123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189 |
- #ifndef __RTW_RF_H_
- #define __RTW_RF_H_
- #define OFDM_PHY 1
- #define MIXED_PHY 2
- #define CCK_PHY 3
- #define NumRates (13)
- #define SHORT_SLOT_TIME 9
- #define NON_SHORT_SLOT_TIME 20
- #define RTL8711_RF_MAX_SENS 6
- #define RTL8711_RF_DEF_SENS 4
- #define MAX_CHANNEL_NUM_2G 14
- #define MAX_CHANNEL_NUM_5G 24
- #define MAX_CHANNEL_NUM 38
- #define NUM_REGULATORYS 1
- #define USA 0x555320
- #define EUROPE 0x1
- #define JAPAN 0x2
- struct regulatory_class {
- u32 starting_freq;
- u8 channel_set[MAX_CHANNEL_NUM];
- u8 channel_cck_power[MAX_CHANNEL_NUM];
- u8 channel_ofdm_power[MAX_CHANNEL_NUM];
- u8 txpower_limit;
- u8 channel_spacing;
- u8 modem;
- };
- typedef enum _CAPABILITY{
- cESS = 0x0001,
- cIBSS = 0x0002,
- cPollable = 0x0004,
- cPollReq = 0x0008,
- cPrivacy = 0x0010,
- cShortPreamble = 0x0020,
- cPBCC = 0x0040,
- cChannelAgility = 0x0080,
- cSpectrumMgnt = 0x0100,
- cQos = 0x0200,
- cShortSlotTime = 0x0400,
- cAPSD = 0x0800,
- cRM = 0x1000,
- cDSSS_OFDM = 0x2000,
- cDelayedBA = 0x4000,
- cImmediateBA = 0x8000,
- }CAPABILITY, *PCAPABILITY;
- enum _REG_PREAMBLE_MODE{
- PREAMBLE_LONG = 1,
- PREAMBLE_AUTO = 2,
- PREAMBLE_SHORT = 3,
- };
- enum _RTL8712_RF_MIMO_CONFIG_{
- RTL8712_RFCONFIG_1T=0x10,
- RTL8712_RFCONFIG_2T=0x20,
- RTL8712_RFCONFIG_1R=0x01,
- RTL8712_RFCONFIG_2R=0x02,
- RTL8712_RFCONFIG_1T1R=0x11,
- RTL8712_RFCONFIG_1T2R=0x12,
- RTL8712_RFCONFIG_TURBO=0x92,
- RTL8712_RFCONFIG_2T2R=0x22
- };
- typedef enum _RF90_RADIO_PATH{
- RF90_PATH_A = 0,
- RF90_PATH_B = 1,
- RF90_PATH_C = 2,
- RF90_PATH_D = 3
-
- }RF90_RADIO_PATH_E, *PRF90_RADIO_PATH_E;
- #define HAL_PRIME_CHNL_OFFSET_DONT_CARE 0
- #define HAL_PRIME_CHNL_OFFSET_LOWER 1
- #define HAL_PRIME_CHNL_OFFSET_UPPER 2
- typedef enum _CHANNEL_WIDTH{
- CHANNEL_WIDTH_20 = 0,
- CHANNEL_WIDTH_40 = 1,
- CHANNEL_WIDTH_80 = 2,
- CHANNEL_WIDTH_160 = 3,
- CHANNEL_WIDTH_80_80 = 4,
- CHANNEL_WIDTH_MAX = 5,
- }CHANNEL_WIDTH, *PCHANNEL_WIDTH;
- typedef enum _EXTCHNL_OFFSET{
- EXTCHNL_OFFSET_NO_EXT = 0,
- EXTCHNL_OFFSET_UPPER = 1,
- EXTCHNL_OFFSET_NO_DEF = 2,
- EXTCHNL_OFFSET_LOWER = 3,
- }EXTCHNL_OFFSET, *PEXTCHNL_OFFSET;
- typedef enum _VHT_DATA_SC{
- VHT_DATA_SC_DONOT_CARE = 0,
- VHT_DATA_SC_20_UPPER_OF_80MHZ = 1,
- VHT_DATA_SC_20_LOWER_OF_80MHZ = 2,
- VHT_DATA_SC_20_UPPERST_OF_80MHZ = 3,
- VHT_DATA_SC_20_LOWEST_OF_80MHZ = 4,
- VHT_DATA_SC_20_RECV1 = 5,
- VHT_DATA_SC_20_RECV2 = 6,
- VHT_DATA_SC_20_RECV3 = 7,
- VHT_DATA_SC_20_RECV4 = 8,
- VHT_DATA_SC_40_UPPER_OF_80MHZ = 9,
- VHT_DATA_SC_40_LOWER_OF_80MHZ = 10,
- }VHT_DATA_SC, *PVHT_DATA_SC_E;
- typedef enum _PROTECTION_MODE{
- PROTECTION_MODE_AUTO = 0,
- PROTECTION_MODE_FORCE_ENABLE = 1,
- PROTECTION_MODE_FORCE_DISABLE = 2,
- }PROTECTION_MODE, *PPROTECTION_MODE;
- #define LDPC_VHT_ENABLE_RX BIT0
- #define LDPC_VHT_ENABLE_TX BIT1
- #define LDPC_VHT_TEST_TX_ENABLE BIT2
- #define LDPC_VHT_CAP_TX BIT3
- #define STBC_VHT_ENABLE_RX BIT0
- #define STBC_VHT_ENABLE_TX BIT1
- #define STBC_VHT_TEST_TX_ENABLE BIT2
- #define STBC_VHT_CAP_TX BIT3
- #define BEAMFORMING_VHT_BEAMFORMER_ENABLE BIT0
- #define BEAMFORMING_VHT_BEAMFORMEE_ENABLE BIT1
- #define BEAMFORMING_VHT_BEAMFORMER_TEST BIT2
- typedef enum _RT_RF_TYPE_DEFINITION
- {
- RF_1T2R = 0,
- RF_2T4R = 1,
- RF_2T2R = 2,
- RF_1T1R = 3,
- RF_2T2R_GREEN = 4,
- RF_MAX_TYPE = 5,
- }RT_RF_TYPE_DEF_E;
- u32 rtw_ch2freq(u32 ch);
- u32 rtw_freq2ch(u32 freq);
- #endif
|