Hal8192EPhyCfg.h 4.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177
  1. /******************************************************************************
  2. *
  3. * Copyright(c) 2007 - 2011 Realtek Corporation. All rights reserved.
  4. *
  5. * This program is free software; you can redistribute it and/or modify it
  6. * under the terms of version 2 of the GNU General Public License as
  7. * published by the Free Software Foundation.
  8. *
  9. * This program is distributed in the hope that it will be useful, but WITHOUT
  10. * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  11. * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
  12. * more details.
  13. *
  14. * You should have received a copy of the GNU General Public License along with
  15. * this program; if not, write to the Free Software Foundation, Inc.,
  16. * 51 Franklin Street, Fifth Floor, Boston, MA 02110, USA
  17. *
  18. *
  19. ******************************************************************************/
  20. #ifndef __INC_HAL8192EPHYCFG_H__
  21. #define __INC_HAL8192EPHYCFG_H__
  22. /*--------------------------Define Parameters-------------------------------*/
  23. #define LOOP_LIMIT 5
  24. #define MAX_STALL_TIME 50 //us
  25. #define AntennaDiversityValue 0x80 //(Adapter->bSoftwareAntennaDiversity ? 0x00:0x80)
  26. #define MAX_TXPWR_IDX_NMODE_92S 63
  27. #define Reset_Cnt_Limit 3
  28. #ifdef CONFIG_PCI_HCI
  29. #define MAX_AGGR_NUM 0x0B
  30. #else
  31. #define MAX_AGGR_NUM 0x07
  32. #endif // CONFIG_PCI_HCI
  33. /*--------------------------Define Parameters-------------------------------*/
  34. /*------------------------------Define structure----------------------------*/
  35. /* BB/RF related */
  36. /*------------------------------Define structure----------------------------*/
  37. /*------------------------Export global variable----------------------------*/
  38. /*------------------------Export global variable----------------------------*/
  39. /*------------------------Export Marco Definition---------------------------*/
  40. /*------------------------Export Marco Definition---------------------------*/
  41. /*--------------------------Exported Function prototype---------------------*/
  42. //
  43. // BB and RF register read/write
  44. //
  45. u32 PHY_QueryBBReg8192E( IN PADAPTER Adapter,
  46. IN u32 RegAddr,
  47. IN u32 BitMask );
  48. void PHY_SetBBReg8192E( IN PADAPTER Adapter,
  49. IN u32 RegAddr,
  50. IN u32 BitMask,
  51. IN u32 Data );
  52. u32 PHY_QueryRFReg8192E( IN PADAPTER Adapter,
  53. IN u8 eRFPath,
  54. IN u32 RegAddr,
  55. IN u32 BitMask );
  56. void PHY_SetRFReg8192E( IN PADAPTER Adapter,
  57. IN u8 eRFPath,
  58. IN u32 RegAddr,
  59. IN u32 BitMask,
  60. IN u32 Data );
  61. //
  62. // Initialization related function
  63. //
  64. /* MAC/BB/RF HAL config */
  65. int PHY_MACConfig8192E(IN PADAPTER Adapter );
  66. int PHY_BBConfig8192E(IN PADAPTER Adapter );
  67. int PHY_RFConfig8192E(IN PADAPTER Adapter );
  68. VOID
  69. PHY_InitPowerLimitTable(
  70. IN PDM_ODM_T pDM_Odm
  71. );
  72. VOID
  73. PHY_ConvertPowerLimitToPowerIndex(
  74. IN PADAPTER Adapter
  75. );
  76. VOID
  77. PHY_SetPowerLimitTableValue(
  78. IN PDM_ODM_T pDM_Odm,
  79. IN s8* Regulation,
  80. IN s8* Band,
  81. IN s8* Bandwidth,
  82. IN s8* RateSection,
  83. IN s8* RfPath,
  84. IN s8* Channel,
  85. IN s8* PowerLimit
  86. );
  87. u8
  88. PHY_GetPowerLimitValue(
  89. IN PADAPTER Adapter,
  90. IN u32 RegPwrTblSel,
  91. IN BAND_TYPE Band,
  92. IN CHANNEL_WIDTH Bandwidth,
  93. IN RF_PATH RfPath,
  94. IN u8 DataRate,
  95. IN u8 Channel
  96. );
  97. /* RF config */
  98. //
  99. // BB TX Power R/W
  100. //
  101. void PHY_GetTxPowerLevel8192E( IN PADAPTER Adapter, OUT u32* powerlevel );
  102. void PHY_SetTxPowerLevel8192E( IN PADAPTER Adapter, IN u8 channel );
  103. BOOLEAN PHY_UpdateTxPowerDbm8192E( IN PADAPTER Adapter, IN int powerInDbm );
  104. //
  105. // Switch bandwidth for 8192S
  106. //
  107. VOID
  108. PHY_SetBWMode8192E(
  109. IN PADAPTER pAdapter,
  110. IN CHANNEL_WIDTH Bandwidth,
  111. IN u8 Offset
  112. );
  113. //
  114. // channel switch related funciton
  115. //
  116. VOID
  117. PHY_SwChnl8192E(
  118. IN PADAPTER Adapter,
  119. IN u8 channel
  120. );
  121. VOID
  122. PHY_SetSwChnlBWMode8192E(
  123. IN PADAPTER Adapter,
  124. IN u8 channel,
  125. IN CHANNEL_WIDTH Bandwidth,
  126. IN u8 Offset40,
  127. IN u8 Offset80
  128. );
  129. //
  130. // BB/MAC/RF other monitor API
  131. //
  132. VOID
  133. PHY_SetRFPathSwitch_8192E(
  134. IN PADAPTER pAdapter,
  135. IN BOOLEAN bMain
  136. );
  137. VOID
  138. storePwrIndexDiffRateOffset(
  139. IN PADAPTER Adapter,
  140. IN u32 RegAddr,
  141. IN u32 BitMask,
  142. IN u32 Data
  143. );
  144. /*--------------------------Exported Function prototype---------------------*/
  145. #endif // __INC_HAL8192CPHYCFG_H