rtl8812a_xmit.h 15 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368
  1. /******************************************************************************
  2. *
  3. * Copyright(c) 2007 - 2011 Realtek Corporation. All rights reserved.
  4. *
  5. * This program is free software; you can redistribute it and/or modify it
  6. * under the terms of version 2 of the GNU General Public License as
  7. * published by the Free Software Foundation.
  8. *
  9. * This program is distributed in the hope that it will be useful, but WITHOUT
  10. * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  11. * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
  12. * more details.
  13. *
  14. * You should have received a copy of the GNU General Public License along with
  15. * this program; if not, write to the Free Software Foundation, Inc.,
  16. * 51 Franklin Street, Fifth Floor, Boston, MA 02110, USA
  17. *
  18. *
  19. ******************************************************************************/
  20. #ifndef __RTL8812A_XMIT_H__
  21. #define __RTL8812A_XMIT_H__
  22. //
  23. // Queue Select Value in TxDesc
  24. //
  25. #define QSLT_BK 0x2//0x01
  26. #define QSLT_BE 0x0
  27. #define QSLT_VI 0x5//0x4
  28. #define QSLT_VO 0x7//0x6
  29. #define QSLT_BEACON 0x10
  30. #define QSLT_HIGH 0x11
  31. #define QSLT_MGNT 0x12
  32. #define QSLT_CMD 0x13
  33. //For 88e early mode
  34. #define SET_EARLYMODE_PKTNUM(__pAddr, __Value) SET_BITS_TO_LE_4BYTE(__pAddr, 0, 3, __Value)
  35. #define SET_EARLYMODE_LEN0(__pAddr, __Value) SET_BITS_TO_LE_4BYTE(__pAddr, 4, 12, __Value)
  36. #define SET_EARLYMODE_LEN1(__pAddr, __Value) SET_BITS_TO_LE_4BYTE(__pAddr, 16, 12, __Value)
  37. #define SET_EARLYMODE_LEN2_1(__pAddr, __Value) SET_BITS_TO_LE_4BYTE(__pAddr, 28, 4, __Value)
  38. #define SET_EARLYMODE_LEN2_2(__pAddr, __Value) SET_BITS_TO_LE_4BYTE(__pAddr+4, 0, 8, __Value)
  39. #define SET_EARLYMODE_LEN3(__pAddr, __Value) SET_BITS_TO_LE_4BYTE(__pAddr+4, 8, 12, __Value)
  40. #define SET_EARLYMODE_LEN4(__pAddr, __Value) SET_BITS_TO_LE_4BYTE(__pAddr+4, 20, 12, __Value)
  41. //
  42. //defined for TX DESC Operation
  43. //
  44. #define MAX_TID (15)
  45. //OFFSET 0
  46. #define OFFSET_SZ 0
  47. #define OFFSET_SHT 16
  48. #define BMC BIT(24)
  49. #define LSG BIT(26)
  50. #define FSG BIT(27)
  51. #define OWN BIT(31)
  52. //OFFSET 4
  53. #define PKT_OFFSET_SZ 0
  54. #define QSEL_SHT 8
  55. #define RATE_ID_SHT 16
  56. #define NAVUSEHDR BIT(20)
  57. #define SEC_TYPE_SHT 22
  58. #define PKT_OFFSET_SHT 26
  59. //OFFSET 8
  60. #define AGG_EN BIT(12)
  61. #define AGG_BK BIT(16)
  62. #define AMPDU_DENSITY_SHT 20
  63. #define ANTSEL_A BIT(24)
  64. #define ANTSEL_B BIT(25)
  65. #define TX_ANT_CCK_SHT 26
  66. #define TX_ANTL_SHT 28
  67. #define TX_ANT_HT_SHT 30
  68. //OFFSET 12
  69. #define SEQ_SHT 16
  70. #define EN_HWSEQ BIT(31)
  71. //OFFSET 16
  72. #define QOS BIT(6)
  73. #define HW_SSN BIT(7)
  74. #define USERATE BIT(8)
  75. #define DISDATAFB BIT(10)
  76. #define CTS_2_SELF BIT(11)
  77. #define RTS_EN BIT(12)
  78. #define HW_RTS_EN BIT(13)
  79. #define DATA_SHORT BIT(24)
  80. #define PWR_STATUS_SHT 15
  81. #define DATA_SC_SHT 20
  82. #define DATA_BW BIT(25)
  83. //OFFSET 20
  84. #define RTY_LMT_EN BIT(17)
  85. //OFFSET 20
  86. #define SGI BIT(6)
  87. #define USB_TXAGG_NUM_SHT 24
  88. typedef struct txdescriptor_8812
  89. {
  90. // Offset 0
  91. u32 pktlen:16;
  92. u32 offset:8;
  93. u32 bmc:1;
  94. u32 htc:1;
  95. u32 ls:1;
  96. u32 fs:1;
  97. u32 linip:1;
  98. u32 noacm:1;
  99. u32 gf:1;
  100. u32 own:1;
  101. // Offset 4
  102. u32 macid:6;
  103. u32 rsvd0406:2;
  104. u32 qsel:5;
  105. u32 rd_nav_ext:1;
  106. u32 lsig_txop_en:1;
  107. u32 pifs:1;
  108. u32 rate_id:4;
  109. u32 navusehdr:1;
  110. u32 en_desc_id:1;
  111. u32 sectype:2;
  112. u32 rsvd0424:2;
  113. u32 pkt_offset:5; // unit: 8 bytes
  114. u32 rsvd0431:1;
  115. // Offset 8
  116. u32 rts_rc:6;
  117. u32 data_rc:6;
  118. u32 agg_en:1;
  119. u32 rd_en:1;
  120. u32 bar_rty_th:2;
  121. u32 bk:1;
  122. u32 morefrag:1;
  123. u32 raw:1;
  124. u32 ccx:1;
  125. u32 ampdu_density:3;
  126. u32 bt_null:1;
  127. u32 ant_sel_a:1;
  128. u32 ant_sel_b:1;
  129. u32 tx_ant_cck:2;
  130. u32 tx_antl:2;
  131. u32 tx_ant_ht:2;
  132. // Offset 12
  133. u32 nextheadpage:8;
  134. u32 tailpage:8;
  135. u32 seq:12;
  136. u32 cpu_handle:1;
  137. u32 tag1:1;
  138. u32 trigger_int:1;
  139. u32 hwseq_en:1;
  140. // Offset 16
  141. u32 rtsrate:5;
  142. u32 ap_dcfe:1;
  143. u32 hwseq_sel:2;
  144. u32 userate:1;
  145. u32 disrtsfb:1;
  146. u32 disdatafb:1;
  147. u32 cts2self:1;
  148. u32 rtsen:1;
  149. u32 hw_rts_en:1;
  150. u32 port_id:1;
  151. u32 pwr_status:3;
  152. u32 wait_dcts:1;
  153. u32 cts2ap_en:1;
  154. u32 data_sc:2;
  155. u32 data_stbc:2;
  156. u32 data_short:1;
  157. u32 data_bw:1;
  158. u32 rts_short:1;
  159. u32 rts_bw:1;
  160. u32 rts_sc:2;
  161. u32 vcs_stbc:2;
  162. // Offset 20
  163. u32 datarate:6;
  164. u32 sgi:1;
  165. u32 try_rate:1;
  166. u32 data_ratefb_lmt:5;
  167. u32 rts_ratefb_lmt:4;
  168. u32 rty_lmt_en:1;
  169. u32 data_rt_lmt:6;
  170. u32 usb_txagg_num:8;
  171. // Offset 24
  172. u32 txagg_a:5;
  173. u32 txagg_b:5;
  174. u32 use_max_len:1;
  175. u32 max_agg_num:5;
  176. u32 mcsg1_max_len:4;
  177. u32 mcsg2_max_len:4;
  178. u32 mcsg3_max_len:4;
  179. u32 mcs7_sgi_max_len:4;
  180. // Offset 28
  181. u32 checksum:16; // TxBuffSize(PCIe)/CheckSum(USB)
  182. u32 mcsg4_max_len:4;
  183. u32 mcsg5_max_len:4;
  184. u32 mcsg6_max_len:4;
  185. u32 mcs15_sgi_max_len:4;
  186. // Offset 32
  187. u32 rsvd32;
  188. // Offset 36
  189. u32 rsvd36;
  190. }TXDESC_8812, *PTXDESC_8812;
  191. // Dword 0
  192. #define GET_TX_DESC_OWN_8812(__pTxDesc) LE_BITS_TO_4BYTE(__pTxDesc, 31, 1)
  193. #define SET_TX_DESC_PKT_SIZE_8812(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc, 0, 16, __Value)
  194. #define SET_TX_DESC_OFFSET_8812(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc, 16, 8, __Value)
  195. #define SET_TX_DESC_BMC_8812(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc, 24, 1, __Value)
  196. #define SET_TX_DESC_HTC_8812(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc, 25, 1, __Value)
  197. #define SET_TX_DESC_LAST_SEG_8812(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc, 26, 1, __Value)
  198. #define SET_TX_DESC_FIRST_SEG_8812(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc, 27, 1, __Value)
  199. #define SET_TX_DESC_LINIP_8812(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc, 28, 1, __Value)
  200. #define SET_TX_DESC_NO_ACM_8812(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc, 29, 1, __Value)
  201. #define SET_TX_DESC_GF_8812(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc, 30, 1, __Value)
  202. #define SET_TX_DESC_OWN_8812(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc, 31, 1, __Value)
  203. // Dword 1
  204. #define SET_TX_DESC_MACID_8812(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+4, 0, 7, __Value)
  205. #define SET_TX_DESC_QUEUE_SEL_8812(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+4, 8, 5, __Value)
  206. #define SET_TX_DESC_RDG_NAV_EXT_8812(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+4, 13, 1, __Value)
  207. #define SET_TX_DESC_LSIG_TXOP_EN_8812(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+4, 14, 1, __Value)
  208. #define SET_TX_DESC_PIFS_8812(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+4, 15, 1, __Value)
  209. #define SET_TX_DESC_RATE_ID_8812(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+4, 16, 5, __Value)
  210. #define SET_TX_DESC_EN_DESC_ID_8812(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+4, 21, 1, __Value)
  211. #define SET_TX_DESC_SEC_TYPE_8812(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+4, 22, 2, __Value)
  212. #define SET_TX_DESC_PKT_OFFSET_8812(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+4, 24, 5, __Value)
  213. // Dword 2
  214. #define SET_TX_DESC_PAID_8812(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+8, 0, 9, __Value)
  215. #define SET_TX_DESC_CCA_RTS_8812(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+8, 10, 2, __Value)
  216. #define SET_TX_DESC_AGG_ENABLE_8812(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+8, 12, 1, __Value)
  217. #define SET_TX_DESC_RDG_ENABLE_8812(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+8, 13, 1, __Value)
  218. #define SET_TX_DESC_AGG_BREAK_8812(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+8, 16, 1, __Value)
  219. #define SET_TX_DESC_MORE_FRAG_8812(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+8, 17, 1, __Value)
  220. #define SET_TX_DESC_RAW_8812(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+8, 18, 1, __Value)
  221. #define SET_TX_DESC_SPE_RPT_8812(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+8, 19, 1, __Value)
  222. #define SET_TX_DESC_AMPDU_DENSITY_8812(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+8, 20, 3, __Value)
  223. #define SET_TX_DESC_BT_INT_8812(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+8, 23, 1, __Value)
  224. #define SET_TX_DESC_GID_8812(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+8, 24, 6, __Value)
  225. // Dword 3
  226. #define SET_TX_DESC_WHEADER_LEN_8812(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 0, 4, __Value)
  227. #define SET_TX_DESC_CHK_EN_8812(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 4, 1, __Value)
  228. #define SET_TX_DESC_EARLY_MODE_8812(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 5, 1, __Value)
  229. #define SET_TX_DESC_HWSEQ_SEL_8812(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 6, 2, __Value)
  230. #define SET_TX_DESC_USE_RATE_8812(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 8, 1, __Value)
  231. #define SET_TX_DESC_DISABLE_RTS_FB_8812(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 9, 1, __Value)
  232. #define SET_TX_DESC_DISABLE_FB_8812(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 10, 1, __Value)
  233. #define SET_TX_DESC_CTS2SELF_8812(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 11, 1, __Value)
  234. #define SET_TX_DESC_RTS_ENABLE_8812(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 12, 1, __Value)
  235. #define SET_TX_DESC_HW_RTS_ENABLE_8812(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 13, 1, __Value)
  236. #define SET_TX_DESC_NAV_USE_HDR_8812(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 15, 1, __Value)
  237. #define SET_TX_DESC_USE_MAX_LEN_8812(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 16, 1, __Value)
  238. #define SET_TX_DESC_MAX_AGG_NUM_8812(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 17, 5, __Value)
  239. #define SET_TX_DESC_NDPA_8812(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 22, 2, __Value)
  240. #define SET_TX_DESC_AMPDU_MAX_TIME_8812(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+12, 24, 8, __Value)
  241. // Dword 4
  242. #define SET_TX_DESC_TX_RATE_8812(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+16, 0, 7, __Value)
  243. #define SET_TX_DESC_DATA_RATE_FB_LIMIT_8812(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+16, 8, 5, __Value)
  244. #define SET_TX_DESC_RTS_RATE_FB_LIMIT_8812(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+16, 13, 4, __Value)
  245. #define SET_TX_DESC_RETRY_LIMIT_ENABLE_8812(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+16, 17, 1, __Value)
  246. #define SET_TX_DESC_DATA_RETRY_LIMIT_8812(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+16, 18, 6, __Value)
  247. #define SET_TX_DESC_RTS_RATE_8812(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+16, 24, 5, __Value)
  248. // Dword 5
  249. #define SET_TX_DESC_DATA_SC_8812(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+20, 0, 4, __Value)
  250. #define SET_TX_DESC_DATA_SHORT_8812(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+20, 4, 1, __Value)
  251. #define SET_TX_DESC_DATA_BW_8812(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+20, 5, 2, __Value)
  252. #define SET_TX_DESC_DATA_LDPC_8812(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+20, 7, 1, __Value)
  253. #define SET_TX_DESC_DATA_STBC_8812(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+20, 8, 2, __Value)
  254. #define SET_TX_DESC_CTROL_STBC_8812(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+20, 10, 2, __Value)
  255. #define SET_TX_DESC_RTS_SHORT_8812(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+20, 12, 1, __Value)
  256. #define SET_TX_DESC_RTS_SC_8812(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+20, 13, 4, __Value)
  257. // Dword 6
  258. #define SET_TX_DESC_MBSSID_8821(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+24, 12, 4, __Value)
  259. // Dword 7
  260. #define SET_TX_DESC_TX_BUFFER_SIZE_8812(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+28, 0, 16, __Value)
  261. #define SET_TX_DESC_TX_DESC_CHECKSUM_8812(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+28, 0, 16, __Value)
  262. #define SET_TX_DESC_USB_TXAGG_NUM_8812(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+28, 24, 8, __Value)
  263. #ifdef CONFIG_SDIO_HCI
  264. #define SET_TX_DESC_SDIO_TXSEQ_8812(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+28, 16, 8, __Value)
  265. #endif
  266. // Dword 8
  267. #define SET_TX_DESC_HWSEQ_EN_8812(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+32, 15, 1, __Value)
  268. // Dword 9
  269. #define SET_TX_DESC_SEQ_8812(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+36, 12, 12, __Value)
  270. // Dword 10
  271. #define SET_TX_DESC_TX_BUFFER_ADDRESS_8812(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+40, 0, 32, __Value)
  272. // Dword 11
  273. #define SET_TX_DESC_NEXT_DESC_ADDRESS_8812(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+48, 0, 32, __Value)
  274. #define SET_EARLYMODE_PKTNUM_8812(__pAddr, __Value) SET_BITS_TO_LE_4BYTE(__pAddr, 0, 4, __Value)
  275. #define SET_EARLYMODE_LEN0_8812(__pAddr, __Value) SET_BITS_TO_LE_4BYTE(__pAddr, 4, 15, __Value)
  276. #define SET_EARLYMODE_LEN1_1_8812(__pAddr, __Value) SET_BITS_TO_LE_4BYTE(__pAddr, 19, 13, __Value)
  277. #define SET_EARLYMODE_LEN1_2_8812(__pAddr, __Value) SET_BITS_TO_LE_4BYTE(__pAddr+4, 0, 2, __Value)
  278. #define SET_EARLYMODE_LEN2_8812(__pAddr, __Value) SET_BITS_TO_LE_4BYTE(__pAddr+4, 2, 15, __Value)
  279. #define SET_EARLYMODE_LEN3_8812(__pAddr, __Value) SET_BITS_TO_LE_4BYTE(__pAddr+4, 17, 15, __Value)
  280. #ifdef CONFIG_TX_EARLY_MODE
  281. #define USB_DUMMY_OFFSET 2
  282. #else
  283. #define USB_DUMMY_OFFSET 1
  284. #endif
  285. #define USB_DUMMY_LENGTH (USB_DUMMY_OFFSET * PACKET_OFFSET_SZ)
  286. void rtl8812a_cal_txdesc_chksum(u8 *ptxdesc);
  287. void rtl8812a_fill_fake_txdesc(PADAPTER padapter,u8*pDesc,u32 BufferLen,u8 IsPsPoll,u8 IsBTQosNull);
  288. void rtl8812a_fill_txdesc_sectype(struct pkt_attrib *pattrib, u8 *ptxdesc);
  289. void rtl8812a_fill_txdesc_vcs(PADAPTER padapter, struct pkt_attrib *pattrib, u8 *ptxdesc);
  290. void rtl8812a_fill_txdesc_phy(PADAPTER padapter, struct pkt_attrib *pattrib, u8 *ptxdesc);
  291. #ifdef CONFIG_USB_HCI
  292. s32 rtl8812au_init_xmit_priv(PADAPTER padapter);
  293. void rtl8812au_free_xmit_priv(PADAPTER padapter);
  294. s32 rtl8812au_hal_xmit(PADAPTER padapter, struct xmit_frame *pxmitframe);
  295. s32 rtl8812au_mgnt_xmit(PADAPTER padapter, struct xmit_frame *pmgntframe);
  296. s32 rtl8812au_hal_xmitframe_enqueue(_adapter *padapter, struct xmit_frame *pxmitframe);
  297. s32 rtl8812au_xmit_buf_handler(PADAPTER padapter);
  298. void rtl8812au_xmit_tasklet(void *priv);
  299. s32 rtl8812au_xmitframe_complete(_adapter *padapter, struct xmit_priv *pxmitpriv, struct xmit_buf *pxmitbuf);
  300. #endif
  301. #ifdef CONFIG_PCI_HCI
  302. s32 rtl8812e_init_xmit_priv(PADAPTER padapter);
  303. void rtl8812e_free_xmit_priv(PADAPTER padapter);
  304. struct xmit_buf *rtl8812e_dequeue_xmitbuf(struct rtw_tx_ring *ring);
  305. void rtl8812e_xmitframe_resume(_adapter *padapter);
  306. s32 rtl8812e_hal_xmit(PADAPTER padapter, struct xmit_frame *pxmitframe);
  307. s32 rtl8812e_mgnt_xmit(PADAPTER padapter, struct xmit_frame *pmgntframe);
  308. void rtl8812e_xmit_tasklet(void *priv);
  309. #endif
  310. #ifdef CONFIG_TX_EARLY_MODE
  311. void UpdateEarlyModeInfo8812(struct xmit_priv *pxmitpriv,struct xmit_buf *pxmitbuf );
  312. #endif
  313. void _dbg_dump_tx_info(_adapter *padapter,int frame_tag,u8 *ptxdesc);
  314. u8 BWMapping_8812(PADAPTER Adapter, struct pkt_attrib *pattrib);
  315. u8 SCMapping_8812(PADAPTER Adapter, struct pkt_attrib *pattrib);
  316. #endif //__RTL8812_XMIT_H__
  317. #ifdef CONFIG_RTL8821A
  318. #include "rtl8821a_xmit.h"
  319. #endif // CONFIG_RTL8821A