halrf_dpk.h 2.2 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374
  1. /******************************************************************************
  2. *
  3. * Copyright(c) 2007 - 2017 Realtek Corporation.
  4. *
  5. * This program is free software; you can redistribute it and/or modify it
  6. * under the terms of version 2 of the GNU General Public License as
  7. * published by the Free Software Foundation.
  8. *
  9. * This program is distributed in the hope that it will be useful, but WITHOUT
  10. * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  11. * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
  12. * more details.
  13. *
  14. * The full GNU General Public License is included in this distribution in the
  15. * file called LICENSE.
  16. *
  17. * Contact Information:
  18. * wlanfae <wlanfae@realtek.com>
  19. * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park,
  20. * Hsinchu 300, Taiwan.
  21. *
  22. * Larry Finger <Larry.Finger@lwfinger.net>
  23. *
  24. *****************************************************************************/
  25. #ifndef __HALRF_DPK_H__
  26. #define __HALRF_DPK_H__
  27. /*--------------------------Define Parameters-------------------------------*/
  28. #define GAIN_LOSS 1
  29. #define DO_DPK 2
  30. #define DPK_ON 3
  31. #define AVG_THERMAL_NUM 8
  32. #define AVG_THERMAL_NUM_DPK 8
  33. #define THERMAL_DPK_AVG_NUM 4
  34. /*---------------------------End Define Parameters---------------------------*/
  35. struct dm_dpk_info {
  36. boolean is_dpk_enable;
  37. /*boolean is_dpk_path_ok[4];*/ /*path*/
  38. u16 dpk_path_ok;
  39. /*BIT(15)~BIT(12) : 5G reserved, BIT(11)~BIT(8) 5G_S3~5G_S0*/
  40. /*BIT(7)~BIT(4) : 2G reserved, BIT(3)~BIT(0) 2G_S3~2G_S0*/
  41. #if (RTL8198F_SUPPORT == 1 || RTL8192F_SUPPORT == 1 || RTL8197F_SUPPORT == 1)
  42. /*2G DPK data*/
  43. u8 dpk_result[4][3]; /*path/group*/
  44. u8 pwsf_2g[4][3]; /*path/group*/
  45. u32 lut_2g_even[4][3][64]; /*path/group/LUT data*/
  46. u32 lut_2g_odd[4][3][64]; /*path/group/LUT data*/
  47. #if 0
  48. /*5G DPK data*/
  49. u8 dpk_5g_result[4][9]; /*path/group*/
  50. u8 pwsf_5g[4][9]; /*path/group*/
  51. u32 lut_5g_even[4][9][64]; /*path/group/LUT data*/
  52. u32 lut_5g_odd[4][9][64]; /*path/group/LUT data*/
  53. #endif
  54. u8 thermal_dpk;
  55. u8 thermal_dpk_avg[AVG_THERMAL_NUM_DPK];
  56. u8 thermal_dpk_avg_index;
  57. #endif
  58. #if (RTL8195B_SUPPORT == 1)
  59. u32 sram_even[7][64];
  60. u32 sram_odd[7][64];
  61. boolean dpk_result[7];
  62. u32 dpk_pwsf[7];
  63. #endif
  64. };
  65. #endif /*#ifndef __HALRF_DPK_H__*/