halmac_bit_8821c.h 980 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763176417651766176717681769177017711772177317741775177617771778177917801781178217831784178517861787178817891790179117921793179417951796179717981799180018011802180318041805180618071808180918101811181218131814181518161817181818191820182118221823182418251826182718281829183018311832183318341835183618371838183918401841184218431844184518461847184818491850185118521853185418551856185718581859186018611862186318641865186618671868186918701871187218731874187518761877187818791880188118821883188418851886188718881889189018911892189318941895189618971898189919001901190219031904190519061907190819091910191119121913191419151916191719181919192019211922192319241925192619271928192919301931193219331934193519361937193819391940194119421943194419451946194719481949195019511952195319541955195619571958195919601961196219631964196519661967196819691970197119721973197419751976197719781979198019811982198319841985198619871988198919901991199219931994199519961997199819992000200120022003200420052006200720082009201020112012201320142015201620172018201920202021202220232024202520262027202820292030203120322033203420352036203720382039204020412042204320442045204620472048204920502051205220532054205520562057205820592060206120622063206420652066206720682069207020712072207320742075207620772078207920802081208220832084208520862087208820892090209120922093209420952096209720982099210021012102210321042105210621072108210921102111211221132114211521162117211821192120212121222123212421252126212721282129213021312132213321342135213621372138213921402141214221432144214521462147214821492150215121522153215421552156215721582159216021612162216321642165216621672168216921702171217221732174217521762177217821792180218121822183218421852186218721882189219021912192219321942195219621972198219922002201220222032204220522062207220822092210221122122213221422152216221722182219222022212222222322242225222622272228222922302231223222332234223522362237223822392240224122422243224422452246224722482249225022512252225322542255225622572258225922602261226222632264226522662267226822692270227122722273227422752276227722782279228022812282228322842285228622872288228922902291229222932294229522962297229822992300230123022303230423052306230723082309231023112312231323142315231623172318231923202321232223232324232523262327232823292330233123322333233423352336233723382339234023412342234323442345234623472348234923502351235223532354235523562357235823592360236123622363236423652366236723682369237023712372237323742375237623772378237923802381238223832384238523862387238823892390239123922393239423952396239723982399240024012402240324042405240624072408240924102411241224132414241524162417241824192420242124222423242424252426242724282429243024312432243324342435243624372438243924402441244224432444244524462447244824492450245124522453245424552456245724582459246024612462246324642465246624672468246924702471247224732474247524762477247824792480248124822483248424852486248724882489249024912492249324942495249624972498249925002501250225032504250525062507250825092510251125122513251425152516251725182519252025212522252325242525252625272528252925302531253225332534253525362537253825392540254125422543254425452546254725482549255025512552255325542555255625572558255925602561256225632564256525662567256825692570257125722573257425752576257725782579258025812582258325842585258625872588258925902591259225932594259525962597259825992600260126022603260426052606260726082609261026112612261326142615261626172618261926202621262226232624262526262627262826292630263126322633263426352636263726382639264026412642264326442645264626472648264926502651265226532654265526562657265826592660266126622663266426652666266726682669267026712672267326742675267626772678267926802681268226832684268526862687268826892690269126922693269426952696269726982699270027012702270327042705270627072708270927102711271227132714271527162717271827192720272127222723272427252726272727282729273027312732273327342735273627372738273927402741274227432744274527462747274827492750275127522753275427552756275727582759276027612762276327642765276627672768276927702771277227732774277527762777277827792780278127822783278427852786278727882789279027912792279327942795279627972798279928002801280228032804280528062807280828092810281128122813281428152816281728182819282028212822282328242825282628272828282928302831283228332834283528362837283828392840284128422843284428452846284728482849285028512852285328542855285628572858285928602861286228632864286528662867286828692870287128722873287428752876287728782879288028812882288328842885288628872888288928902891289228932894289528962897289828992900290129022903290429052906290729082909291029112912291329142915291629172918291929202921292229232924292529262927292829292930293129322933293429352936293729382939294029412942294329442945294629472948294929502951295229532954295529562957295829592960296129622963296429652966296729682969297029712972297329742975297629772978297929802981298229832984298529862987298829892990299129922993299429952996299729982999300030013002300330043005300630073008300930103011301230133014301530163017301830193020302130223023302430253026302730283029303030313032303330343035303630373038303930403041304230433044304530463047304830493050305130523053305430553056305730583059306030613062306330643065306630673068306930703071307230733074307530763077307830793080308130823083308430853086308730883089309030913092309330943095309630973098309931003101310231033104310531063107310831093110311131123113311431153116311731183119312031213122312331243125312631273128312931303131313231333134313531363137313831393140314131423143314431453146314731483149315031513152315331543155315631573158315931603161316231633164316531663167316831693170317131723173317431753176317731783179318031813182318331843185318631873188318931903191319231933194319531963197319831993200320132023203320432053206320732083209321032113212321332143215321632173218321932203221322232233224322532263227322832293230323132323233323432353236323732383239324032413242324332443245324632473248324932503251325232533254325532563257325832593260326132623263326432653266326732683269327032713272327332743275327632773278327932803281328232833284328532863287328832893290329132923293329432953296329732983299330033013302330333043305330633073308330933103311331233133314331533163317331833193320332133223323332433253326332733283329333033313332333333343335333633373338333933403341334233433344334533463347334833493350335133523353335433553356335733583359336033613362336333643365336633673368336933703371337233733374337533763377337833793380338133823383338433853386338733883389339033913392339333943395339633973398339934003401340234033404340534063407340834093410341134123413341434153416341734183419342034213422342334243425342634273428342934303431343234333434343534363437343834393440344134423443344434453446344734483449345034513452345334543455345634573458345934603461346234633464346534663467346834693470347134723473347434753476347734783479348034813482348334843485348634873488348934903491349234933494349534963497349834993500350135023503350435053506350735083509351035113512351335143515351635173518351935203521352235233524352535263527352835293530353135323533353435353536353735383539354035413542354335443545354635473548354935503551355235533554355535563557355835593560356135623563356435653566356735683569357035713572357335743575357635773578357935803581358235833584358535863587358835893590359135923593359435953596359735983599360036013602360336043605360636073608360936103611361236133614361536163617361836193620362136223623362436253626362736283629363036313632363336343635363636373638363936403641364236433644364536463647364836493650365136523653365436553656365736583659366036613662366336643665366636673668366936703671367236733674367536763677367836793680368136823683368436853686368736883689369036913692369336943695369636973698369937003701370237033704370537063707370837093710371137123713371437153716371737183719372037213722372337243725372637273728372937303731373237333734373537363737373837393740374137423743374437453746374737483749375037513752375337543755375637573758375937603761376237633764376537663767376837693770377137723773377437753776377737783779378037813782378337843785378637873788378937903791379237933794379537963797379837993800380138023803380438053806380738083809381038113812381338143815381638173818381938203821382238233824382538263827382838293830383138323833383438353836383738383839384038413842384338443845384638473848384938503851385238533854385538563857385838593860386138623863386438653866386738683869387038713872387338743875387638773878387938803881388238833884388538863887388838893890389138923893389438953896389738983899390039013902390339043905390639073908390939103911391239133914391539163917391839193920392139223923392439253926392739283929393039313932393339343935393639373938393939403941394239433944394539463947394839493950395139523953395439553956395739583959396039613962396339643965396639673968396939703971397239733974397539763977397839793980398139823983398439853986398739883989399039913992399339943995399639973998399940004001400240034004400540064007400840094010401140124013401440154016401740184019402040214022402340244025402640274028402940304031403240334034403540364037403840394040404140424043404440454046404740484049405040514052405340544055405640574058405940604061406240634064406540664067406840694070407140724073407440754076407740784079408040814082408340844085408640874088408940904091409240934094409540964097409840994100410141024103410441054106410741084109411041114112411341144115411641174118411941204121412241234124412541264127412841294130413141324133413441354136413741384139414041414142414341444145414641474148414941504151415241534154415541564157415841594160416141624163416441654166416741684169417041714172417341744175417641774178417941804181418241834184418541864187418841894190419141924193419441954196419741984199420042014202420342044205420642074208420942104211421242134214421542164217421842194220422142224223422442254226422742284229423042314232423342344235423642374238423942404241424242434244424542464247424842494250425142524253425442554256425742584259426042614262426342644265426642674268426942704271427242734274427542764277427842794280428142824283428442854286428742884289429042914292429342944295429642974298429943004301430243034304430543064307430843094310431143124313431443154316431743184319432043214322432343244325432643274328432943304331433243334334433543364337433843394340434143424343434443454346434743484349435043514352435343544355435643574358435943604361436243634364436543664367436843694370437143724373437443754376437743784379438043814382438343844385438643874388438943904391439243934394439543964397439843994400440144024403440444054406440744084409441044114412441344144415441644174418441944204421442244234424442544264427442844294430443144324433443444354436443744384439444044414442444344444445444644474448444944504451445244534454445544564457445844594460446144624463446444654466446744684469447044714472447344744475447644774478447944804481448244834484448544864487448844894490449144924493449444954496449744984499450045014502450345044505450645074508450945104511451245134514451545164517451845194520452145224523452445254526452745284529453045314532453345344535453645374538453945404541454245434544454545464547454845494550455145524553455445554556455745584559456045614562456345644565456645674568456945704571457245734574457545764577457845794580458145824583458445854586458745884589459045914592459345944595459645974598459946004601460246034604460546064607460846094610461146124613461446154616461746184619462046214622462346244625462646274628462946304631463246334634463546364637463846394640464146424643464446454646464746484649465046514652465346544655465646574658465946604661466246634664466546664667466846694670467146724673467446754676467746784679468046814682468346844685468646874688468946904691469246934694469546964697469846994700470147024703470447054706470747084709471047114712471347144715471647174718471947204721472247234724472547264727472847294730473147324733473447354736473747384739474047414742474347444745474647474748474947504751475247534754475547564757475847594760476147624763476447654766476747684769477047714772477347744775477647774778477947804781478247834784478547864787478847894790479147924793479447954796479747984799480048014802480348044805480648074808480948104811481248134814481548164817481848194820482148224823482448254826482748284829483048314832483348344835483648374838483948404841484248434844484548464847484848494850485148524853485448554856485748584859486048614862486348644865486648674868486948704871487248734874487548764877487848794880488148824883488448854886488748884889489048914892489348944895489648974898489949004901490249034904490549064907490849094910491149124913491449154916491749184919492049214922492349244925492649274928492949304931493249334934493549364937493849394940494149424943494449454946494749484949495049514952495349544955495649574958495949604961496249634964496549664967496849694970497149724973497449754976497749784979498049814982498349844985498649874988498949904991499249934994499549964997499849995000500150025003500450055006500750085009501050115012501350145015501650175018501950205021502250235024502550265027502850295030503150325033503450355036503750385039504050415042504350445045504650475048504950505051505250535054505550565057505850595060506150625063506450655066506750685069507050715072507350745075507650775078507950805081508250835084508550865087508850895090509150925093509450955096509750985099510051015102510351045105510651075108510951105111511251135114511551165117511851195120512151225123512451255126512751285129513051315132513351345135513651375138513951405141514251435144514551465147514851495150515151525153515451555156515751585159516051615162516351645165516651675168516951705171517251735174517551765177517851795180518151825183518451855186518751885189519051915192519351945195519651975198519952005201520252035204520552065207520852095210521152125213521452155216521752185219522052215222522352245225522652275228522952305231523252335234523552365237523852395240524152425243524452455246524752485249525052515252525352545255525652575258525952605261526252635264526552665267526852695270527152725273527452755276527752785279528052815282528352845285528652875288528952905291529252935294529552965297529852995300530153025303530453055306530753085309531053115312531353145315531653175318531953205321532253235324532553265327532853295330533153325333533453355336533753385339534053415342534353445345534653475348534953505351535253535354535553565357535853595360536153625363536453655366536753685369537053715372537353745375537653775378537953805381538253835384538553865387538853895390539153925393539453955396539753985399540054015402540354045405540654075408540954105411541254135414541554165417541854195420542154225423542454255426542754285429543054315432543354345435543654375438543954405441544254435444544554465447544854495450545154525453545454555456545754585459546054615462546354645465546654675468546954705471547254735474547554765477547854795480548154825483548454855486548754885489549054915492549354945495549654975498549955005501550255035504550555065507550855095510551155125513551455155516551755185519552055215522552355245525552655275528552955305531553255335534553555365537553855395540554155425543554455455546554755485549555055515552555355545555555655575558555955605561556255635564556555665567556855695570557155725573557455755576557755785579558055815582558355845585558655875588558955905591559255935594559555965597559855995600560156025603560456055606560756085609561056115612561356145615561656175618561956205621562256235624562556265627562856295630563156325633563456355636563756385639564056415642564356445645564656475648564956505651565256535654565556565657565856595660566156625663566456655666566756685669567056715672567356745675567656775678567956805681568256835684568556865687568856895690569156925693569456955696569756985699570057015702570357045705570657075708570957105711571257135714571557165717571857195720572157225723572457255726572757285729573057315732573357345735573657375738573957405741574257435744574557465747574857495750575157525753575457555756575757585759576057615762576357645765576657675768576957705771577257735774577557765777577857795780578157825783578457855786578757885789579057915792579357945795579657975798579958005801580258035804580558065807580858095810581158125813581458155816581758185819582058215822582358245825582658275828582958305831583258335834583558365837583858395840584158425843584458455846584758485849585058515852585358545855585658575858585958605861586258635864586558665867586858695870587158725873587458755876587758785879588058815882588358845885588658875888588958905891589258935894589558965897589858995900590159025903590459055906590759085909591059115912591359145915591659175918591959205921592259235924592559265927592859295930593159325933593459355936593759385939594059415942594359445945594659475948594959505951595259535954595559565957595859595960596159625963596459655966596759685969597059715972597359745975597659775978597959805981598259835984598559865987598859895990599159925993599459955996599759985999600060016002600360046005600660076008600960106011601260136014601560166017601860196020602160226023602460256026602760286029603060316032603360346035603660376038603960406041604260436044604560466047604860496050605160526053605460556056605760586059606060616062606360646065606660676068606960706071607260736074607560766077607860796080608160826083608460856086608760886089609060916092609360946095609660976098609961006101610261036104610561066107610861096110611161126113611461156116611761186119612061216122612361246125612661276128612961306131613261336134613561366137613861396140614161426143614461456146614761486149615061516152615361546155615661576158615961606161616261636164616561666167616861696170617161726173617461756176617761786179618061816182618361846185618661876188618961906191619261936194619561966197619861996200620162026203620462056206620762086209621062116212621362146215621662176218621962206221622262236224622562266227622862296230623162326233623462356236623762386239624062416242624362446245624662476248624962506251625262536254625562566257625862596260626162626263626462656266626762686269627062716272627362746275627662776278627962806281628262836284628562866287628862896290629162926293629462956296629762986299630063016302630363046305630663076308630963106311631263136314631563166317631863196320632163226323632463256326632763286329633063316332633363346335633663376338633963406341634263436344634563466347634863496350635163526353635463556356635763586359636063616362636363646365636663676368636963706371637263736374637563766377637863796380638163826383638463856386638763886389639063916392639363946395639663976398639964006401640264036404640564066407640864096410641164126413641464156416641764186419642064216422642364246425642664276428642964306431643264336434643564366437643864396440644164426443644464456446644764486449645064516452645364546455645664576458645964606461646264636464646564666467646864696470647164726473647464756476647764786479648064816482648364846485648664876488648964906491649264936494649564966497649864996500650165026503650465056506650765086509651065116512651365146515651665176518651965206521652265236524652565266527652865296530653165326533653465356536653765386539654065416542654365446545654665476548654965506551655265536554655565566557655865596560656165626563656465656566656765686569657065716572657365746575657665776578657965806581658265836584658565866587658865896590659165926593659465956596659765986599660066016602660366046605660666076608660966106611661266136614661566166617661866196620662166226623662466256626662766286629663066316632663366346635663666376638663966406641664266436644664566466647664866496650665166526653665466556656665766586659666066616662666366646665666666676668666966706671667266736674667566766677667866796680668166826683668466856686668766886689669066916692669366946695669666976698669967006701670267036704670567066707670867096710671167126713671467156716671767186719672067216722672367246725672667276728672967306731673267336734673567366737673867396740674167426743674467456746674767486749675067516752675367546755675667576758675967606761676267636764676567666767676867696770677167726773677467756776677767786779678067816782678367846785678667876788678967906791679267936794679567966797679867996800680168026803680468056806680768086809681068116812681368146815681668176818681968206821682268236824682568266827682868296830683168326833683468356836683768386839684068416842684368446845684668476848684968506851685268536854685568566857685868596860686168626863686468656866686768686869687068716872687368746875687668776878687968806881688268836884688568866887688868896890689168926893689468956896689768986899690069016902690369046905690669076908690969106911691269136914691569166917691869196920692169226923692469256926692769286929693069316932693369346935693669376938693969406941694269436944694569466947694869496950695169526953695469556956695769586959696069616962696369646965696669676968696969706971697269736974697569766977697869796980698169826983698469856986698769886989699069916992699369946995699669976998699970007001700270037004700570067007700870097010701170127013701470157016701770187019702070217022702370247025702670277028702970307031703270337034703570367037703870397040704170427043704470457046704770487049705070517052705370547055705670577058705970607061706270637064706570667067706870697070707170727073707470757076707770787079708070817082708370847085708670877088708970907091709270937094709570967097709870997100710171027103710471057106710771087109711071117112711371147115711671177118711971207121712271237124712571267127712871297130713171327133713471357136713771387139714071417142714371447145714671477148714971507151715271537154715571567157715871597160716171627163716471657166716771687169717071717172717371747175717671777178717971807181718271837184718571867187718871897190719171927193719471957196719771987199720072017202720372047205720672077208720972107211721272137214721572167217721872197220722172227223722472257226722772287229723072317232723372347235723672377238723972407241724272437244724572467247724872497250725172527253725472557256725772587259726072617262726372647265726672677268726972707271727272737274727572767277727872797280728172827283728472857286728772887289729072917292729372947295729672977298729973007301730273037304730573067307730873097310731173127313731473157316731773187319732073217322732373247325732673277328732973307331733273337334733573367337733873397340734173427343734473457346734773487349735073517352735373547355735673577358735973607361736273637364736573667367736873697370737173727373737473757376737773787379738073817382738373847385738673877388738973907391739273937394739573967397739873997400740174027403740474057406740774087409741074117412741374147415741674177418741974207421742274237424742574267427742874297430743174327433743474357436743774387439744074417442744374447445744674477448744974507451745274537454745574567457745874597460746174627463746474657466746774687469747074717472747374747475747674777478747974807481748274837484748574867487748874897490749174927493749474957496749774987499750075017502750375047505750675077508750975107511751275137514751575167517751875197520752175227523752475257526752775287529753075317532753375347535753675377538753975407541754275437544754575467547754875497550755175527553755475557556755775587559756075617562756375647565756675677568756975707571757275737574757575767577757875797580758175827583758475857586758775887589759075917592759375947595759675977598759976007601760276037604760576067607760876097610761176127613761476157616761776187619762076217622762376247625762676277628762976307631763276337634763576367637763876397640764176427643764476457646764776487649765076517652765376547655765676577658765976607661766276637664766576667667766876697670767176727673767476757676767776787679768076817682768376847685768676877688768976907691769276937694769576967697769876997700770177027703770477057706770777087709771077117712771377147715771677177718771977207721772277237724772577267727772877297730773177327733773477357736773777387739774077417742774377447745774677477748774977507751775277537754775577567757775877597760776177627763776477657766776777687769777077717772777377747775777677777778777977807781778277837784778577867787778877897790779177927793779477957796779777987799780078017802780378047805780678077808780978107811781278137814781578167817781878197820782178227823782478257826782778287829783078317832783378347835783678377838783978407841784278437844784578467847784878497850785178527853785478557856785778587859786078617862786378647865786678677868786978707871787278737874787578767877787878797880788178827883788478857886788778887889789078917892789378947895789678977898789979007901790279037904790579067907790879097910791179127913791479157916791779187919792079217922792379247925792679277928792979307931793279337934793579367937793879397940794179427943794479457946794779487949795079517952795379547955795679577958795979607961796279637964796579667967796879697970797179727973797479757976797779787979798079817982798379847985798679877988798979907991799279937994799579967997799879998000800180028003800480058006800780088009801080118012801380148015801680178018801980208021802280238024802580268027802880298030803180328033803480358036803780388039804080418042804380448045804680478048804980508051805280538054805580568057805880598060806180628063806480658066806780688069807080718072807380748075807680778078807980808081808280838084808580868087808880898090809180928093809480958096809780988099810081018102810381048105810681078108810981108111811281138114811581168117811881198120812181228123812481258126812781288129813081318132813381348135813681378138813981408141814281438144814581468147814881498150815181528153815481558156815781588159816081618162816381648165816681678168816981708171817281738174817581768177817881798180818181828183818481858186818781888189819081918192819381948195819681978198819982008201820282038204820582068207820882098210821182128213821482158216821782188219822082218222822382248225822682278228822982308231823282338234823582368237823882398240824182428243824482458246824782488249825082518252825382548255825682578258825982608261826282638264826582668267826882698270827182728273827482758276827782788279828082818282828382848285828682878288828982908291829282938294829582968297829882998300830183028303830483058306830783088309831083118312831383148315831683178318831983208321832283238324832583268327832883298330833183328333833483358336833783388339834083418342834383448345834683478348834983508351835283538354835583568357835883598360836183628363836483658366836783688369837083718372837383748375837683778378837983808381838283838384838583868387838883898390839183928393839483958396839783988399840084018402840384048405840684078408840984108411841284138414841584168417841884198420842184228423842484258426842784288429843084318432843384348435843684378438843984408441844284438444844584468447844884498450845184528453845484558456845784588459846084618462846384648465846684678468846984708471847284738474847584768477847884798480848184828483848484858486848784888489849084918492849384948495849684978498849985008501850285038504850585068507850885098510851185128513851485158516851785188519852085218522852385248525852685278528852985308531853285338534853585368537853885398540854185428543854485458546854785488549855085518552855385548555855685578558855985608561856285638564856585668567856885698570857185728573857485758576857785788579858085818582858385848585858685878588858985908591859285938594859585968597859885998600860186028603860486058606860786088609861086118612861386148615861686178618861986208621862286238624862586268627862886298630863186328633863486358636863786388639864086418642864386448645864686478648864986508651865286538654865586568657865886598660866186628663866486658666866786688669867086718672867386748675867686778678867986808681868286838684868586868687868886898690869186928693869486958696869786988699870087018702870387048705870687078708870987108711871287138714871587168717871887198720872187228723872487258726872787288729873087318732873387348735873687378738873987408741874287438744874587468747874887498750875187528753875487558756875787588759876087618762876387648765876687678768876987708771877287738774877587768777877887798780878187828783878487858786878787888789879087918792879387948795879687978798879988008801880288038804880588068807880888098810881188128813881488158816881788188819882088218822882388248825882688278828882988308831883288338834883588368837883888398840884188428843884488458846884788488849885088518852885388548855885688578858885988608861886288638864886588668867886888698870887188728873887488758876887788788879888088818882888388848885888688878888888988908891889288938894889588968897889888998900890189028903890489058906890789088909891089118912891389148915891689178918891989208921892289238924892589268927892889298930893189328933893489358936893789388939894089418942894389448945894689478948894989508951895289538954895589568957895889598960896189628963896489658966896789688969897089718972897389748975897689778978897989808981898289838984898589868987898889898990899189928993899489958996899789988999900090019002900390049005900690079008900990109011901290139014901590169017901890199020902190229023902490259026902790289029903090319032903390349035903690379038903990409041904290439044904590469047904890499050905190529053905490559056905790589059906090619062906390649065906690679068906990709071907290739074907590769077907890799080908190829083908490859086908790889089909090919092909390949095909690979098909991009101910291039104910591069107910891099110911191129113911491159116911791189119912091219122912391249125912691279128912991309131913291339134913591369137913891399140914191429143914491459146914791489149915091519152915391549155915691579158915991609161916291639164916591669167916891699170917191729173917491759176917791789179918091819182918391849185918691879188918991909191919291939194919591969197919891999200920192029203920492059206920792089209921092119212921392149215921692179218921992209221922292239224922592269227922892299230923192329233923492359236923792389239924092419242924392449245924692479248924992509251925292539254925592569257925892599260926192629263926492659266926792689269927092719272927392749275927692779278927992809281928292839284928592869287928892899290929192929293929492959296929792989299930093019302930393049305930693079308930993109311931293139314931593169317931893199320932193229323932493259326932793289329933093319332933393349335933693379338933993409341934293439344934593469347934893499350935193529353935493559356935793589359936093619362936393649365936693679368936993709371937293739374937593769377937893799380938193829383938493859386938793889389939093919392939393949395939693979398939994009401940294039404940594069407940894099410941194129413941494159416941794189419942094219422942394249425942694279428942994309431943294339434943594369437943894399440944194429443944494459446944794489449945094519452945394549455945694579458945994609461946294639464946594669467946894699470947194729473947494759476947794789479948094819482948394849485948694879488948994909491949294939494949594969497949894999500950195029503950495059506950795089509951095119512951395149515951695179518951995209521952295239524952595269527952895299530953195329533953495359536953795389539954095419542954395449545954695479548954995509551955295539554955595569557955895599560956195629563956495659566956795689569957095719572957395749575957695779578957995809581958295839584958595869587958895899590959195929593959495959596959795989599960096019602960396049605960696079608960996109611961296139614961596169617961896199620962196229623962496259626962796289629963096319632963396349635963696379638963996409641964296439644964596469647964896499650965196529653965496559656965796589659966096619662966396649665966696679668966996709671967296739674967596769677967896799680968196829683968496859686968796889689969096919692969396949695969696979698969997009701970297039704970597069707970897099710971197129713971497159716971797189719972097219722972397249725972697279728972997309731973297339734973597369737973897399740974197429743974497459746974797489749975097519752975397549755975697579758975997609761976297639764976597669767976897699770977197729773977497759776977797789779978097819782978397849785978697879788978997909791979297939794979597969797979897999800980198029803980498059806980798089809981098119812981398149815981698179818981998209821982298239824982598269827982898299830983198329833983498359836983798389839984098419842984398449845984698479848984998509851985298539854985598569857985898599860986198629863986498659866986798689869987098719872987398749875987698779878987998809881988298839884988598869887988898899890989198929893989498959896989798989899990099019902990399049905990699079908990999109911991299139914991599169917991899199920992199229923992499259926992799289929993099319932993399349935993699379938993999409941994299439944994599469947994899499950995199529953995499559956995799589959996099619962996399649965996699679968996999709971997299739974997599769977997899799980998199829983998499859986998799889989999099919992999399949995999699979998999910000100011000210003100041000510006100071000810009100101001110012100131001410015100161001710018100191002010021100221002310024100251002610027100281002910030100311003210033100341003510036100371003810039100401004110042100431004410045100461004710048100491005010051100521005310054100551005610057100581005910060100611006210063100641006510066100671006810069100701007110072100731007410075100761007710078100791008010081100821008310084100851008610087100881008910090100911009210093100941009510096100971009810099101001010110102101031010410105101061010710108101091011010111101121011310114101151011610117101181011910120101211012210123101241012510126101271012810129101301013110132101331013410135101361013710138101391014010141101421014310144101451014610147101481014910150101511015210153101541015510156101571015810159101601016110162101631016410165101661016710168101691017010171101721017310174101751017610177101781017910180101811018210183101841018510186101871018810189101901019110192101931019410195101961019710198101991020010201102021020310204102051020610207102081020910210102111021210213102141021510216102171021810219102201022110222102231022410225102261022710228102291023010231102321023310234102351023610237102381023910240102411024210243102441024510246102471024810249102501025110252102531025410255102561025710258102591026010261102621026310264102651026610267102681026910270102711027210273102741027510276102771027810279102801028110282102831028410285102861028710288102891029010291102921029310294102951029610297102981029910300103011030210303103041030510306103071030810309103101031110312103131031410315103161031710318103191032010321103221032310324103251032610327103281032910330103311033210333103341033510336103371033810339103401034110342103431034410345103461034710348103491035010351103521035310354103551035610357103581035910360103611036210363103641036510366103671036810369103701037110372103731037410375103761037710378103791038010381103821038310384103851038610387103881038910390103911039210393103941039510396103971039810399104001040110402104031040410405104061040710408104091041010411104121041310414104151041610417104181041910420104211042210423104241042510426104271042810429104301043110432104331043410435104361043710438104391044010441104421044310444104451044610447104481044910450104511045210453104541045510456104571045810459104601046110462104631046410465104661046710468104691047010471104721047310474104751047610477104781047910480104811048210483104841048510486104871048810489104901049110492104931049410495104961049710498104991050010501105021050310504105051050610507105081050910510105111051210513105141051510516105171051810519105201052110522105231052410525105261052710528105291053010531105321053310534105351053610537105381053910540105411054210543105441054510546105471054810549105501055110552105531055410555105561055710558105591056010561105621056310564105651056610567105681056910570105711057210573105741057510576105771057810579105801058110582105831058410585105861058710588105891059010591105921059310594105951059610597105981059910600106011060210603106041060510606106071060810609106101061110612106131061410615106161061710618106191062010621106221062310624106251062610627106281062910630106311063210633106341063510636106371063810639106401064110642106431064410645106461064710648106491065010651106521065310654106551065610657106581065910660106611066210663106641066510666106671066810669106701067110672106731067410675106761067710678106791068010681106821068310684106851068610687106881068910690106911069210693106941069510696106971069810699107001070110702107031070410705107061070710708107091071010711107121071310714107151071610717107181071910720107211072210723107241072510726107271072810729107301073110732107331073410735107361073710738107391074010741107421074310744107451074610747107481074910750107511075210753107541075510756107571075810759107601076110762107631076410765107661076710768107691077010771107721077310774107751077610777107781077910780107811078210783107841078510786107871078810789107901079110792107931079410795107961079710798107991080010801108021080310804108051080610807108081080910810108111081210813108141081510816108171081810819108201082110822108231082410825108261082710828108291083010831108321083310834108351083610837108381083910840108411084210843108441084510846108471084810849108501085110852108531085410855108561085710858108591086010861108621086310864108651086610867108681086910870108711087210873108741087510876108771087810879108801088110882108831088410885108861088710888108891089010891108921089310894108951089610897108981089910900109011090210903109041090510906109071090810909109101091110912109131091410915109161091710918109191092010921109221092310924109251092610927109281092910930109311093210933109341093510936109371093810939109401094110942109431094410945109461094710948109491095010951109521095310954109551095610957109581095910960109611096210963109641096510966109671096810969109701097110972109731097410975109761097710978109791098010981109821098310984109851098610987109881098910990109911099210993109941099510996109971099810999110001100111002110031100411005110061100711008110091101011011110121101311014110151101611017110181101911020110211102211023110241102511026110271102811029110301103111032110331103411035110361103711038110391104011041110421104311044110451104611047110481104911050110511105211053110541105511056110571105811059110601106111062110631106411065110661106711068110691107011071110721107311074110751107611077110781107911080110811108211083110841108511086110871108811089110901109111092110931109411095110961109711098110991110011101111021110311104111051110611107111081110911110111111111211113111141111511116111171111811119111201112111122111231112411125111261112711128111291113011131111321113311134111351113611137111381113911140111411114211143111441114511146111471114811149111501115111152111531115411155111561115711158111591116011161111621116311164111651116611167111681116911170111711117211173111741117511176111771117811179111801118111182111831118411185111861118711188111891119011191111921119311194111951119611197111981119911200112011120211203112041120511206112071120811209112101121111212112131121411215112161121711218112191122011221112221122311224112251122611227112281122911230112311123211233112341123511236112371123811239112401124111242112431124411245112461124711248112491125011251112521125311254112551125611257112581125911260112611126211263112641126511266112671126811269112701127111272112731127411275112761127711278112791128011281112821128311284112851128611287112881128911290112911129211293112941129511296112971129811299113001130111302113031130411305113061130711308113091131011311113121131311314113151131611317113181131911320113211132211323113241132511326113271132811329113301133111332113331133411335113361133711338113391134011341113421134311344113451134611347113481134911350113511135211353113541135511356113571135811359113601136111362113631136411365113661136711368113691137011371113721137311374113751137611377113781137911380113811138211383113841138511386113871138811389113901139111392113931139411395113961139711398113991140011401114021140311404114051140611407114081140911410114111141211413114141141511416114171141811419114201142111422114231142411425114261142711428114291143011431114321143311434114351143611437114381143911440114411144211443114441144511446114471144811449114501145111452114531145411455114561145711458114591146011461114621146311464114651146611467114681146911470114711147211473114741147511476114771147811479114801148111482114831148411485114861148711488114891149011491114921149311494114951149611497114981149911500115011150211503115041150511506115071150811509115101151111512115131151411515115161151711518115191152011521115221152311524115251152611527115281152911530115311153211533115341153511536115371153811539115401154111542115431154411545115461154711548115491155011551115521155311554115551155611557115581155911560115611156211563115641156511566115671156811569115701157111572115731157411575115761157711578115791158011581115821158311584115851158611587115881158911590115911159211593115941159511596115971159811599116001160111602116031160411605116061160711608116091161011611116121161311614116151161611617116181161911620116211162211623116241162511626116271162811629116301163111632116331163411635116361163711638116391164011641116421164311644116451164611647116481164911650116511165211653116541165511656116571165811659116601166111662116631166411665116661166711668116691167011671116721167311674116751167611677116781167911680116811168211683116841168511686116871168811689116901169111692116931169411695116961169711698116991170011701117021170311704117051170611707117081170911710117111171211713117141171511716117171171811719117201172111722117231172411725117261172711728117291173011731117321173311734117351173611737117381173911740117411174211743117441174511746117471174811749117501175111752117531175411755117561175711758117591176011761117621176311764117651176611767117681176911770117711177211773117741177511776117771177811779117801178111782117831178411785117861178711788117891179011791117921179311794117951179611797117981179911800118011180211803118041180511806118071180811809118101181111812118131181411815118161181711818118191182011821118221182311824118251182611827118281182911830118311183211833118341183511836118371183811839118401184111842118431184411845118461184711848118491185011851118521185311854118551185611857118581185911860118611186211863118641186511866118671186811869118701187111872118731187411875118761187711878118791188011881118821188311884118851188611887118881188911890118911189211893118941189511896118971189811899119001190111902119031190411905119061190711908119091191011911119121191311914119151191611917119181191911920119211192211923119241192511926119271192811929119301193111932119331193411935119361193711938119391194011941119421194311944119451194611947119481194911950119511195211953119541195511956119571195811959119601196111962119631196411965119661196711968119691197011971119721197311974119751197611977119781197911980119811198211983119841198511986119871198811989119901199111992119931199411995119961199711998119991200012001120021200312004120051200612007120081200912010120111201212013120141201512016120171201812019120201202112022120231202412025120261202712028120291203012031120321203312034120351203612037120381203912040120411204212043120441204512046120471204812049120501205112052120531205412055120561205712058120591206012061120621206312064120651206612067120681206912070120711207212073120741207512076120771207812079120801208112082120831208412085120861208712088120891209012091120921209312094120951209612097120981209912100121011210212103121041210512106121071210812109121101211112112121131211412115121161211712118121191212012121121221212312124121251212612127121281212912130121311213212133121341213512136121371213812139121401214112142121431214412145121461214712148121491215012151121521215312154121551215612157121581215912160121611216212163121641216512166121671216812169121701217112172121731217412175121761217712178121791218012181121821218312184121851218612187121881218912190121911219212193121941219512196121971219812199122001220112202122031220412205122061220712208122091221012211122121221312214122151221612217122181221912220122211222212223122241222512226122271222812229122301223112232122331223412235122361223712238122391224012241122421224312244122451224612247122481224912250122511225212253122541225512256122571225812259122601226112262122631226412265122661226712268122691227012271122721227312274122751227612277122781227912280122811228212283122841228512286122871228812289122901229112292122931229412295122961229712298122991230012301123021230312304123051230612307123081230912310123111231212313123141231512316123171231812319123201232112322123231232412325123261232712328123291233012331123321233312334123351233612337123381233912340123411234212343123441234512346123471234812349123501235112352123531235412355123561235712358123591236012361123621236312364123651236612367123681236912370123711237212373123741237512376123771237812379123801238112382123831238412385123861238712388123891239012391123921239312394123951239612397123981239912400124011240212403124041240512406124071240812409124101241112412124131241412415124161241712418124191242012421124221242312424124251242612427124281242912430124311243212433124341243512436124371243812439124401244112442124431244412445124461244712448124491245012451124521245312454124551245612457124581245912460124611246212463124641246512466124671246812469124701247112472124731247412475124761247712478124791248012481124821248312484124851248612487124881248912490124911249212493124941249512496124971249812499125001250112502125031250412505125061250712508125091251012511125121251312514125151251612517125181251912520125211252212523125241252512526125271252812529125301253112532125331253412535125361253712538125391254012541125421254312544125451254612547125481254912550125511255212553125541255512556125571255812559125601256112562125631256412565125661256712568125691257012571125721257312574125751257612577125781257912580125811258212583125841258512586125871258812589125901259112592125931259412595125961259712598125991260012601126021260312604126051260612607126081260912610126111261212613126141261512616126171261812619126201262112622126231262412625126261262712628126291263012631126321263312634126351263612637126381263912640126411264212643126441264512646126471264812649126501265112652126531265412655126561265712658126591266012661126621266312664126651266612667126681266912670126711267212673126741267512676126771267812679126801268112682126831268412685126861268712688126891269012691126921269312694126951269612697126981269912700127011270212703127041270512706127071270812709127101271112712127131271412715127161271712718127191272012721127221272312724127251272612727127281272912730127311273212733127341273512736127371273812739127401274112742127431274412745127461274712748127491275012751127521275312754127551275612757127581275912760127611276212763127641276512766127671276812769127701277112772127731277412775127761277712778127791278012781127821278312784127851278612787127881278912790127911279212793127941279512796127971279812799128001280112802128031280412805128061280712808128091281012811128121281312814128151281612817128181281912820128211282212823128241282512826128271282812829128301283112832128331283412835128361283712838128391284012841128421284312844128451284612847128481284912850128511285212853128541285512856128571285812859128601286112862128631286412865128661286712868128691287012871128721287312874128751287612877128781287912880128811288212883128841288512886128871288812889128901289112892128931289412895128961289712898128991290012901129021290312904129051290612907129081290912910129111291212913129141291512916129171291812919129201292112922129231292412925129261292712928129291293012931129321293312934129351293612937129381293912940129411294212943129441294512946129471294812949129501295112952129531295412955129561295712958129591296012961129621296312964129651296612967129681296912970129711297212973129741297512976129771297812979129801298112982129831298412985129861298712988129891299012991129921299312994129951299612997129981299913000130011300213003130041300513006130071300813009130101301113012130131301413015130161301713018130191302013021130221302313024130251302613027130281302913030130311303213033130341303513036130371303813039130401304113042130431304413045130461304713048130491305013051130521305313054130551305613057130581305913060130611306213063130641306513066130671306813069130701307113072130731307413075130761307713078130791308013081130821308313084130851308613087130881308913090130911309213093130941309513096130971309813099131001310113102131031310413105131061310713108131091311013111131121311313114131151311613117131181311913120131211312213123131241312513126131271312813129131301313113132131331313413135131361313713138131391314013141131421314313144131451314613147131481314913150131511315213153131541315513156131571315813159131601316113162131631316413165131661316713168131691317013171131721317313174131751317613177131781317913180131811318213183131841318513186131871318813189131901319113192131931319413195131961319713198131991320013201132021320313204132051320613207132081320913210132111321213213132141321513216132171321813219132201322113222132231322413225132261322713228132291323013231132321323313234132351323613237132381323913240132411324213243132441324513246132471324813249132501325113252132531325413255132561325713258132591326013261132621326313264132651326613267132681326913270132711327213273132741327513276132771327813279132801328113282132831328413285132861328713288132891329013291132921329313294132951329613297132981329913300133011330213303133041330513306133071330813309133101331113312133131331413315133161331713318133191332013321133221332313324133251332613327133281332913330133311333213333133341333513336133371333813339133401334113342133431334413345133461334713348133491335013351133521335313354133551335613357133581335913360133611336213363133641336513366133671336813369133701337113372133731337413375133761337713378133791338013381133821338313384133851338613387133881338913390133911339213393133941339513396133971339813399134001340113402134031340413405134061340713408134091341013411134121341313414134151341613417134181341913420134211342213423134241342513426134271342813429134301343113432134331343413435134361343713438134391344013441134421344313444134451344613447134481344913450134511345213453134541345513456134571345813459134601346113462134631346413465134661346713468134691347013471134721347313474134751347613477134781347913480134811348213483134841348513486134871348813489134901349113492134931349413495134961349713498134991350013501135021350313504135051350613507135081350913510135111351213513135141351513516135171351813519135201352113522135231352413525135261352713528135291353013531135321353313534135351353613537135381353913540135411354213543135441354513546135471354813549135501355113552135531355413555135561355713558135591356013561135621356313564135651356613567135681356913570135711357213573135741357513576135771357813579135801358113582135831358413585135861358713588135891359013591135921359313594135951359613597135981359913600136011360213603136041360513606136071360813609136101361113612136131361413615136161361713618136191362013621136221362313624136251362613627136281362913630136311363213633136341363513636136371363813639136401364113642136431364413645136461364713648136491365013651136521365313654136551365613657136581365913660136611366213663136641366513666136671366813669136701367113672136731367413675136761367713678136791368013681136821368313684136851368613687136881368913690136911369213693136941369513696136971369813699137001370113702137031370413705137061370713708137091371013711137121371313714137151371613717137181371913720137211372213723137241372513726137271372813729137301373113732137331373413735137361373713738137391374013741137421374313744137451374613747137481374913750137511375213753137541375513756137571375813759137601376113762137631376413765137661376713768137691377013771137721377313774137751377613777137781377913780137811378213783137841378513786137871378813789137901379113792137931379413795137961379713798137991380013801138021380313804138051380613807138081380913810138111381213813138141381513816138171381813819138201382113822138231382413825138261382713828138291383013831138321383313834138351383613837138381383913840138411384213843138441384513846138471384813849138501385113852138531385413855138561385713858138591386013861138621386313864138651386613867138681386913870138711387213873138741387513876138771387813879138801388113882138831388413885138861388713888138891389013891138921389313894138951389613897138981389913900139011390213903139041390513906139071390813909139101391113912139131391413915139161391713918139191392013921139221392313924139251392613927139281392913930139311393213933139341393513936139371393813939139401394113942139431394413945139461394713948139491395013951139521395313954139551395613957139581395913960139611396213963139641396513966139671396813969139701397113972139731397413975139761397713978139791398013981139821398313984139851398613987139881398913990139911399213993139941399513996139971399813999140001400114002140031400414005140061400714008140091401014011140121401314014140151401614017140181401914020140211402214023140241402514026140271402814029140301403114032140331403414035140361403714038140391404014041140421404314044140451404614047140481404914050140511405214053140541405514056140571405814059140601406114062140631406414065140661406714068140691407014071140721407314074140751407614077140781407914080140811408214083140841408514086140871408814089140901409114092140931409414095140961409714098140991410014101141021410314104141051410614107141081410914110141111411214113141141411514116141171411814119141201412114122141231412414125141261412714128141291413014131141321413314134141351413614137141381413914140141411414214143141441414514146141471414814149141501415114152141531415414155141561415714158141591416014161141621416314164141651416614167141681416914170141711417214173141741417514176141771417814179141801418114182141831418414185141861418714188141891419014191141921419314194141951419614197141981419914200142011420214203142041420514206142071420814209142101421114212142131421414215142161421714218142191422014221142221422314224142251422614227142281422914230142311423214233142341423514236142371423814239142401424114242142431424414245142461424714248142491425014251142521425314254142551425614257142581425914260142611426214263142641426514266142671426814269142701427114272142731427414275142761427714278142791428014281142821428314284142851428614287142881428914290142911429214293142941429514296142971429814299143001430114302143031430414305143061430714308143091431014311143121431314314143151431614317143181431914320143211432214323143241432514326143271432814329143301433114332143331433414335143361433714338143391434014341143421434314344143451434614347143481434914350143511435214353143541435514356143571435814359143601436114362143631436414365143661436714368143691437014371143721437314374143751437614377143781437914380143811438214383143841438514386143871438814389143901439114392143931439414395143961439714398143991440014401144021440314404144051440614407144081440914410144111441214413144141441514416144171441814419144201442114422144231442414425144261442714428144291443014431144321443314434144351443614437144381443914440144411444214443144441444514446144471444814449144501445114452144531445414455144561445714458144591446014461144621446314464144651446614467144681446914470144711447214473144741447514476144771447814479144801448114482144831448414485144861448714488144891449014491144921449314494144951449614497144981449914500145011450214503145041450514506145071450814509145101451114512145131451414515145161451714518145191452014521145221452314524145251452614527145281452914530145311453214533145341453514536145371453814539145401454114542145431454414545145461454714548145491455014551145521455314554145551455614557145581455914560145611456214563145641456514566145671456814569145701457114572145731457414575145761457714578145791458014581145821458314584145851458614587145881458914590145911459214593145941459514596145971459814599146001460114602146031460414605146061460714608146091461014611146121461314614146151461614617146181461914620146211462214623146241462514626146271462814629146301463114632146331463414635146361463714638146391464014641146421464314644146451464614647146481464914650146511465214653146541465514656146571465814659146601466114662146631466414665146661466714668146691467014671146721467314674146751467614677146781467914680146811468214683146841468514686146871468814689146901469114692146931469414695146961469714698146991470014701147021470314704147051470614707147081470914710147111471214713147141471514716147171471814719147201472114722147231472414725147261472714728147291473014731147321473314734147351473614737147381473914740147411474214743147441474514746147471474814749147501475114752147531475414755147561475714758147591476014761147621476314764147651476614767147681476914770147711477214773147741477514776147771477814779147801478114782147831478414785147861478714788147891479014791147921479314794147951479614797147981479914800148011480214803148041480514806148071480814809148101481114812148131481414815148161481714818148191482014821148221482314824148251482614827148281482914830148311483214833148341483514836148371483814839148401484114842148431484414845148461484714848148491485014851148521485314854148551485614857148581485914860148611486214863148641486514866148671486814869148701487114872148731487414875148761487714878148791488014881148821488314884148851488614887148881488914890148911489214893148941489514896148971489814899149001490114902149031490414905149061490714908149091491014911149121491314914149151491614917149181491914920149211492214923149241492514926149271492814929149301493114932149331493414935149361493714938149391494014941149421494314944149451494614947149481494914950149511495214953149541495514956149571495814959149601496114962149631496414965149661496714968149691497014971149721497314974149751497614977149781497914980149811498214983149841498514986149871498814989149901499114992149931499414995149961499714998149991500015001150021500315004150051500615007150081500915010150111501215013150141501515016150171501815019150201502115022150231502415025150261502715028150291503015031150321503315034150351503615037150381503915040150411504215043150441504515046150471504815049150501505115052150531505415055150561505715058150591506015061150621506315064150651506615067150681506915070150711507215073150741507515076150771507815079150801508115082150831508415085150861508715088150891509015091150921509315094150951509615097150981509915100151011510215103151041510515106151071510815109151101511115112151131511415115151161511715118151191512015121151221512315124151251512615127151281512915130151311513215133151341513515136151371513815139151401514115142151431514415145151461514715148151491515015151151521515315154151551515615157151581515915160151611516215163151641516515166151671516815169151701517115172151731517415175151761517715178151791518015181151821518315184151851518615187151881518915190151911519215193151941519515196151971519815199152001520115202152031520415205152061520715208152091521015211152121521315214152151521615217152181521915220152211522215223152241522515226152271522815229152301523115232152331523415235152361523715238152391524015241152421524315244152451524615247152481524915250152511525215253152541525515256152571525815259152601526115262152631526415265152661526715268152691527015271152721527315274152751527615277152781527915280152811528215283152841528515286152871528815289152901529115292152931529415295152961529715298152991530015301153021530315304153051530615307153081530915310153111531215313153141531515316153171531815319153201532115322153231532415325153261532715328153291533015331153321533315334153351533615337153381533915340153411534215343153441534515346153471534815349153501535115352153531535415355153561535715358153591536015361153621536315364153651536615367153681536915370153711537215373153741537515376153771537815379153801538115382153831538415385153861538715388153891539015391153921539315394153951539615397153981539915400154011540215403154041540515406154071540815409154101541115412154131541415415154161541715418154191542015421154221542315424154251542615427154281542915430154311543215433154341543515436154371543815439154401544115442154431544415445154461544715448154491545015451154521545315454154551545615457154581545915460154611546215463154641546515466154671546815469154701547115472154731547415475154761547715478154791548015481154821548315484154851548615487154881548915490154911549215493154941549515496154971549815499155001550115502155031550415505155061550715508155091551015511155121551315514155151551615517155181551915520155211552215523155241552515526155271552815529155301553115532155331553415535155361553715538155391554015541155421554315544155451554615547155481554915550155511555215553155541555515556155571555815559155601556115562155631556415565155661556715568155691557015571155721557315574155751557615577155781557915580155811558215583155841558515586155871558815589155901559115592155931559415595155961559715598155991560015601156021560315604156051560615607156081560915610156111561215613156141561515616156171561815619156201562115622156231562415625156261562715628156291563015631156321563315634156351563615637156381563915640156411564215643156441564515646156471564815649156501565115652156531565415655156561565715658156591566015661156621566315664156651566615667156681566915670156711567215673156741567515676156771567815679156801568115682156831568415685156861568715688156891569015691156921569315694156951569615697156981569915700157011570215703157041570515706157071570815709157101571115712157131571415715157161571715718157191572015721157221572315724157251572615727157281572915730157311573215733157341573515736157371573815739157401574115742157431574415745157461574715748157491575015751157521575315754157551575615757157581575915760157611576215763157641576515766157671576815769157701577115772157731577415775157761577715778157791578015781157821578315784157851578615787157881578915790157911579215793157941579515796157971579815799158001580115802158031580415805158061580715808158091581015811158121581315814158151581615817158181581915820158211582215823158241582515826158271582815829158301583115832158331583415835158361583715838158391584015841158421584315844158451584615847158481584915850158511585215853158541585515856158571585815859158601586115862158631586415865158661586715868158691587015871158721587315874158751587615877158781587915880158811588215883158841588515886158871588815889158901589115892158931589415895158961589715898158991590015901159021590315904159051590615907159081590915910159111591215913159141591515916159171591815919159201592115922159231592415925159261592715928159291593015931159321593315934159351593615937159381593915940159411594215943159441594515946159471594815949159501595115952159531595415955159561595715958159591596015961159621596315964159651596615967159681596915970159711597215973159741597515976159771597815979159801598115982159831598415985159861598715988159891599015991159921599315994159951599615997159981599916000160011600216003160041600516006160071600816009160101601116012160131601416015160161601716018160191602016021160221602316024160251602616027160281602916030160311603216033160341603516036160371603816039160401604116042160431604416045160461604716048160491605016051160521605316054160551605616057160581605916060160611606216063160641606516066160671606816069160701607116072160731607416075160761607716078160791608016081160821608316084160851608616087160881608916090160911609216093160941609516096160971609816099161001610116102161031610416105161061610716108161091611016111161121611316114161151611616117161181611916120161211612216123161241612516126161271612816129161301613116132161331613416135161361613716138161391614016141161421614316144161451614616147161481614916150161511615216153161541615516156161571615816159161601616116162161631616416165161661616716168161691617016171161721617316174161751617616177161781617916180161811618216183161841618516186161871618816189161901619116192161931619416195161961619716198161991620016201162021620316204162051620616207162081620916210162111621216213162141621516216162171621816219162201622116222162231622416225162261622716228162291623016231162321623316234162351623616237162381623916240162411624216243162441624516246162471624816249162501625116252162531625416255162561625716258162591626016261162621626316264162651626616267162681626916270162711627216273162741627516276162771627816279162801628116282162831628416285162861628716288162891629016291162921629316294162951629616297162981629916300163011630216303163041630516306163071630816309163101631116312163131631416315163161631716318163191632016321163221632316324163251632616327163281632916330163311633216333163341633516336163371633816339163401634116342163431634416345163461634716348163491635016351163521635316354163551635616357163581635916360163611636216363163641636516366163671636816369163701637116372163731637416375163761637716378163791638016381163821638316384163851638616387163881638916390163911639216393163941639516396163971639816399164001640116402164031640416405164061640716408164091641016411164121641316414164151641616417164181641916420164211642216423164241642516426164271642816429164301643116432164331643416435164361643716438164391644016441164421644316444164451644616447164481644916450164511645216453164541645516456164571645816459164601646116462164631646416465164661646716468164691647016471164721647316474164751647616477164781647916480164811648216483164841648516486164871648816489164901649116492164931649416495164961649716498164991650016501165021650316504165051650616507165081650916510165111651216513165141651516516165171651816519165201652116522165231652416525165261652716528165291653016531165321653316534165351653616537165381653916540165411654216543165441654516546165471654816549165501655116552165531655416555165561655716558165591656016561165621656316564165651656616567165681656916570165711657216573165741657516576165771657816579165801658116582165831658416585165861658716588165891659016591165921659316594165951659616597165981659916600166011660216603166041660516606166071660816609166101661116612166131661416615166161661716618166191662016621166221662316624166251662616627166281662916630166311663216633166341663516636166371663816639166401664116642166431664416645166461664716648166491665016651166521665316654166551665616657166581665916660166611666216663166641666516666166671666816669166701667116672166731667416675166761667716678166791668016681166821668316684166851668616687166881668916690166911669216693166941669516696166971669816699167001670116702167031670416705167061670716708167091671016711167121671316714167151671616717167181671916720167211672216723167241672516726167271672816729167301673116732167331673416735167361673716738167391674016741167421674316744167451674616747167481674916750167511675216753167541675516756167571675816759167601676116762167631676416765167661676716768167691677016771167721677316774167751677616777167781677916780167811678216783167841678516786167871678816789167901679116792167931679416795167961679716798167991680016801168021680316804168051680616807168081680916810168111681216813168141681516816168171681816819168201682116822168231682416825168261682716828168291683016831168321683316834168351683616837168381683916840168411684216843168441684516846168471684816849168501685116852168531685416855168561685716858168591686016861168621686316864168651686616867168681686916870168711687216873168741687516876168771687816879168801688116882168831688416885168861688716888168891689016891168921689316894168951689616897168981689916900169011690216903169041690516906169071690816909169101691116912169131691416915169161691716918169191692016921169221692316924169251692616927169281692916930169311693216933169341693516936169371693816939169401694116942169431694416945169461694716948169491695016951169521695316954169551695616957169581695916960169611696216963169641696516966169671696816969169701697116972169731697416975169761697716978169791698016981169821698316984169851698616987169881698916990169911699216993169941699516996169971699816999170001700117002170031700417005170061700717008170091701017011170121701317014170151701617017170181701917020170211702217023170241702517026170271702817029170301703117032170331703417035170361703717038170391704017041170421704317044170451704617047170481704917050170511705217053170541705517056170571705817059170601706117062170631706417065170661706717068170691707017071170721707317074170751707617077170781707917080170811708217083170841708517086170871708817089170901709117092170931709417095170961709717098170991710017101171021710317104171051710617107171081710917110171111711217113171141711517116171171711817119171201712117122171231712417125171261712717128171291713017131171321713317134171351713617137171381713917140171411714217143171441714517146171471714817149171501715117152171531715417155171561715717158171591716017161171621716317164171651716617167171681716917170171711717217173171741717517176171771717817179171801718117182171831718417185171861718717188171891719017191171921719317194171951719617197171981719917200172011720217203172041720517206172071720817209172101721117212172131721417215172161721717218172191722017221172221722317224172251722617227172281722917230172311723217233172341723517236172371723817239172401724117242172431724417245172461724717248172491725017251172521725317254172551725617257172581725917260172611726217263172641726517266172671726817269172701727117272172731727417275172761727717278172791728017281172821728317284172851728617287172881728917290172911729217293172941729517296172971729817299173001730117302173031730417305173061730717308173091731017311173121731317314173151731617317173181731917320173211732217323173241732517326173271732817329173301733117332173331733417335173361733717338173391734017341173421734317344173451734617347173481734917350173511735217353173541735517356173571735817359173601736117362173631736417365173661736717368173691737017371173721737317374173751737617377173781737917380173811738217383173841738517386173871738817389173901739117392173931739417395173961739717398173991740017401174021740317404174051740617407174081740917410174111741217413174141741517416174171741817419174201742117422174231742417425174261742717428174291743017431174321743317434174351743617437174381743917440174411744217443174441744517446174471744817449174501745117452174531745417455174561745717458174591746017461174621746317464174651746617467174681746917470174711747217473174741747517476174771747817479174801748117482174831748417485174861748717488174891749017491174921749317494174951749617497174981749917500175011750217503175041750517506175071750817509175101751117512175131751417515175161751717518175191752017521175221752317524175251752617527175281752917530175311753217533175341753517536175371753817539175401754117542175431754417545175461754717548175491755017551175521755317554175551755617557175581755917560175611756217563175641756517566175671756817569175701757117572175731757417575175761757717578175791758017581175821758317584175851758617587175881758917590175911759217593175941759517596175971759817599176001760117602176031760417605176061760717608176091761017611176121761317614176151761617617176181761917620176211762217623176241762517626176271762817629176301763117632176331763417635176361763717638176391764017641176421764317644176451764617647176481764917650176511765217653176541765517656176571765817659176601766117662176631766417665176661766717668176691767017671176721767317674176751767617677176781767917680176811768217683176841768517686176871768817689176901769117692176931769417695176961769717698176991770017701177021770317704177051770617707177081770917710177111771217713177141771517716177171771817719177201772117722177231772417725177261772717728177291773017731177321773317734177351773617737177381773917740177411774217743177441774517746177471774817749177501775117752177531775417755177561775717758177591776017761177621776317764177651776617767177681776917770177711777217773177741777517776177771777817779177801778117782177831778417785177861778717788177891779017791177921779317794177951779617797177981779917800178011780217803178041780517806178071780817809178101781117812178131781417815178161781717818178191782017821178221782317824178251782617827178281782917830178311783217833178341783517836178371783817839178401784117842178431784417845178461784717848178491785017851178521785317854178551785617857178581785917860178611786217863178641786517866178671786817869178701787117872178731787417875178761787717878178791788017881178821788317884178851788617887178881788917890178911789217893178941789517896178971789817899179001790117902179031790417905179061790717908179091791017911179121791317914179151791617917179181791917920179211792217923179241792517926179271792817929179301793117932179331793417935179361793717938179391794017941179421794317944179451794617947179481794917950179511795217953179541795517956179571795817959179601796117962179631796417965179661796717968179691797017971179721797317974179751797617977179781797917980179811798217983179841798517986179871798817989179901799117992179931799417995179961799717998179991800018001180021800318004180051800618007180081800918010180111801218013180141801518016180171801818019180201802118022180231802418025180261802718028180291803018031180321803318034180351803618037180381803918040180411804218043180441804518046180471804818049180501805118052180531805418055180561805718058180591806018061180621806318064180651806618067180681806918070180711807218073180741807518076180771807818079180801808118082180831808418085180861808718088180891809018091180921809318094180951809618097180981809918100181011810218103181041810518106181071810818109181101811118112181131811418115181161811718118181191812018121181221812318124181251812618127181281812918130181311813218133181341813518136181371813818139181401814118142181431814418145181461814718148181491815018151181521815318154181551815618157181581815918160181611816218163181641816518166181671816818169181701817118172181731817418175181761817718178181791818018181181821818318184181851818618187181881818918190181911819218193181941819518196181971819818199182001820118202182031820418205182061820718208182091821018211182121821318214182151821618217182181821918220182211822218223182241822518226182271822818229182301823118232182331823418235182361823718238182391824018241182421824318244182451824618247182481824918250182511825218253182541825518256182571825818259182601826118262182631826418265182661826718268182691827018271182721827318274182751827618277182781827918280182811828218283182841828518286182871828818289182901829118292182931829418295182961829718298182991830018301183021830318304183051830618307183081830918310183111831218313183141831518316183171831818319183201832118322183231832418325183261832718328183291833018331183321833318334183351833618337183381833918340183411834218343183441834518346183471834818349183501835118352183531835418355183561835718358183591836018361183621836318364183651836618367183681836918370183711837218373183741837518376183771837818379183801838118382183831838418385183861838718388183891839018391183921839318394183951839618397183981839918400184011840218403184041840518406184071840818409184101841118412184131841418415184161841718418184191842018421184221842318424184251842618427184281842918430184311843218433184341843518436184371843818439184401844118442184431844418445184461844718448184491845018451184521845318454184551845618457184581845918460184611846218463184641846518466184671846818469184701847118472184731847418475184761847718478184791848018481184821848318484184851848618487184881848918490184911849218493184941849518496184971849818499185001850118502185031850418505185061850718508185091851018511185121851318514185151851618517185181851918520185211852218523185241852518526185271852818529185301853118532185331853418535185361853718538185391854018541185421854318544185451854618547185481854918550185511855218553185541855518556185571855818559185601856118562185631856418565185661856718568185691857018571185721857318574185751857618577185781857918580185811858218583185841858518586185871858818589185901859118592185931859418595185961859718598185991860018601186021860318604186051860618607186081860918610186111861218613186141861518616186171861818619186201862118622186231862418625186261862718628186291863018631186321863318634186351863618637186381863918640186411864218643186441864518646186471864818649186501865118652186531865418655186561865718658186591866018661186621866318664186651866618667186681866918670186711867218673186741867518676186771867818679186801868118682186831868418685186861868718688186891869018691186921869318694186951869618697186981869918700187011870218703187041870518706187071870818709187101871118712187131871418715187161871718718187191872018721187221872318724187251872618727187281872918730187311873218733187341873518736187371873818739187401874118742187431874418745187461874718748187491875018751187521875318754187551875618757187581875918760187611876218763187641876518766187671876818769187701877118772187731877418775187761877718778187791878018781187821878318784187851878618787187881878918790187911879218793187941879518796187971879818799188001880118802188031880418805188061880718808188091881018811188121881318814188151881618817188181881918820188211882218823188241882518826188271882818829188301883118832188331883418835188361883718838188391884018841188421884318844188451884618847188481884918850188511885218853188541885518856188571885818859188601886118862188631886418865188661886718868188691887018871188721887318874188751887618877188781887918880188811888218883188841888518886188871888818889188901889118892188931889418895188961889718898188991890018901189021890318904189051890618907189081890918910189111891218913189141891518916189171891818919189201892118922189231892418925189261892718928189291893018931189321893318934189351893618937189381893918940189411894218943189441894518946189471894818949189501895118952189531895418955189561895718958189591896018961189621896318964189651896618967189681896918970189711897218973189741897518976189771897818979189801898118982189831898418985189861898718988189891899018991189921899318994189951899618997189981899919000190011900219003190041900519006190071900819009190101901119012190131901419015190161901719018190191902019021190221902319024190251902619027190281902919030190311903219033190341903519036190371903819039190401904119042190431904419045190461904719048190491905019051190521905319054190551905619057190581905919060190611906219063190641906519066190671906819069190701907119072190731907419075190761907719078190791908019081190821908319084190851908619087190881908919090190911909219093190941909519096190971909819099191001910119102191031910419105191061910719108191091911019111191121911319114191151911619117191181911919120191211912219123191241912519126191271912819129191301913119132191331913419135191361913719138191391914019141191421914319144191451914619147191481914919150191511915219153191541915519156191571915819159191601916119162191631916419165191661916719168191691917019171191721917319174191751917619177191781917919180191811918219183191841918519186191871918819189191901919119192191931919419195191961919719198191991920019201192021920319204192051920619207192081920919210192111921219213192141921519216192171921819219192201922119222192231922419225192261922719228192291923019231192321923319234192351923619237192381923919240192411924219243192441924519246192471924819249192501925119252192531925419255192561925719258192591926019261192621926319264192651926619267192681926919270192711927219273192741927519276192771927819279192801928119282192831928419285192861928719288192891929019291192921929319294192951929619297192981929919300193011930219303193041930519306193071930819309193101931119312193131931419315193161931719318193191932019321193221932319324193251932619327193281932919330193311933219333193341933519336193371933819339193401934119342193431934419345193461934719348193491935019351193521935319354193551935619357193581935919360193611936219363193641936519366193671936819369193701937119372193731937419375193761937719378193791938019381193821938319384193851938619387193881938919390193911939219393193941939519396193971939819399194001940119402194031940419405194061940719408194091941019411194121941319414194151941619417194181941919420194211942219423194241942519426194271942819429194301943119432194331943419435194361943719438194391944019441194421944319444194451944619447194481944919450194511945219453194541945519456194571945819459194601946119462194631946419465194661946719468194691947019471194721947319474194751947619477194781947919480194811948219483
  1. /******************************************************************************
  2. *
  3. * Copyright(c) 2016 - 2018 Realtek Corporation. All rights reserved.
  4. *
  5. * This program is free software; you can redistribute it and/or modify it
  6. * under the terms of version 2 of the GNU General Public License as
  7. * published by the Free Software Foundation.
  8. *
  9. * This program is distributed in the hope that it will be useful, but WITHOUT
  10. * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  11. * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
  12. * more details.
  13. *
  14. ******************************************************************************/
  15. #ifndef __INC_HALMAC_BIT_8821C_H
  16. #define __INC_HALMAC_BIT_8821C_H
  17. #define CPU_OPT_WIDTH 0x1F
  18. /* 2 REG_NOT_VALID_8821C */
  19. /* 2 REG_SYS_ISO_CTRL_8821C */
  20. #define BIT_PWC_EV12V_8821C BIT(15)
  21. #define BIT_PWC_EV25V_8821C BIT(14)
  22. #define BIT_PA33V_EN_8821C BIT(13)
  23. #define BIT_PA12V_EN_8821C BIT(12)
  24. #define BIT_UA33V_EN_8821C BIT(11)
  25. #define BIT_UA12V_EN_8821C BIT(10)
  26. #define BIT_ISO_RFDIO_8821C BIT(9)
  27. #define BIT_ISO_EB2CORE_8821C BIT(8)
  28. #define BIT_ISO_DIOE_8821C BIT(7)
  29. #define BIT_ISO_WLPON2PP_8821C BIT(6)
  30. #define BIT_ISO_IP2MAC_WA2PP_8821C BIT(5)
  31. #define BIT_ISO_PD2CORE_8821C BIT(4)
  32. #define BIT_ISO_PA2PCIE_8821C BIT(3)
  33. #define BIT_ISO_UD2CORE_8821C BIT(2)
  34. #define BIT_ISO_UA2USB_8821C BIT(1)
  35. #define BIT_ISO_WD2PP_8821C BIT(0)
  36. /* 2 REG_SYS_FUNC_EN_8821C */
  37. #define BIT_FEN_MREGEN_8821C BIT(15)
  38. #define BIT_FEN_HWPDN_8821C BIT(14)
  39. #define BIT_EN_25_1_8821C BIT(13)
  40. #define BIT_FEN_ELDR_8821C BIT(12)
  41. #define BIT_FEN_DCORE_8821C BIT(11)
  42. #define BIT_FEN_CPUEN_8821C BIT(10)
  43. #define BIT_FEN_DIOE_8821C BIT(9)
  44. #define BIT_FEN_PCIED_8821C BIT(8)
  45. #define BIT_FEN_PPLL_8821C BIT(7)
  46. #define BIT_FEN_PCIEA_8821C BIT(6)
  47. #define BIT_FEN_DIO_PCIE_8821C BIT(5)
  48. #define BIT_FEN_USBD_8821C BIT(4)
  49. #define BIT_FEN_UPLL_8821C BIT(3)
  50. #define BIT_FEN_USBA_8821C BIT(2)
  51. #define BIT_FEN_BB_GLB_RSTN_8821C BIT(1)
  52. #define BIT_FEN_BBRSTB_8821C BIT(0)
  53. /* 2 REG_SYS_PW_CTRL_8821C */
  54. #define BIT_SOP_EABM_8821C BIT(31)
  55. #define BIT_SOP_ACKF_8821C BIT(30)
  56. #define BIT_SOP_ERCK_8821C BIT(29)
  57. #define BIT_SOP_ESWR_8821C BIT(28)
  58. #define BIT_SOP_PWMM_8821C BIT(27)
  59. #define BIT_SOP_EECK_8821C BIT(26)
  60. #define BIT_SOP_EXTL_8821C BIT(24)
  61. #define BIT_SYM_OP_RING_12M_8821C BIT(22)
  62. #define BIT_ROP_SWPR_8821C BIT(21)
  63. #define BIT_DIS_HW_LPLDM_8821C BIT(20)
  64. #define BIT_OPT_SWRST_WLMCU_8821C BIT(19)
  65. #define BIT_RDY_SYSPWR_8821C BIT(17)
  66. #define BIT_EN_WLON_8821C BIT(16)
  67. #define BIT_APDM_HPDN_8821C BIT(15)
  68. #define BIT_AFSM_PCIE_SUS_EN_8821C BIT(12)
  69. #define BIT_AFSM_WLSUS_EN_8821C BIT(11)
  70. #define BIT_APFM_SWLPS_8821C BIT(10)
  71. #define BIT_APFM_OFFMAC_8821C BIT(9)
  72. #define BIT_APFN_ONMAC_8821C BIT(8)
  73. #define BIT_CHIP_PDN_EN_8821C BIT(7)
  74. #define BIT_RDY_MACDIS_8821C BIT(6)
  75. #define BIT_RING_CLK_12M_EN_8821C BIT(4)
  76. #define BIT_PFM_WOWL_8821C BIT(3)
  77. #define BIT_PFM_LDKP_8821C BIT(2)
  78. #define BIT_WL_HCI_ALD_8821C BIT(1)
  79. #define BIT_PFM_LDALL_8821C BIT(0)
  80. /* 2 REG_SYS_CLK_CTRL_8821C */
  81. #define BIT_LDO_DUMMY_8821C BIT(15)
  82. #define BIT_CPU_CLK_EN_8821C BIT(14)
  83. #define BIT_SYMREG_CLK_EN_8821C BIT(13)
  84. #define BIT_HCI_CLK_EN_8821C BIT(12)
  85. #define BIT_MAC_CLK_EN_8821C BIT(11)
  86. #define BIT_SEC_CLK_EN_8821C BIT(10)
  87. #define BIT_PHY_SSC_RSTB_8821C BIT(9)
  88. #define BIT_EXT_32K_EN_8821C BIT(8)
  89. #define BIT_WL_CLK_TEST_8821C BIT(7)
  90. #define BIT_OP_SPS_PWM_EN_8821C BIT(6)
  91. #define BIT_LOADER_CLK_EN_8821C BIT(5)
  92. #define BIT_MACSLP_8821C BIT(4)
  93. #define BIT_WAKEPAD_EN_8821C BIT(3)
  94. #define BIT_ROMD16V_EN_8821C BIT(2)
  95. #define BIT_CKANA12M_EN_8821C BIT(1)
  96. #define BIT_CNTD16V_EN_8821C BIT(0)
  97. /* 2 REG_SYS_EEPROM_CTRL_8821C */
  98. #define BIT_SHIFT_VPDIDX_8821C 8
  99. #define BIT_MASK_VPDIDX_8821C 0xff
  100. #define BIT_VPDIDX_8821C(x) \
  101. (((x) & BIT_MASK_VPDIDX_8821C) << BIT_SHIFT_VPDIDX_8821C)
  102. #define BITS_VPDIDX_8821C (BIT_MASK_VPDIDX_8821C << BIT_SHIFT_VPDIDX_8821C)
  103. #define BIT_CLEAR_VPDIDX_8821C(x) ((x) & (~BITS_VPDIDX_8821C))
  104. #define BIT_GET_VPDIDX_8821C(x) \
  105. (((x) >> BIT_SHIFT_VPDIDX_8821C) & BIT_MASK_VPDIDX_8821C)
  106. #define BIT_SET_VPDIDX_8821C(x, v) \
  107. (BIT_CLEAR_VPDIDX_8821C(x) | BIT_VPDIDX_8821C(v))
  108. #define BIT_SHIFT_EEM1_0_8821C 6
  109. #define BIT_MASK_EEM1_0_8821C 0x3
  110. #define BIT_EEM1_0_8821C(x) \
  111. (((x) & BIT_MASK_EEM1_0_8821C) << BIT_SHIFT_EEM1_0_8821C)
  112. #define BITS_EEM1_0_8821C (BIT_MASK_EEM1_0_8821C << BIT_SHIFT_EEM1_0_8821C)
  113. #define BIT_CLEAR_EEM1_0_8821C(x) ((x) & (~BITS_EEM1_0_8821C))
  114. #define BIT_GET_EEM1_0_8821C(x) \
  115. (((x) >> BIT_SHIFT_EEM1_0_8821C) & BIT_MASK_EEM1_0_8821C)
  116. #define BIT_SET_EEM1_0_8821C(x, v) \
  117. (BIT_CLEAR_EEM1_0_8821C(x) | BIT_EEM1_0_8821C(v))
  118. #define BIT_AUTOLOAD_SUS_8821C BIT(5)
  119. #define BIT_EERPOMSEL_8821C BIT(4)
  120. #define BIT_EECS_V1_8821C BIT(3)
  121. #define BIT_EESK_V1_8821C BIT(2)
  122. #define BIT_EEDI_V1_8821C BIT(1)
  123. #define BIT_EEDO_V1_8821C BIT(0)
  124. /* 2 REG_EE_VPD_8821C */
  125. #define BIT_SHIFT_VPD_DATA_8821C 0
  126. #define BIT_MASK_VPD_DATA_8821C 0xffffffffL
  127. #define BIT_VPD_DATA_8821C(x) \
  128. (((x) & BIT_MASK_VPD_DATA_8821C) << BIT_SHIFT_VPD_DATA_8821C)
  129. #define BITS_VPD_DATA_8821C \
  130. (BIT_MASK_VPD_DATA_8821C << BIT_SHIFT_VPD_DATA_8821C)
  131. #define BIT_CLEAR_VPD_DATA_8821C(x) ((x) & (~BITS_VPD_DATA_8821C))
  132. #define BIT_GET_VPD_DATA_8821C(x) \
  133. (((x) >> BIT_SHIFT_VPD_DATA_8821C) & BIT_MASK_VPD_DATA_8821C)
  134. #define BIT_SET_VPD_DATA_8821C(x, v) \
  135. (BIT_CLEAR_VPD_DATA_8821C(x) | BIT_VPD_DATA_8821C(v))
  136. /* 2 REG_SYS_SWR_CTRL1_8821C */
  137. #define BIT_C2_L_BIT0_8821C BIT(31)
  138. #define BIT_SHIFT_C1_L_8821C 29
  139. #define BIT_MASK_C1_L_8821C 0x3
  140. #define BIT_C1_L_8821C(x) (((x) & BIT_MASK_C1_L_8821C) << BIT_SHIFT_C1_L_8821C)
  141. #define BITS_C1_L_8821C (BIT_MASK_C1_L_8821C << BIT_SHIFT_C1_L_8821C)
  142. #define BIT_CLEAR_C1_L_8821C(x) ((x) & (~BITS_C1_L_8821C))
  143. #define BIT_GET_C1_L_8821C(x) \
  144. (((x) >> BIT_SHIFT_C1_L_8821C) & BIT_MASK_C1_L_8821C)
  145. #define BIT_SET_C1_L_8821C(x, v) (BIT_CLEAR_C1_L_8821C(x) | BIT_C1_L_8821C(v))
  146. #define BIT_SHIFT_REG_FREQ_L_8821C 25
  147. #define BIT_MASK_REG_FREQ_L_8821C 0x7
  148. #define BIT_REG_FREQ_L_8821C(x) \
  149. (((x) & BIT_MASK_REG_FREQ_L_8821C) << BIT_SHIFT_REG_FREQ_L_8821C)
  150. #define BITS_REG_FREQ_L_8821C \
  151. (BIT_MASK_REG_FREQ_L_8821C << BIT_SHIFT_REG_FREQ_L_8821C)
  152. #define BIT_CLEAR_REG_FREQ_L_8821C(x) ((x) & (~BITS_REG_FREQ_L_8821C))
  153. #define BIT_GET_REG_FREQ_L_8821C(x) \
  154. (((x) >> BIT_SHIFT_REG_FREQ_L_8821C) & BIT_MASK_REG_FREQ_L_8821C)
  155. #define BIT_SET_REG_FREQ_L_8821C(x, v) \
  156. (BIT_CLEAR_REG_FREQ_L_8821C(x) | BIT_REG_FREQ_L_8821C(v))
  157. #define BIT_REG_EN_DUTY_8821C BIT(24)
  158. #define BIT_SHIFT_REG_MODE_8821C 22
  159. #define BIT_MASK_REG_MODE_8821C 0x3
  160. #define BIT_REG_MODE_8821C(x) \
  161. (((x) & BIT_MASK_REG_MODE_8821C) << BIT_SHIFT_REG_MODE_8821C)
  162. #define BITS_REG_MODE_8821C \
  163. (BIT_MASK_REG_MODE_8821C << BIT_SHIFT_REG_MODE_8821C)
  164. #define BIT_CLEAR_REG_MODE_8821C(x) ((x) & (~BITS_REG_MODE_8821C))
  165. #define BIT_GET_REG_MODE_8821C(x) \
  166. (((x) >> BIT_SHIFT_REG_MODE_8821C) & BIT_MASK_REG_MODE_8821C)
  167. #define BIT_SET_REG_MODE_8821C(x, v) \
  168. (BIT_CLEAR_REG_MODE_8821C(x) | BIT_REG_MODE_8821C(v))
  169. #define BIT_REG_EN_SP_8821C BIT(21)
  170. #define BIT_REG_AUTO_L_8821C BIT(20)
  171. #define BIT_SW18_SELD_BIT0_8821C BIT(19)
  172. #define BIT_SW18_POWOCP_8821C BIT(18)
  173. #define BIT_SHIFT_OCP_L1_8821C 15
  174. #define BIT_MASK_OCP_L1_8821C 0x7
  175. #define BIT_OCP_L1_8821C(x) \
  176. (((x) & BIT_MASK_OCP_L1_8821C) << BIT_SHIFT_OCP_L1_8821C)
  177. #define BITS_OCP_L1_8821C (BIT_MASK_OCP_L1_8821C << BIT_SHIFT_OCP_L1_8821C)
  178. #define BIT_CLEAR_OCP_L1_8821C(x) ((x) & (~BITS_OCP_L1_8821C))
  179. #define BIT_GET_OCP_L1_8821C(x) \
  180. (((x) >> BIT_SHIFT_OCP_L1_8821C) & BIT_MASK_OCP_L1_8821C)
  181. #define BIT_SET_OCP_L1_8821C(x, v) \
  182. (BIT_CLEAR_OCP_L1_8821C(x) | BIT_OCP_L1_8821C(v))
  183. #define BIT_SHIFT_CF_L_8821C 13
  184. #define BIT_MASK_CF_L_8821C 0x3
  185. #define BIT_CF_L_8821C(x) (((x) & BIT_MASK_CF_L_8821C) << BIT_SHIFT_CF_L_8821C)
  186. #define BITS_CF_L_8821C (BIT_MASK_CF_L_8821C << BIT_SHIFT_CF_L_8821C)
  187. #define BIT_CLEAR_CF_L_8821C(x) ((x) & (~BITS_CF_L_8821C))
  188. #define BIT_GET_CF_L_8821C(x) \
  189. (((x) >> BIT_SHIFT_CF_L_8821C) & BIT_MASK_CF_L_8821C)
  190. #define BIT_SET_CF_L_8821C(x, v) (BIT_CLEAR_CF_L_8821C(x) | BIT_CF_L_8821C(v))
  191. #define BIT_SW18_FPWM_8821C BIT(11)
  192. #define BIT_SW18_SWEN_8821C BIT(9)
  193. #define BIT_SW18_LDEN_8821C BIT(8)
  194. #define BIT_MAC_ID_EN_8821C BIT(7)
  195. #define BIT_AFE_BGEN_8821C BIT(0)
  196. /* 2 REG_SYS_SWR_CTRL2_8821C */
  197. #define BIT_POW_ZCD_L_8821C BIT(31)
  198. #define BIT_AUTOZCD_L_8821C BIT(30)
  199. #define BIT_SHIFT_REG_DELAY_8821C 28
  200. #define BIT_MASK_REG_DELAY_8821C 0x3
  201. #define BIT_REG_DELAY_8821C(x) \
  202. (((x) & BIT_MASK_REG_DELAY_8821C) << BIT_SHIFT_REG_DELAY_8821C)
  203. #define BITS_REG_DELAY_8821C \
  204. (BIT_MASK_REG_DELAY_8821C << BIT_SHIFT_REG_DELAY_8821C)
  205. #define BIT_CLEAR_REG_DELAY_8821C(x) ((x) & (~BITS_REG_DELAY_8821C))
  206. #define BIT_GET_REG_DELAY_8821C(x) \
  207. (((x) >> BIT_SHIFT_REG_DELAY_8821C) & BIT_MASK_REG_DELAY_8821C)
  208. #define BIT_SET_REG_DELAY_8821C(x, v) \
  209. (BIT_CLEAR_REG_DELAY_8821C(x) | BIT_REG_DELAY_8821C(v))
  210. #define BIT_SHIFT_V15ADJ_L1_V1_8821C 24
  211. #define BIT_MASK_V15ADJ_L1_V1_8821C 0x7
  212. #define BIT_V15ADJ_L1_V1_8821C(x) \
  213. (((x) & BIT_MASK_V15ADJ_L1_V1_8821C) << BIT_SHIFT_V15ADJ_L1_V1_8821C)
  214. #define BITS_V15ADJ_L1_V1_8821C \
  215. (BIT_MASK_V15ADJ_L1_V1_8821C << BIT_SHIFT_V15ADJ_L1_V1_8821C)
  216. #define BIT_CLEAR_V15ADJ_L1_V1_8821C(x) ((x) & (~BITS_V15ADJ_L1_V1_8821C))
  217. #define BIT_GET_V15ADJ_L1_V1_8821C(x) \
  218. (((x) >> BIT_SHIFT_V15ADJ_L1_V1_8821C) & BIT_MASK_V15ADJ_L1_V1_8821C)
  219. #define BIT_SET_V15ADJ_L1_V1_8821C(x, v) \
  220. (BIT_CLEAR_V15ADJ_L1_V1_8821C(x) | BIT_V15ADJ_L1_V1_8821C(v))
  221. #define BIT_SHIFT_VOL_L1_V1_8821C 20
  222. #define BIT_MASK_VOL_L1_V1_8821C 0xf
  223. #define BIT_VOL_L1_V1_8821C(x) \
  224. (((x) & BIT_MASK_VOL_L1_V1_8821C) << BIT_SHIFT_VOL_L1_V1_8821C)
  225. #define BITS_VOL_L1_V1_8821C \
  226. (BIT_MASK_VOL_L1_V1_8821C << BIT_SHIFT_VOL_L1_V1_8821C)
  227. #define BIT_CLEAR_VOL_L1_V1_8821C(x) ((x) & (~BITS_VOL_L1_V1_8821C))
  228. #define BIT_GET_VOL_L1_V1_8821C(x) \
  229. (((x) >> BIT_SHIFT_VOL_L1_V1_8821C) & BIT_MASK_VOL_L1_V1_8821C)
  230. #define BIT_SET_VOL_L1_V1_8821C(x, v) \
  231. (BIT_CLEAR_VOL_L1_V1_8821C(x) | BIT_VOL_L1_V1_8821C(v))
  232. #define BIT_SHIFT_IN_L1_V1_8821C 17
  233. #define BIT_MASK_IN_L1_V1_8821C 0x7
  234. #define BIT_IN_L1_V1_8821C(x) \
  235. (((x) & BIT_MASK_IN_L1_V1_8821C) << BIT_SHIFT_IN_L1_V1_8821C)
  236. #define BITS_IN_L1_V1_8821C \
  237. (BIT_MASK_IN_L1_V1_8821C << BIT_SHIFT_IN_L1_V1_8821C)
  238. #define BIT_CLEAR_IN_L1_V1_8821C(x) ((x) & (~BITS_IN_L1_V1_8821C))
  239. #define BIT_GET_IN_L1_V1_8821C(x) \
  240. (((x) >> BIT_SHIFT_IN_L1_V1_8821C) & BIT_MASK_IN_L1_V1_8821C)
  241. #define BIT_SET_IN_L1_V1_8821C(x, v) \
  242. (BIT_CLEAR_IN_L1_V1_8821C(x) | BIT_IN_L1_V1_8821C(v))
  243. #define BIT_SHIFT_TBOX_L1_8821C 15
  244. #define BIT_MASK_TBOX_L1_8821C 0x3
  245. #define BIT_TBOX_L1_8821C(x) \
  246. (((x) & BIT_MASK_TBOX_L1_8821C) << BIT_SHIFT_TBOX_L1_8821C)
  247. #define BITS_TBOX_L1_8821C (BIT_MASK_TBOX_L1_8821C << BIT_SHIFT_TBOX_L1_8821C)
  248. #define BIT_CLEAR_TBOX_L1_8821C(x) ((x) & (~BITS_TBOX_L1_8821C))
  249. #define BIT_GET_TBOX_L1_8821C(x) \
  250. (((x) >> BIT_SHIFT_TBOX_L1_8821C) & BIT_MASK_TBOX_L1_8821C)
  251. #define BIT_SET_TBOX_L1_8821C(x, v) \
  252. (BIT_CLEAR_TBOX_L1_8821C(x) | BIT_TBOX_L1_8821C(v))
  253. #define BIT_SW18_SEL_8821C BIT(13)
  254. /* 2 REG_NOT_VALID_8821C */
  255. #define BIT_SW18_SD_8821C BIT(10)
  256. #define BIT_SHIFT_R3_L_8821C 7
  257. #define BIT_MASK_R3_L_8821C 0x3
  258. #define BIT_R3_L_8821C(x) (((x) & BIT_MASK_R3_L_8821C) << BIT_SHIFT_R3_L_8821C)
  259. #define BITS_R3_L_8821C (BIT_MASK_R3_L_8821C << BIT_SHIFT_R3_L_8821C)
  260. #define BIT_CLEAR_R3_L_8821C(x) ((x) & (~BITS_R3_L_8821C))
  261. #define BIT_GET_R3_L_8821C(x) \
  262. (((x) >> BIT_SHIFT_R3_L_8821C) & BIT_MASK_R3_L_8821C)
  263. #define BIT_SET_R3_L_8821C(x, v) (BIT_CLEAR_R3_L_8821C(x) | BIT_R3_L_8821C(v))
  264. #define BIT_SHIFT_SW18_R2_8821C 5
  265. #define BIT_MASK_SW18_R2_8821C 0x3
  266. #define BIT_SW18_R2_8821C(x) \
  267. (((x) & BIT_MASK_SW18_R2_8821C) << BIT_SHIFT_SW18_R2_8821C)
  268. #define BITS_SW18_R2_8821C (BIT_MASK_SW18_R2_8821C << BIT_SHIFT_SW18_R2_8821C)
  269. #define BIT_CLEAR_SW18_R2_8821C(x) ((x) & (~BITS_SW18_R2_8821C))
  270. #define BIT_GET_SW18_R2_8821C(x) \
  271. (((x) >> BIT_SHIFT_SW18_R2_8821C) & BIT_MASK_SW18_R2_8821C)
  272. #define BIT_SET_SW18_R2_8821C(x, v) \
  273. (BIT_CLEAR_SW18_R2_8821C(x) | BIT_SW18_R2_8821C(v))
  274. #define BIT_SHIFT_SW18_R1_8821C 3
  275. #define BIT_MASK_SW18_R1_8821C 0x3
  276. #define BIT_SW18_R1_8821C(x) \
  277. (((x) & BIT_MASK_SW18_R1_8821C) << BIT_SHIFT_SW18_R1_8821C)
  278. #define BITS_SW18_R1_8821C (BIT_MASK_SW18_R1_8821C << BIT_SHIFT_SW18_R1_8821C)
  279. #define BIT_CLEAR_SW18_R1_8821C(x) ((x) & (~BITS_SW18_R1_8821C))
  280. #define BIT_GET_SW18_R1_8821C(x) \
  281. (((x) >> BIT_SHIFT_SW18_R1_8821C) & BIT_MASK_SW18_R1_8821C)
  282. #define BIT_SET_SW18_R1_8821C(x, v) \
  283. (BIT_CLEAR_SW18_R1_8821C(x) | BIT_SW18_R1_8821C(v))
  284. #define BIT_SHIFT_C3_L_C3_8821C 1
  285. #define BIT_MASK_C3_L_C3_8821C 0x3
  286. #define BIT_C3_L_C3_8821C(x) \
  287. (((x) & BIT_MASK_C3_L_C3_8821C) << BIT_SHIFT_C3_L_C3_8821C)
  288. #define BITS_C3_L_C3_8821C (BIT_MASK_C3_L_C3_8821C << BIT_SHIFT_C3_L_C3_8821C)
  289. #define BIT_CLEAR_C3_L_C3_8821C(x) ((x) & (~BITS_C3_L_C3_8821C))
  290. #define BIT_GET_C3_L_C3_8821C(x) \
  291. (((x) >> BIT_SHIFT_C3_L_C3_8821C) & BIT_MASK_C3_L_C3_8821C)
  292. #define BIT_SET_C3_L_C3_8821C(x, v) \
  293. (BIT_CLEAR_C3_L_C3_8821C(x) | BIT_C3_L_C3_8821C(v))
  294. #define BIT_C2_L_BIT1_8821C BIT(0)
  295. /* 2 REG_SYS_SWR_CTRL3_8821C */
  296. #define BIT_SPS18_OCP_DIS_8821C BIT(31)
  297. #define BIT_SHIFT_SPS18_OCP_TH_8821C 16
  298. #define BIT_MASK_SPS18_OCP_TH_8821C 0x7fff
  299. #define BIT_SPS18_OCP_TH_8821C(x) \
  300. (((x) & BIT_MASK_SPS18_OCP_TH_8821C) << BIT_SHIFT_SPS18_OCP_TH_8821C)
  301. #define BITS_SPS18_OCP_TH_8821C \
  302. (BIT_MASK_SPS18_OCP_TH_8821C << BIT_SHIFT_SPS18_OCP_TH_8821C)
  303. #define BIT_CLEAR_SPS18_OCP_TH_8821C(x) ((x) & (~BITS_SPS18_OCP_TH_8821C))
  304. #define BIT_GET_SPS18_OCP_TH_8821C(x) \
  305. (((x) >> BIT_SHIFT_SPS18_OCP_TH_8821C) & BIT_MASK_SPS18_OCP_TH_8821C)
  306. #define BIT_SET_SPS18_OCP_TH_8821C(x, v) \
  307. (BIT_CLEAR_SPS18_OCP_TH_8821C(x) | BIT_SPS18_OCP_TH_8821C(v))
  308. #define BIT_SHIFT_OCP_WINDOW_8821C 0
  309. #define BIT_MASK_OCP_WINDOW_8821C 0xffff
  310. #define BIT_OCP_WINDOW_8821C(x) \
  311. (((x) & BIT_MASK_OCP_WINDOW_8821C) << BIT_SHIFT_OCP_WINDOW_8821C)
  312. #define BITS_OCP_WINDOW_8821C \
  313. (BIT_MASK_OCP_WINDOW_8821C << BIT_SHIFT_OCP_WINDOW_8821C)
  314. #define BIT_CLEAR_OCP_WINDOW_8821C(x) ((x) & (~BITS_OCP_WINDOW_8821C))
  315. #define BIT_GET_OCP_WINDOW_8821C(x) \
  316. (((x) >> BIT_SHIFT_OCP_WINDOW_8821C) & BIT_MASK_OCP_WINDOW_8821C)
  317. #define BIT_SET_OCP_WINDOW_8821C(x, v) \
  318. (BIT_CLEAR_OCP_WINDOW_8821C(x) | BIT_OCP_WINDOW_8821C(v))
  319. /* 2 REG_RSV_CTRL_8821C */
  320. #define BIT_HREG_DBG_8821C BIT(23)
  321. #define BIT_WLMCUIOIF_8821C BIT(8)
  322. #define BIT_LOCK_ALL_EN_8821C BIT(7)
  323. #define BIT_R_DIS_PRST_8821C BIT(6)
  324. #define BIT_WLOCK_1C_B6_8821C BIT(5)
  325. #define BIT_WLOCK_40_8821C BIT(4)
  326. #define BIT_WLOCK_08_8821C BIT(3)
  327. #define BIT_WLOCK_04_8821C BIT(2)
  328. #define BIT_WLOCK_00_8821C BIT(1)
  329. #define BIT_WLOCK_ALL_8821C BIT(0)
  330. /* 2 REG_RF_CTRL_8821C */
  331. #define BIT_RF_SDMRSTB_8821C BIT(2)
  332. #define BIT_RF_RSTB_8821C BIT(1)
  333. #define BIT_RF_EN_8821C BIT(0)
  334. /* 2 REG_AFE_LDO_CTRL_8821C */
  335. #define BIT_SHIFT_LPLDH12_RSV_8821C 29
  336. #define BIT_MASK_LPLDH12_RSV_8821C 0x7
  337. #define BIT_LPLDH12_RSV_8821C(x) \
  338. (((x) & BIT_MASK_LPLDH12_RSV_8821C) << BIT_SHIFT_LPLDH12_RSV_8821C)
  339. #define BITS_LPLDH12_RSV_8821C \
  340. (BIT_MASK_LPLDH12_RSV_8821C << BIT_SHIFT_LPLDH12_RSV_8821C)
  341. #define BIT_CLEAR_LPLDH12_RSV_8821C(x) ((x) & (~BITS_LPLDH12_RSV_8821C))
  342. #define BIT_GET_LPLDH12_RSV_8821C(x) \
  343. (((x) >> BIT_SHIFT_LPLDH12_RSV_8821C) & BIT_MASK_LPLDH12_RSV_8821C)
  344. #define BIT_SET_LPLDH12_RSV_8821C(x, v) \
  345. (BIT_CLEAR_LPLDH12_RSV_8821C(x) | BIT_LPLDH12_RSV_8821C(v))
  346. #define BIT_LPLDH12_SLP_8821C BIT(28)
  347. #define BIT_SHIFT_LPLDH12_VADJ_8821C 24
  348. #define BIT_MASK_LPLDH12_VADJ_8821C 0xf
  349. #define BIT_LPLDH12_VADJ_8821C(x) \
  350. (((x) & BIT_MASK_LPLDH12_VADJ_8821C) << BIT_SHIFT_LPLDH12_VADJ_8821C)
  351. #define BITS_LPLDH12_VADJ_8821C \
  352. (BIT_MASK_LPLDH12_VADJ_8821C << BIT_SHIFT_LPLDH12_VADJ_8821C)
  353. #define BIT_CLEAR_LPLDH12_VADJ_8821C(x) ((x) & (~BITS_LPLDH12_VADJ_8821C))
  354. #define BIT_GET_LPLDH12_VADJ_8821C(x) \
  355. (((x) >> BIT_SHIFT_LPLDH12_VADJ_8821C) & BIT_MASK_LPLDH12_VADJ_8821C)
  356. #define BIT_SET_LPLDH12_VADJ_8821C(x, v) \
  357. (BIT_CLEAR_LPLDH12_VADJ_8821C(x) | BIT_LPLDH12_VADJ_8821C(v))
  358. #define BIT_PCIE_CALIB_EN_8821C BIT(17)
  359. #define BIT_LDH12_EN_8821C BIT(16)
  360. #define BIT_WLBBOFF_BIG_PWC_EN_8821C BIT(14)
  361. #define BIT_WLBBOFF_SMALL_PWC_EN_8821C BIT(13)
  362. #define BIT_WLMACOFF_BIG_PWC_EN_8821C BIT(12)
  363. #define BIT_WLPON_PWC_EN_8821C BIT(11)
  364. #define BIT_POW_REGU_P1_8821C BIT(10)
  365. #define BIT_LDOV12W_EN_8821C BIT(8)
  366. #define BIT_EX_XTAL_DRV_DIGI_8821C BIT(7)
  367. #define BIT_EX_XTAL_DRV_USB_8821C BIT(6)
  368. #define BIT_EX_XTAL_DRV_AFE_8821C BIT(5)
  369. #define BIT_EX_XTAL_DRV_RF2_8821C BIT(4)
  370. #define BIT_EX_XTAL_DRV_RF1_8821C BIT(3)
  371. #define BIT_POW_REGU_P0_8821C BIT(2)
  372. /* 2 REG_NOT_VALID_8821C */
  373. #define BIT_POW_PLL_LDO_8821C BIT(0)
  374. /* 2 REG_AFE_CTRL1_8821C */
  375. #define BIT_AGPIO_GPE_8821C BIT(31)
  376. #define BIT_SHIFT_XTAL_CAP_XI_8821C 25
  377. #define BIT_MASK_XTAL_CAP_XI_8821C 0x3f
  378. #define BIT_XTAL_CAP_XI_8821C(x) \
  379. (((x) & BIT_MASK_XTAL_CAP_XI_8821C) << BIT_SHIFT_XTAL_CAP_XI_8821C)
  380. #define BITS_XTAL_CAP_XI_8821C \
  381. (BIT_MASK_XTAL_CAP_XI_8821C << BIT_SHIFT_XTAL_CAP_XI_8821C)
  382. #define BIT_CLEAR_XTAL_CAP_XI_8821C(x) ((x) & (~BITS_XTAL_CAP_XI_8821C))
  383. #define BIT_GET_XTAL_CAP_XI_8821C(x) \
  384. (((x) >> BIT_SHIFT_XTAL_CAP_XI_8821C) & BIT_MASK_XTAL_CAP_XI_8821C)
  385. #define BIT_SET_XTAL_CAP_XI_8821C(x, v) \
  386. (BIT_CLEAR_XTAL_CAP_XI_8821C(x) | BIT_XTAL_CAP_XI_8821C(v))
  387. #define BIT_SHIFT_XTAL_DRV_DIGI_8821C 23
  388. #define BIT_MASK_XTAL_DRV_DIGI_8821C 0x3
  389. #define BIT_XTAL_DRV_DIGI_8821C(x) \
  390. (((x) & BIT_MASK_XTAL_DRV_DIGI_8821C) << BIT_SHIFT_XTAL_DRV_DIGI_8821C)
  391. #define BITS_XTAL_DRV_DIGI_8821C \
  392. (BIT_MASK_XTAL_DRV_DIGI_8821C << BIT_SHIFT_XTAL_DRV_DIGI_8821C)
  393. #define BIT_CLEAR_XTAL_DRV_DIGI_8821C(x) ((x) & (~BITS_XTAL_DRV_DIGI_8821C))
  394. #define BIT_GET_XTAL_DRV_DIGI_8821C(x) \
  395. (((x) >> BIT_SHIFT_XTAL_DRV_DIGI_8821C) & BIT_MASK_XTAL_DRV_DIGI_8821C)
  396. #define BIT_SET_XTAL_DRV_DIGI_8821C(x, v) \
  397. (BIT_CLEAR_XTAL_DRV_DIGI_8821C(x) | BIT_XTAL_DRV_DIGI_8821C(v))
  398. #define BIT_XTAL_DRV_USB_BIT1_8821C BIT(22)
  399. #define BIT_SHIFT_MAC_CLK_SEL_8821C 20
  400. #define BIT_MASK_MAC_CLK_SEL_8821C 0x3
  401. #define BIT_MAC_CLK_SEL_8821C(x) \
  402. (((x) & BIT_MASK_MAC_CLK_SEL_8821C) << BIT_SHIFT_MAC_CLK_SEL_8821C)
  403. #define BITS_MAC_CLK_SEL_8821C \
  404. (BIT_MASK_MAC_CLK_SEL_8821C << BIT_SHIFT_MAC_CLK_SEL_8821C)
  405. #define BIT_CLEAR_MAC_CLK_SEL_8821C(x) ((x) & (~BITS_MAC_CLK_SEL_8821C))
  406. #define BIT_GET_MAC_CLK_SEL_8821C(x) \
  407. (((x) >> BIT_SHIFT_MAC_CLK_SEL_8821C) & BIT_MASK_MAC_CLK_SEL_8821C)
  408. #define BIT_SET_MAC_CLK_SEL_8821C(x, v) \
  409. (BIT_CLEAR_MAC_CLK_SEL_8821C(x) | BIT_MAC_CLK_SEL_8821C(v))
  410. #define BIT_XTAL_DRV_USB_BIT0_8821C BIT(19)
  411. #define BIT_SHIFT_XTAL_DRV_AFE_8821C 17
  412. #define BIT_MASK_XTAL_DRV_AFE_8821C 0x3
  413. #define BIT_XTAL_DRV_AFE_8821C(x) \
  414. (((x) & BIT_MASK_XTAL_DRV_AFE_8821C) << BIT_SHIFT_XTAL_DRV_AFE_8821C)
  415. #define BITS_XTAL_DRV_AFE_8821C \
  416. (BIT_MASK_XTAL_DRV_AFE_8821C << BIT_SHIFT_XTAL_DRV_AFE_8821C)
  417. #define BIT_CLEAR_XTAL_DRV_AFE_8821C(x) ((x) & (~BITS_XTAL_DRV_AFE_8821C))
  418. #define BIT_GET_XTAL_DRV_AFE_8821C(x) \
  419. (((x) >> BIT_SHIFT_XTAL_DRV_AFE_8821C) & BIT_MASK_XTAL_DRV_AFE_8821C)
  420. #define BIT_SET_XTAL_DRV_AFE_8821C(x, v) \
  421. (BIT_CLEAR_XTAL_DRV_AFE_8821C(x) | BIT_XTAL_DRV_AFE_8821C(v))
  422. #define BIT_SHIFT_XTAL_DRV_RF2_8821C 15
  423. #define BIT_MASK_XTAL_DRV_RF2_8821C 0x3
  424. #define BIT_XTAL_DRV_RF2_8821C(x) \
  425. (((x) & BIT_MASK_XTAL_DRV_RF2_8821C) << BIT_SHIFT_XTAL_DRV_RF2_8821C)
  426. #define BITS_XTAL_DRV_RF2_8821C \
  427. (BIT_MASK_XTAL_DRV_RF2_8821C << BIT_SHIFT_XTAL_DRV_RF2_8821C)
  428. #define BIT_CLEAR_XTAL_DRV_RF2_8821C(x) ((x) & (~BITS_XTAL_DRV_RF2_8821C))
  429. #define BIT_GET_XTAL_DRV_RF2_8821C(x) \
  430. (((x) >> BIT_SHIFT_XTAL_DRV_RF2_8821C) & BIT_MASK_XTAL_DRV_RF2_8821C)
  431. #define BIT_SET_XTAL_DRV_RF2_8821C(x, v) \
  432. (BIT_CLEAR_XTAL_DRV_RF2_8821C(x) | BIT_XTAL_DRV_RF2_8821C(v))
  433. #define BIT_SHIFT_XTAL_DRV_RF1_8821C 13
  434. #define BIT_MASK_XTAL_DRV_RF1_8821C 0x3
  435. #define BIT_XTAL_DRV_RF1_8821C(x) \
  436. (((x) & BIT_MASK_XTAL_DRV_RF1_8821C) << BIT_SHIFT_XTAL_DRV_RF1_8821C)
  437. #define BITS_XTAL_DRV_RF1_8821C \
  438. (BIT_MASK_XTAL_DRV_RF1_8821C << BIT_SHIFT_XTAL_DRV_RF1_8821C)
  439. #define BIT_CLEAR_XTAL_DRV_RF1_8821C(x) ((x) & (~BITS_XTAL_DRV_RF1_8821C))
  440. #define BIT_GET_XTAL_DRV_RF1_8821C(x) \
  441. (((x) >> BIT_SHIFT_XTAL_DRV_RF1_8821C) & BIT_MASK_XTAL_DRV_RF1_8821C)
  442. #define BIT_SET_XTAL_DRV_RF1_8821C(x, v) \
  443. (BIT_CLEAR_XTAL_DRV_RF1_8821C(x) | BIT_XTAL_DRV_RF1_8821C(v))
  444. #define BIT_XTAL_DELAY_DIGI_8821C BIT(12)
  445. #define BIT_XTAL_DELAY_USB_8821C BIT(11)
  446. #define BIT_XTAL_DELAY_AFE_8821C BIT(10)
  447. #define BIT_SHIFT_XTAL_LDO_VREF_8821C 7
  448. #define BIT_MASK_XTAL_LDO_VREF_8821C 0x7
  449. #define BIT_XTAL_LDO_VREF_8821C(x) \
  450. (((x) & BIT_MASK_XTAL_LDO_VREF_8821C) << BIT_SHIFT_XTAL_LDO_VREF_8821C)
  451. #define BITS_XTAL_LDO_VREF_8821C \
  452. (BIT_MASK_XTAL_LDO_VREF_8821C << BIT_SHIFT_XTAL_LDO_VREF_8821C)
  453. #define BIT_CLEAR_XTAL_LDO_VREF_8821C(x) ((x) & (~BITS_XTAL_LDO_VREF_8821C))
  454. #define BIT_GET_XTAL_LDO_VREF_8821C(x) \
  455. (((x) >> BIT_SHIFT_XTAL_LDO_VREF_8821C) & BIT_MASK_XTAL_LDO_VREF_8821C)
  456. #define BIT_SET_XTAL_LDO_VREF_8821C(x, v) \
  457. (BIT_CLEAR_XTAL_LDO_VREF_8821C(x) | BIT_XTAL_LDO_VREF_8821C(v))
  458. #define BIT_XTAL_XQSEL_RF_8821C BIT(6)
  459. #define BIT_XTAL_XQSEL_8821C BIT(5)
  460. #define BIT_SHIFT_XTAL_GMN_V2_8821C 3
  461. #define BIT_MASK_XTAL_GMN_V2_8821C 0x3
  462. #define BIT_XTAL_GMN_V2_8821C(x) \
  463. (((x) & BIT_MASK_XTAL_GMN_V2_8821C) << BIT_SHIFT_XTAL_GMN_V2_8821C)
  464. #define BITS_XTAL_GMN_V2_8821C \
  465. (BIT_MASK_XTAL_GMN_V2_8821C << BIT_SHIFT_XTAL_GMN_V2_8821C)
  466. #define BIT_CLEAR_XTAL_GMN_V2_8821C(x) ((x) & (~BITS_XTAL_GMN_V2_8821C))
  467. #define BIT_GET_XTAL_GMN_V2_8821C(x) \
  468. (((x) >> BIT_SHIFT_XTAL_GMN_V2_8821C) & BIT_MASK_XTAL_GMN_V2_8821C)
  469. #define BIT_SET_XTAL_GMN_V2_8821C(x, v) \
  470. (BIT_CLEAR_XTAL_GMN_V2_8821C(x) | BIT_XTAL_GMN_V2_8821C(v))
  471. #define BIT_SHIFT_XTAL_GMP_V2_8821C 1
  472. #define BIT_MASK_XTAL_GMP_V2_8821C 0x3
  473. #define BIT_XTAL_GMP_V2_8821C(x) \
  474. (((x) & BIT_MASK_XTAL_GMP_V2_8821C) << BIT_SHIFT_XTAL_GMP_V2_8821C)
  475. #define BITS_XTAL_GMP_V2_8821C \
  476. (BIT_MASK_XTAL_GMP_V2_8821C << BIT_SHIFT_XTAL_GMP_V2_8821C)
  477. #define BIT_CLEAR_XTAL_GMP_V2_8821C(x) ((x) & (~BITS_XTAL_GMP_V2_8821C))
  478. #define BIT_GET_XTAL_GMP_V2_8821C(x) \
  479. (((x) >> BIT_SHIFT_XTAL_GMP_V2_8821C) & BIT_MASK_XTAL_GMP_V2_8821C)
  480. #define BIT_SET_XTAL_GMP_V2_8821C(x, v) \
  481. (BIT_CLEAR_XTAL_GMP_V2_8821C(x) | BIT_XTAL_GMP_V2_8821C(v))
  482. #define BIT_XTAL_EN_8821C BIT(0)
  483. /* 2 REG_AFE_CTRL2_8821C */
  484. #define BIT_SHIFT_REG_C3_V4_8821C 30
  485. #define BIT_MASK_REG_C3_V4_8821C 0x3
  486. #define BIT_REG_C3_V4_8821C(x) \
  487. (((x) & BIT_MASK_REG_C3_V4_8821C) << BIT_SHIFT_REG_C3_V4_8821C)
  488. #define BITS_REG_C3_V4_8821C \
  489. (BIT_MASK_REG_C3_V4_8821C << BIT_SHIFT_REG_C3_V4_8821C)
  490. #define BIT_CLEAR_REG_C3_V4_8821C(x) ((x) & (~BITS_REG_C3_V4_8821C))
  491. #define BIT_GET_REG_C3_V4_8821C(x) \
  492. (((x) >> BIT_SHIFT_REG_C3_V4_8821C) & BIT_MASK_REG_C3_V4_8821C)
  493. #define BIT_SET_REG_C3_V4_8821C(x, v) \
  494. (BIT_CLEAR_REG_C3_V4_8821C(x) | BIT_REG_C3_V4_8821C(v))
  495. #define BIT_REG_CP_BIT1_8821C BIT(29)
  496. #define BIT_SHIFT_REG_RS_V4_8821C 26
  497. #define BIT_MASK_REG_RS_V4_8821C 0x7
  498. #define BIT_REG_RS_V4_8821C(x) \
  499. (((x) & BIT_MASK_REG_RS_V4_8821C) << BIT_SHIFT_REG_RS_V4_8821C)
  500. #define BITS_REG_RS_V4_8821C \
  501. (BIT_MASK_REG_RS_V4_8821C << BIT_SHIFT_REG_RS_V4_8821C)
  502. #define BIT_CLEAR_REG_RS_V4_8821C(x) ((x) & (~BITS_REG_RS_V4_8821C))
  503. #define BIT_GET_REG_RS_V4_8821C(x) \
  504. (((x) >> BIT_SHIFT_REG_RS_V4_8821C) & BIT_MASK_REG_RS_V4_8821C)
  505. #define BIT_SET_REG_RS_V4_8821C(x, v) \
  506. (BIT_CLEAR_REG_RS_V4_8821C(x) | BIT_REG_RS_V4_8821C(v))
  507. #define BIT_SHIFT_REG__CS_8821C 24
  508. #define BIT_MASK_REG__CS_8821C 0x3
  509. #define BIT_REG__CS_8821C(x) \
  510. (((x) & BIT_MASK_REG__CS_8821C) << BIT_SHIFT_REG__CS_8821C)
  511. #define BITS_REG__CS_8821C (BIT_MASK_REG__CS_8821C << BIT_SHIFT_REG__CS_8821C)
  512. #define BIT_CLEAR_REG__CS_8821C(x) ((x) & (~BITS_REG__CS_8821C))
  513. #define BIT_GET_REG__CS_8821C(x) \
  514. (((x) >> BIT_SHIFT_REG__CS_8821C) & BIT_MASK_REG__CS_8821C)
  515. #define BIT_SET_REG__CS_8821C(x, v) \
  516. (BIT_CLEAR_REG__CS_8821C(x) | BIT_REG__CS_8821C(v))
  517. #define BIT_SHIFT_REG_CP_OFFSET_8821C 21
  518. #define BIT_MASK_REG_CP_OFFSET_8821C 0x7
  519. #define BIT_REG_CP_OFFSET_8821C(x) \
  520. (((x) & BIT_MASK_REG_CP_OFFSET_8821C) << BIT_SHIFT_REG_CP_OFFSET_8821C)
  521. #define BITS_REG_CP_OFFSET_8821C \
  522. (BIT_MASK_REG_CP_OFFSET_8821C << BIT_SHIFT_REG_CP_OFFSET_8821C)
  523. #define BIT_CLEAR_REG_CP_OFFSET_8821C(x) ((x) & (~BITS_REG_CP_OFFSET_8821C))
  524. #define BIT_GET_REG_CP_OFFSET_8821C(x) \
  525. (((x) >> BIT_SHIFT_REG_CP_OFFSET_8821C) & BIT_MASK_REG_CP_OFFSET_8821C)
  526. #define BIT_SET_REG_CP_OFFSET_8821C(x, v) \
  527. (BIT_CLEAR_REG_CP_OFFSET_8821C(x) | BIT_REG_CP_OFFSET_8821C(v))
  528. #define BIT_SHIFT_CP_BIAS_8821C 18
  529. #define BIT_MASK_CP_BIAS_8821C 0x7
  530. #define BIT_CP_BIAS_8821C(x) \
  531. (((x) & BIT_MASK_CP_BIAS_8821C) << BIT_SHIFT_CP_BIAS_8821C)
  532. #define BITS_CP_BIAS_8821C (BIT_MASK_CP_BIAS_8821C << BIT_SHIFT_CP_BIAS_8821C)
  533. #define BIT_CLEAR_CP_BIAS_8821C(x) ((x) & (~BITS_CP_BIAS_8821C))
  534. #define BIT_GET_CP_BIAS_8821C(x) \
  535. (((x) >> BIT_SHIFT_CP_BIAS_8821C) & BIT_MASK_CP_BIAS_8821C)
  536. #define BIT_SET_CP_BIAS_8821C(x, v) \
  537. (BIT_CLEAR_CP_BIAS_8821C(x) | BIT_CP_BIAS_8821C(v))
  538. #define BIT_REG_IDOUBLE_V2_8821C BIT(17)
  539. #define BIT_EN_SYN_8821C BIT(16)
  540. #define BIT_SHIFT_MCCO_8821C 14
  541. #define BIT_MASK_MCCO_8821C 0x3
  542. #define BIT_MCCO_8821C(x) (((x) & BIT_MASK_MCCO_8821C) << BIT_SHIFT_MCCO_8821C)
  543. #define BITS_MCCO_8821C (BIT_MASK_MCCO_8821C << BIT_SHIFT_MCCO_8821C)
  544. #define BIT_CLEAR_MCCO_8821C(x) ((x) & (~BITS_MCCO_8821C))
  545. #define BIT_GET_MCCO_8821C(x) \
  546. (((x) >> BIT_SHIFT_MCCO_8821C) & BIT_MASK_MCCO_8821C)
  547. #define BIT_SET_MCCO_8821C(x, v) (BIT_CLEAR_MCCO_8821C(x) | BIT_MCCO_8821C(v))
  548. #define BIT_SHIFT_REG_LDO_SEL_8821C 12
  549. #define BIT_MASK_REG_LDO_SEL_8821C 0x3
  550. #define BIT_REG_LDO_SEL_8821C(x) \
  551. (((x) & BIT_MASK_REG_LDO_SEL_8821C) << BIT_SHIFT_REG_LDO_SEL_8821C)
  552. #define BITS_REG_LDO_SEL_8821C \
  553. (BIT_MASK_REG_LDO_SEL_8821C << BIT_SHIFT_REG_LDO_SEL_8821C)
  554. #define BIT_CLEAR_REG_LDO_SEL_8821C(x) ((x) & (~BITS_REG_LDO_SEL_8821C))
  555. #define BIT_GET_REG_LDO_SEL_8821C(x) \
  556. (((x) >> BIT_SHIFT_REG_LDO_SEL_8821C) & BIT_MASK_REG_LDO_SEL_8821C)
  557. #define BIT_SET_REG_LDO_SEL_8821C(x, v) \
  558. (BIT_CLEAR_REG_LDO_SEL_8821C(x) | BIT_REG_LDO_SEL_8821C(v))
  559. #define BIT_REG_KVCO_V2_8821C BIT(10)
  560. #define BIT_AGPIO_GPO_8821C BIT(9)
  561. #define BIT_SHIFT_AGPIO_DRV_8821C 7
  562. #define BIT_MASK_AGPIO_DRV_8821C 0x3
  563. #define BIT_AGPIO_DRV_8821C(x) \
  564. (((x) & BIT_MASK_AGPIO_DRV_8821C) << BIT_SHIFT_AGPIO_DRV_8821C)
  565. #define BITS_AGPIO_DRV_8821C \
  566. (BIT_MASK_AGPIO_DRV_8821C << BIT_SHIFT_AGPIO_DRV_8821C)
  567. #define BIT_CLEAR_AGPIO_DRV_8821C(x) ((x) & (~BITS_AGPIO_DRV_8821C))
  568. #define BIT_GET_AGPIO_DRV_8821C(x) \
  569. (((x) >> BIT_SHIFT_AGPIO_DRV_8821C) & BIT_MASK_AGPIO_DRV_8821C)
  570. #define BIT_SET_AGPIO_DRV_8821C(x, v) \
  571. (BIT_CLEAR_AGPIO_DRV_8821C(x) | BIT_AGPIO_DRV_8821C(v))
  572. #define BIT_SHIFT_XTAL_CAP_XO_8821C 1
  573. #define BIT_MASK_XTAL_CAP_XO_8821C 0x3f
  574. #define BIT_XTAL_CAP_XO_8821C(x) \
  575. (((x) & BIT_MASK_XTAL_CAP_XO_8821C) << BIT_SHIFT_XTAL_CAP_XO_8821C)
  576. #define BITS_XTAL_CAP_XO_8821C \
  577. (BIT_MASK_XTAL_CAP_XO_8821C << BIT_SHIFT_XTAL_CAP_XO_8821C)
  578. #define BIT_CLEAR_XTAL_CAP_XO_8821C(x) ((x) & (~BITS_XTAL_CAP_XO_8821C))
  579. #define BIT_GET_XTAL_CAP_XO_8821C(x) \
  580. (((x) >> BIT_SHIFT_XTAL_CAP_XO_8821C) & BIT_MASK_XTAL_CAP_XO_8821C)
  581. #define BIT_SET_XTAL_CAP_XO_8821C(x, v) \
  582. (BIT_CLEAR_XTAL_CAP_XO_8821C(x) | BIT_XTAL_CAP_XO_8821C(v))
  583. #define BIT_POW_PLL_8821C BIT(0)
  584. /* 2 REG_AFE_CTRL3_8821C */
  585. #define BIT_SHIFT_PS_8821C 7
  586. #define BIT_MASK_PS_8821C 0x7
  587. #define BIT_PS_8821C(x) (((x) & BIT_MASK_PS_8821C) << BIT_SHIFT_PS_8821C)
  588. #define BITS_PS_8821C (BIT_MASK_PS_8821C << BIT_SHIFT_PS_8821C)
  589. #define BIT_CLEAR_PS_8821C(x) ((x) & (~BITS_PS_8821C))
  590. #define BIT_GET_PS_8821C(x) (((x) >> BIT_SHIFT_PS_8821C) & BIT_MASK_PS_8821C)
  591. #define BIT_SET_PS_8821C(x, v) (BIT_CLEAR_PS_8821C(x) | BIT_PS_8821C(v))
  592. #define BIT_PSEN_8821C BIT(6)
  593. #define BIT_DOGENB_8821C BIT(5)
  594. #define BIT_REG_MBIAS_8821C BIT(4)
  595. #define BIT_SHIFT_REG_R3_V4_8821C 1
  596. #define BIT_MASK_REG_R3_V4_8821C 0x7
  597. #define BIT_REG_R3_V4_8821C(x) \
  598. (((x) & BIT_MASK_REG_R3_V4_8821C) << BIT_SHIFT_REG_R3_V4_8821C)
  599. #define BITS_REG_R3_V4_8821C \
  600. (BIT_MASK_REG_R3_V4_8821C << BIT_SHIFT_REG_R3_V4_8821C)
  601. #define BIT_CLEAR_REG_R3_V4_8821C(x) ((x) & (~BITS_REG_R3_V4_8821C))
  602. #define BIT_GET_REG_R3_V4_8821C(x) \
  603. (((x) >> BIT_SHIFT_REG_R3_V4_8821C) & BIT_MASK_REG_R3_V4_8821C)
  604. #define BIT_SET_REG_R3_V4_8821C(x, v) \
  605. (BIT_CLEAR_REG_R3_V4_8821C(x) | BIT_REG_R3_V4_8821C(v))
  606. #define BIT_REG_CP_BIT0_8821C BIT(0)
  607. /* 2 REG_EFUSE_CTRL_8821C */
  608. #define BIT_EF_FLAG_8821C BIT(31)
  609. #define BIT_SHIFT_EF_PGPD_8821C 28
  610. #define BIT_MASK_EF_PGPD_8821C 0x7
  611. #define BIT_EF_PGPD_8821C(x) \
  612. (((x) & BIT_MASK_EF_PGPD_8821C) << BIT_SHIFT_EF_PGPD_8821C)
  613. #define BITS_EF_PGPD_8821C (BIT_MASK_EF_PGPD_8821C << BIT_SHIFT_EF_PGPD_8821C)
  614. #define BIT_CLEAR_EF_PGPD_8821C(x) ((x) & (~BITS_EF_PGPD_8821C))
  615. #define BIT_GET_EF_PGPD_8821C(x) \
  616. (((x) >> BIT_SHIFT_EF_PGPD_8821C) & BIT_MASK_EF_PGPD_8821C)
  617. #define BIT_SET_EF_PGPD_8821C(x, v) \
  618. (BIT_CLEAR_EF_PGPD_8821C(x) | BIT_EF_PGPD_8821C(v))
  619. #define BIT_SHIFT_EF_RDT_8821C 24
  620. #define BIT_MASK_EF_RDT_8821C 0xf
  621. #define BIT_EF_RDT_8821C(x) \
  622. (((x) & BIT_MASK_EF_RDT_8821C) << BIT_SHIFT_EF_RDT_8821C)
  623. #define BITS_EF_RDT_8821C (BIT_MASK_EF_RDT_8821C << BIT_SHIFT_EF_RDT_8821C)
  624. #define BIT_CLEAR_EF_RDT_8821C(x) ((x) & (~BITS_EF_RDT_8821C))
  625. #define BIT_GET_EF_RDT_8821C(x) \
  626. (((x) >> BIT_SHIFT_EF_RDT_8821C) & BIT_MASK_EF_RDT_8821C)
  627. #define BIT_SET_EF_RDT_8821C(x, v) \
  628. (BIT_CLEAR_EF_RDT_8821C(x) | BIT_EF_RDT_8821C(v))
  629. #define BIT_SHIFT_EF_PGTS_8821C 20
  630. #define BIT_MASK_EF_PGTS_8821C 0xf
  631. #define BIT_EF_PGTS_8821C(x) \
  632. (((x) & BIT_MASK_EF_PGTS_8821C) << BIT_SHIFT_EF_PGTS_8821C)
  633. #define BITS_EF_PGTS_8821C (BIT_MASK_EF_PGTS_8821C << BIT_SHIFT_EF_PGTS_8821C)
  634. #define BIT_CLEAR_EF_PGTS_8821C(x) ((x) & (~BITS_EF_PGTS_8821C))
  635. #define BIT_GET_EF_PGTS_8821C(x) \
  636. (((x) >> BIT_SHIFT_EF_PGTS_8821C) & BIT_MASK_EF_PGTS_8821C)
  637. #define BIT_SET_EF_PGTS_8821C(x, v) \
  638. (BIT_CLEAR_EF_PGTS_8821C(x) | BIT_EF_PGTS_8821C(v))
  639. #define BIT_EF_PDWN_8821C BIT(19)
  640. #define BIT_EF_ALDEN_8821C BIT(18)
  641. #define BIT_SHIFT_EF_ADDR_8821C 8
  642. #define BIT_MASK_EF_ADDR_8821C 0x3ff
  643. #define BIT_EF_ADDR_8821C(x) \
  644. (((x) & BIT_MASK_EF_ADDR_8821C) << BIT_SHIFT_EF_ADDR_8821C)
  645. #define BITS_EF_ADDR_8821C (BIT_MASK_EF_ADDR_8821C << BIT_SHIFT_EF_ADDR_8821C)
  646. #define BIT_CLEAR_EF_ADDR_8821C(x) ((x) & (~BITS_EF_ADDR_8821C))
  647. #define BIT_GET_EF_ADDR_8821C(x) \
  648. (((x) >> BIT_SHIFT_EF_ADDR_8821C) & BIT_MASK_EF_ADDR_8821C)
  649. #define BIT_SET_EF_ADDR_8821C(x, v) \
  650. (BIT_CLEAR_EF_ADDR_8821C(x) | BIT_EF_ADDR_8821C(v))
  651. #define BIT_SHIFT_EF_DATA_8821C 0
  652. #define BIT_MASK_EF_DATA_8821C 0xff
  653. #define BIT_EF_DATA_8821C(x) \
  654. (((x) & BIT_MASK_EF_DATA_8821C) << BIT_SHIFT_EF_DATA_8821C)
  655. #define BITS_EF_DATA_8821C (BIT_MASK_EF_DATA_8821C << BIT_SHIFT_EF_DATA_8821C)
  656. #define BIT_CLEAR_EF_DATA_8821C(x) ((x) & (~BITS_EF_DATA_8821C))
  657. #define BIT_GET_EF_DATA_8821C(x) \
  658. (((x) >> BIT_SHIFT_EF_DATA_8821C) & BIT_MASK_EF_DATA_8821C)
  659. #define BIT_SET_EF_DATA_8821C(x, v) \
  660. (BIT_CLEAR_EF_DATA_8821C(x) | BIT_EF_DATA_8821C(v))
  661. /* 2 REG_LDO_EFUSE_CTRL_8821C */
  662. #define BIT_LDOE25_EN_8821C BIT(31)
  663. #define BIT_SHIFT_LDOE25_V12ADJ_L_8821C 27
  664. #define BIT_MASK_LDOE25_V12ADJ_L_8821C 0xf
  665. #define BIT_LDOE25_V12ADJ_L_8821C(x) \
  666. (((x) & BIT_MASK_LDOE25_V12ADJ_L_8821C) \
  667. << BIT_SHIFT_LDOE25_V12ADJ_L_8821C)
  668. #define BITS_LDOE25_V12ADJ_L_8821C \
  669. (BIT_MASK_LDOE25_V12ADJ_L_8821C << BIT_SHIFT_LDOE25_V12ADJ_L_8821C)
  670. #define BIT_CLEAR_LDOE25_V12ADJ_L_8821C(x) ((x) & (~BITS_LDOE25_V12ADJ_L_8821C))
  671. #define BIT_GET_LDOE25_V12ADJ_L_8821C(x) \
  672. (((x) >> BIT_SHIFT_LDOE25_V12ADJ_L_8821C) & \
  673. BIT_MASK_LDOE25_V12ADJ_L_8821C)
  674. #define BIT_SET_LDOE25_V12ADJ_L_8821C(x, v) \
  675. (BIT_CLEAR_LDOE25_V12ADJ_L_8821C(x) | BIT_LDOE25_V12ADJ_L_8821C(v))
  676. #define BIT_EF_CRES_SEL_8821C BIT(26)
  677. #define BIT_SHIFT_EF_SCAN_START_V1_8821C 16
  678. #define BIT_MASK_EF_SCAN_START_V1_8821C 0x3ff
  679. #define BIT_EF_SCAN_START_V1_8821C(x) \
  680. (((x) & BIT_MASK_EF_SCAN_START_V1_8821C) \
  681. << BIT_SHIFT_EF_SCAN_START_V1_8821C)
  682. #define BITS_EF_SCAN_START_V1_8821C \
  683. (BIT_MASK_EF_SCAN_START_V1_8821C << BIT_SHIFT_EF_SCAN_START_V1_8821C)
  684. #define BIT_CLEAR_EF_SCAN_START_V1_8821C(x) \
  685. ((x) & (~BITS_EF_SCAN_START_V1_8821C))
  686. #define BIT_GET_EF_SCAN_START_V1_8821C(x) \
  687. (((x) >> BIT_SHIFT_EF_SCAN_START_V1_8821C) & \
  688. BIT_MASK_EF_SCAN_START_V1_8821C)
  689. #define BIT_SET_EF_SCAN_START_V1_8821C(x, v) \
  690. (BIT_CLEAR_EF_SCAN_START_V1_8821C(x) | BIT_EF_SCAN_START_V1_8821C(v))
  691. #define BIT_SHIFT_EF_SCAN_END_8821C 12
  692. #define BIT_MASK_EF_SCAN_END_8821C 0xf
  693. #define BIT_EF_SCAN_END_8821C(x) \
  694. (((x) & BIT_MASK_EF_SCAN_END_8821C) << BIT_SHIFT_EF_SCAN_END_8821C)
  695. #define BITS_EF_SCAN_END_8821C \
  696. (BIT_MASK_EF_SCAN_END_8821C << BIT_SHIFT_EF_SCAN_END_8821C)
  697. #define BIT_CLEAR_EF_SCAN_END_8821C(x) ((x) & (~BITS_EF_SCAN_END_8821C))
  698. #define BIT_GET_EF_SCAN_END_8821C(x) \
  699. (((x) >> BIT_SHIFT_EF_SCAN_END_8821C) & BIT_MASK_EF_SCAN_END_8821C)
  700. #define BIT_SET_EF_SCAN_END_8821C(x, v) \
  701. (BIT_CLEAR_EF_SCAN_END_8821C(x) | BIT_EF_SCAN_END_8821C(v))
  702. #define BIT_EF_PD_DIS_8821C BIT(11)
  703. #define BIT_SHIFT_EF_CELL_SEL_8821C 8
  704. #define BIT_MASK_EF_CELL_SEL_8821C 0x3
  705. #define BIT_EF_CELL_SEL_8821C(x) \
  706. (((x) & BIT_MASK_EF_CELL_SEL_8821C) << BIT_SHIFT_EF_CELL_SEL_8821C)
  707. #define BITS_EF_CELL_SEL_8821C \
  708. (BIT_MASK_EF_CELL_SEL_8821C << BIT_SHIFT_EF_CELL_SEL_8821C)
  709. #define BIT_CLEAR_EF_CELL_SEL_8821C(x) ((x) & (~BITS_EF_CELL_SEL_8821C))
  710. #define BIT_GET_EF_CELL_SEL_8821C(x) \
  711. (((x) >> BIT_SHIFT_EF_CELL_SEL_8821C) & BIT_MASK_EF_CELL_SEL_8821C)
  712. #define BIT_SET_EF_CELL_SEL_8821C(x, v) \
  713. (BIT_CLEAR_EF_CELL_SEL_8821C(x) | BIT_EF_CELL_SEL_8821C(v))
  714. #define BIT_EF_TRPT_8821C BIT(7)
  715. #define BIT_SHIFT_EF_TTHD_8821C 0
  716. #define BIT_MASK_EF_TTHD_8821C 0x7f
  717. #define BIT_EF_TTHD_8821C(x) \
  718. (((x) & BIT_MASK_EF_TTHD_8821C) << BIT_SHIFT_EF_TTHD_8821C)
  719. #define BITS_EF_TTHD_8821C (BIT_MASK_EF_TTHD_8821C << BIT_SHIFT_EF_TTHD_8821C)
  720. #define BIT_CLEAR_EF_TTHD_8821C(x) ((x) & (~BITS_EF_TTHD_8821C))
  721. #define BIT_GET_EF_TTHD_8821C(x) \
  722. (((x) >> BIT_SHIFT_EF_TTHD_8821C) & BIT_MASK_EF_TTHD_8821C)
  723. #define BIT_SET_EF_TTHD_8821C(x, v) \
  724. (BIT_CLEAR_EF_TTHD_8821C(x) | BIT_EF_TTHD_8821C(v))
  725. /* 2 REG_PWR_OPTION_CTRL_8821C */
  726. #define BIT_SHIFT_DBG_SEL_V1_8821C 16
  727. #define BIT_MASK_DBG_SEL_V1_8821C 0xff
  728. #define BIT_DBG_SEL_V1_8821C(x) \
  729. (((x) & BIT_MASK_DBG_SEL_V1_8821C) << BIT_SHIFT_DBG_SEL_V1_8821C)
  730. #define BITS_DBG_SEL_V1_8821C \
  731. (BIT_MASK_DBG_SEL_V1_8821C << BIT_SHIFT_DBG_SEL_V1_8821C)
  732. #define BIT_CLEAR_DBG_SEL_V1_8821C(x) ((x) & (~BITS_DBG_SEL_V1_8821C))
  733. #define BIT_GET_DBG_SEL_V1_8821C(x) \
  734. (((x) >> BIT_SHIFT_DBG_SEL_V1_8821C) & BIT_MASK_DBG_SEL_V1_8821C)
  735. #define BIT_SET_DBG_SEL_V1_8821C(x, v) \
  736. (BIT_CLEAR_DBG_SEL_V1_8821C(x) | BIT_DBG_SEL_V1_8821C(v))
  737. #define BIT_SHIFT_DBG_SEL_BYTE_8821C 14
  738. #define BIT_MASK_DBG_SEL_BYTE_8821C 0x3
  739. #define BIT_DBG_SEL_BYTE_8821C(x) \
  740. (((x) & BIT_MASK_DBG_SEL_BYTE_8821C) << BIT_SHIFT_DBG_SEL_BYTE_8821C)
  741. #define BITS_DBG_SEL_BYTE_8821C \
  742. (BIT_MASK_DBG_SEL_BYTE_8821C << BIT_SHIFT_DBG_SEL_BYTE_8821C)
  743. #define BIT_CLEAR_DBG_SEL_BYTE_8821C(x) ((x) & (~BITS_DBG_SEL_BYTE_8821C))
  744. #define BIT_GET_DBG_SEL_BYTE_8821C(x) \
  745. (((x) >> BIT_SHIFT_DBG_SEL_BYTE_8821C) & BIT_MASK_DBG_SEL_BYTE_8821C)
  746. #define BIT_SET_DBG_SEL_BYTE_8821C(x, v) \
  747. (BIT_CLEAR_DBG_SEL_BYTE_8821C(x) | BIT_DBG_SEL_BYTE_8821C(v))
  748. #define BIT_SHIFT_STD_L1_V1_8821C 12
  749. #define BIT_MASK_STD_L1_V1_8821C 0x3
  750. #define BIT_STD_L1_V1_8821C(x) \
  751. (((x) & BIT_MASK_STD_L1_V1_8821C) << BIT_SHIFT_STD_L1_V1_8821C)
  752. #define BITS_STD_L1_V1_8821C \
  753. (BIT_MASK_STD_L1_V1_8821C << BIT_SHIFT_STD_L1_V1_8821C)
  754. #define BIT_CLEAR_STD_L1_V1_8821C(x) ((x) & (~BITS_STD_L1_V1_8821C))
  755. #define BIT_GET_STD_L1_V1_8821C(x) \
  756. (((x) >> BIT_SHIFT_STD_L1_V1_8821C) & BIT_MASK_STD_L1_V1_8821C)
  757. #define BIT_SET_STD_L1_V1_8821C(x, v) \
  758. (BIT_CLEAR_STD_L1_V1_8821C(x) | BIT_STD_L1_V1_8821C(v))
  759. #define BIT_SYSON_DBG_PAD_E2_8821C BIT(11)
  760. #define BIT_SYSON_LED_PAD_E2_8821C BIT(10)
  761. #define BIT_SYSON_GPEE_PAD_E2_8821C BIT(9)
  762. #define BIT_SYSON_PCI_PAD_E2_8821C BIT(8)
  763. #define BIT_AUTO_SW_LDO_VOL_EN_8821C BIT(7)
  764. #define BIT_SHIFT_SYSON_SPS0WWV_WT_8821C 4
  765. #define BIT_MASK_SYSON_SPS0WWV_WT_8821C 0x3
  766. #define BIT_SYSON_SPS0WWV_WT_8821C(x) \
  767. (((x) & BIT_MASK_SYSON_SPS0WWV_WT_8821C) \
  768. << BIT_SHIFT_SYSON_SPS0WWV_WT_8821C)
  769. #define BITS_SYSON_SPS0WWV_WT_8821C \
  770. (BIT_MASK_SYSON_SPS0WWV_WT_8821C << BIT_SHIFT_SYSON_SPS0WWV_WT_8821C)
  771. #define BIT_CLEAR_SYSON_SPS0WWV_WT_8821C(x) \
  772. ((x) & (~BITS_SYSON_SPS0WWV_WT_8821C))
  773. #define BIT_GET_SYSON_SPS0WWV_WT_8821C(x) \
  774. (((x) >> BIT_SHIFT_SYSON_SPS0WWV_WT_8821C) & \
  775. BIT_MASK_SYSON_SPS0WWV_WT_8821C)
  776. #define BIT_SET_SYSON_SPS0WWV_WT_8821C(x, v) \
  777. (BIT_CLEAR_SYSON_SPS0WWV_WT_8821C(x) | BIT_SYSON_SPS0WWV_WT_8821C(v))
  778. #define BIT_SHIFT_SYSON_SPS0LDO_WT_8821C 2
  779. #define BIT_MASK_SYSON_SPS0LDO_WT_8821C 0x3
  780. #define BIT_SYSON_SPS0LDO_WT_8821C(x) \
  781. (((x) & BIT_MASK_SYSON_SPS0LDO_WT_8821C) \
  782. << BIT_SHIFT_SYSON_SPS0LDO_WT_8821C)
  783. #define BITS_SYSON_SPS0LDO_WT_8821C \
  784. (BIT_MASK_SYSON_SPS0LDO_WT_8821C << BIT_SHIFT_SYSON_SPS0LDO_WT_8821C)
  785. #define BIT_CLEAR_SYSON_SPS0LDO_WT_8821C(x) \
  786. ((x) & (~BITS_SYSON_SPS0LDO_WT_8821C))
  787. #define BIT_GET_SYSON_SPS0LDO_WT_8821C(x) \
  788. (((x) >> BIT_SHIFT_SYSON_SPS0LDO_WT_8821C) & \
  789. BIT_MASK_SYSON_SPS0LDO_WT_8821C)
  790. #define BIT_SET_SYSON_SPS0LDO_WT_8821C(x, v) \
  791. (BIT_CLEAR_SYSON_SPS0LDO_WT_8821C(x) | BIT_SYSON_SPS0LDO_WT_8821C(v))
  792. #define BIT_SHIFT_SYSON_RCLK_SCALE_8821C 0
  793. #define BIT_MASK_SYSON_RCLK_SCALE_8821C 0x3
  794. #define BIT_SYSON_RCLK_SCALE_8821C(x) \
  795. (((x) & BIT_MASK_SYSON_RCLK_SCALE_8821C) \
  796. << BIT_SHIFT_SYSON_RCLK_SCALE_8821C)
  797. #define BITS_SYSON_RCLK_SCALE_8821C \
  798. (BIT_MASK_SYSON_RCLK_SCALE_8821C << BIT_SHIFT_SYSON_RCLK_SCALE_8821C)
  799. #define BIT_CLEAR_SYSON_RCLK_SCALE_8821C(x) \
  800. ((x) & (~BITS_SYSON_RCLK_SCALE_8821C))
  801. #define BIT_GET_SYSON_RCLK_SCALE_8821C(x) \
  802. (((x) >> BIT_SHIFT_SYSON_RCLK_SCALE_8821C) & \
  803. BIT_MASK_SYSON_RCLK_SCALE_8821C)
  804. #define BIT_SET_SYSON_RCLK_SCALE_8821C(x, v) \
  805. (BIT_CLEAR_SYSON_RCLK_SCALE_8821C(x) | BIT_SYSON_RCLK_SCALE_8821C(v))
  806. /* 2 REG_CAL_TIMER_8821C */
  807. #define BIT_SHIFT_MATCH_CNT_8821C 8
  808. #define BIT_MASK_MATCH_CNT_8821C 0xff
  809. #define BIT_MATCH_CNT_8821C(x) \
  810. (((x) & BIT_MASK_MATCH_CNT_8821C) << BIT_SHIFT_MATCH_CNT_8821C)
  811. #define BITS_MATCH_CNT_8821C \
  812. (BIT_MASK_MATCH_CNT_8821C << BIT_SHIFT_MATCH_CNT_8821C)
  813. #define BIT_CLEAR_MATCH_CNT_8821C(x) ((x) & (~BITS_MATCH_CNT_8821C))
  814. #define BIT_GET_MATCH_CNT_8821C(x) \
  815. (((x) >> BIT_SHIFT_MATCH_CNT_8821C) & BIT_MASK_MATCH_CNT_8821C)
  816. #define BIT_SET_MATCH_CNT_8821C(x, v) \
  817. (BIT_CLEAR_MATCH_CNT_8821C(x) | BIT_MATCH_CNT_8821C(v))
  818. #define BIT_SHIFT_CAL_SCAL_8821C 0
  819. #define BIT_MASK_CAL_SCAL_8821C 0xff
  820. #define BIT_CAL_SCAL_8821C(x) \
  821. (((x) & BIT_MASK_CAL_SCAL_8821C) << BIT_SHIFT_CAL_SCAL_8821C)
  822. #define BITS_CAL_SCAL_8821C \
  823. (BIT_MASK_CAL_SCAL_8821C << BIT_SHIFT_CAL_SCAL_8821C)
  824. #define BIT_CLEAR_CAL_SCAL_8821C(x) ((x) & (~BITS_CAL_SCAL_8821C))
  825. #define BIT_GET_CAL_SCAL_8821C(x) \
  826. (((x) >> BIT_SHIFT_CAL_SCAL_8821C) & BIT_MASK_CAL_SCAL_8821C)
  827. #define BIT_SET_CAL_SCAL_8821C(x, v) \
  828. (BIT_CLEAR_CAL_SCAL_8821C(x) | BIT_CAL_SCAL_8821C(v))
  829. /* 2 REG_ACLK_MON_8821C */
  830. #define BIT_SHIFT_RCLK_MON_8821C 5
  831. #define BIT_MASK_RCLK_MON_8821C 0x7ff
  832. #define BIT_RCLK_MON_8821C(x) \
  833. (((x) & BIT_MASK_RCLK_MON_8821C) << BIT_SHIFT_RCLK_MON_8821C)
  834. #define BITS_RCLK_MON_8821C \
  835. (BIT_MASK_RCLK_MON_8821C << BIT_SHIFT_RCLK_MON_8821C)
  836. #define BIT_CLEAR_RCLK_MON_8821C(x) ((x) & (~BITS_RCLK_MON_8821C))
  837. #define BIT_GET_RCLK_MON_8821C(x) \
  838. (((x) >> BIT_SHIFT_RCLK_MON_8821C) & BIT_MASK_RCLK_MON_8821C)
  839. #define BIT_SET_RCLK_MON_8821C(x, v) \
  840. (BIT_CLEAR_RCLK_MON_8821C(x) | BIT_RCLK_MON_8821C(v))
  841. #define BIT_CAL_EN_8821C BIT(4)
  842. #define BIT_SHIFT_DPSTU_8821C 2
  843. #define BIT_MASK_DPSTU_8821C 0x3
  844. #define BIT_DPSTU_8821C(x) \
  845. (((x) & BIT_MASK_DPSTU_8821C) << BIT_SHIFT_DPSTU_8821C)
  846. #define BITS_DPSTU_8821C (BIT_MASK_DPSTU_8821C << BIT_SHIFT_DPSTU_8821C)
  847. #define BIT_CLEAR_DPSTU_8821C(x) ((x) & (~BITS_DPSTU_8821C))
  848. #define BIT_GET_DPSTU_8821C(x) \
  849. (((x) >> BIT_SHIFT_DPSTU_8821C) & BIT_MASK_DPSTU_8821C)
  850. #define BIT_SET_DPSTU_8821C(x, v) \
  851. (BIT_CLEAR_DPSTU_8821C(x) | BIT_DPSTU_8821C(v))
  852. #define BIT_SUS_16X_8821C BIT(1)
  853. /* 2 REG_GPIO_MUXCFG_8821C */
  854. #define BIT_FSPI_EN_8821C BIT(19)
  855. #define BIT_WL_RTS_EXT_32K_SEL_8821C BIT(18)
  856. #define BIT_WLGP_SPI_EN_8821C BIT(16)
  857. #define BIT_SIC_LBK_8821C BIT(15)
  858. #define BIT_ENHTP_8821C BIT(14)
  859. #define BIT_ENSIC_8821C BIT(12)
  860. #define BIT_SIC_SWRST_8821C BIT(11)
  861. #define BIT_PO_WIFI_PTA_PINS_8821C BIT(10)
  862. #define BIT_PO_BT_PTA_PINS_8821C BIT(9)
  863. #define BIT_ENUART_8821C BIT(8)
  864. #define BIT_SHIFT_BTMODE_8821C 6
  865. #define BIT_MASK_BTMODE_8821C 0x3
  866. #define BIT_BTMODE_8821C(x) \
  867. (((x) & BIT_MASK_BTMODE_8821C) << BIT_SHIFT_BTMODE_8821C)
  868. #define BITS_BTMODE_8821C (BIT_MASK_BTMODE_8821C << BIT_SHIFT_BTMODE_8821C)
  869. #define BIT_CLEAR_BTMODE_8821C(x) ((x) & (~BITS_BTMODE_8821C))
  870. #define BIT_GET_BTMODE_8821C(x) \
  871. (((x) >> BIT_SHIFT_BTMODE_8821C) & BIT_MASK_BTMODE_8821C)
  872. #define BIT_SET_BTMODE_8821C(x, v) \
  873. (BIT_CLEAR_BTMODE_8821C(x) | BIT_BTMODE_8821C(v))
  874. #define BIT_ENBT_8821C BIT(5)
  875. #define BIT_EROM_EN_8821C BIT(4)
  876. #define BIT_WLRFE_6_7_EN_8821C BIT(3)
  877. #define BIT_WLRFE_4_5_EN_8821C BIT(2)
  878. #define BIT_SHIFT_GPIOSEL_8821C 0
  879. #define BIT_MASK_GPIOSEL_8821C 0x3
  880. #define BIT_GPIOSEL_8821C(x) \
  881. (((x) & BIT_MASK_GPIOSEL_8821C) << BIT_SHIFT_GPIOSEL_8821C)
  882. #define BITS_GPIOSEL_8821C (BIT_MASK_GPIOSEL_8821C << BIT_SHIFT_GPIOSEL_8821C)
  883. #define BIT_CLEAR_GPIOSEL_8821C(x) ((x) & (~BITS_GPIOSEL_8821C))
  884. #define BIT_GET_GPIOSEL_8821C(x) \
  885. (((x) >> BIT_SHIFT_GPIOSEL_8821C) & BIT_MASK_GPIOSEL_8821C)
  886. #define BIT_SET_GPIOSEL_8821C(x, v) \
  887. (BIT_CLEAR_GPIOSEL_8821C(x) | BIT_GPIOSEL_8821C(v))
  888. /* 2 REG_GPIO_PIN_CTRL_8821C */
  889. #define BIT_SHIFT_GPIO_MOD_7_TO_0_8821C 24
  890. #define BIT_MASK_GPIO_MOD_7_TO_0_8821C 0xff
  891. #define BIT_GPIO_MOD_7_TO_0_8821C(x) \
  892. (((x) & BIT_MASK_GPIO_MOD_7_TO_0_8821C) \
  893. << BIT_SHIFT_GPIO_MOD_7_TO_0_8821C)
  894. #define BITS_GPIO_MOD_7_TO_0_8821C \
  895. (BIT_MASK_GPIO_MOD_7_TO_0_8821C << BIT_SHIFT_GPIO_MOD_7_TO_0_8821C)
  896. #define BIT_CLEAR_GPIO_MOD_7_TO_0_8821C(x) ((x) & (~BITS_GPIO_MOD_7_TO_0_8821C))
  897. #define BIT_GET_GPIO_MOD_7_TO_0_8821C(x) \
  898. (((x) >> BIT_SHIFT_GPIO_MOD_7_TO_0_8821C) & \
  899. BIT_MASK_GPIO_MOD_7_TO_0_8821C)
  900. #define BIT_SET_GPIO_MOD_7_TO_0_8821C(x, v) \
  901. (BIT_CLEAR_GPIO_MOD_7_TO_0_8821C(x) | BIT_GPIO_MOD_7_TO_0_8821C(v))
  902. #define BIT_SHIFT_GPIO_IO_SEL_7_TO_0_8821C 16
  903. #define BIT_MASK_GPIO_IO_SEL_7_TO_0_8821C 0xff
  904. #define BIT_GPIO_IO_SEL_7_TO_0_8821C(x) \
  905. (((x) & BIT_MASK_GPIO_IO_SEL_7_TO_0_8821C) \
  906. << BIT_SHIFT_GPIO_IO_SEL_7_TO_0_8821C)
  907. #define BITS_GPIO_IO_SEL_7_TO_0_8821C \
  908. (BIT_MASK_GPIO_IO_SEL_7_TO_0_8821C \
  909. << BIT_SHIFT_GPIO_IO_SEL_7_TO_0_8821C)
  910. #define BIT_CLEAR_GPIO_IO_SEL_7_TO_0_8821C(x) \
  911. ((x) & (~BITS_GPIO_IO_SEL_7_TO_0_8821C))
  912. #define BIT_GET_GPIO_IO_SEL_7_TO_0_8821C(x) \
  913. (((x) >> BIT_SHIFT_GPIO_IO_SEL_7_TO_0_8821C) & \
  914. BIT_MASK_GPIO_IO_SEL_7_TO_0_8821C)
  915. #define BIT_SET_GPIO_IO_SEL_7_TO_0_8821C(x, v) \
  916. (BIT_CLEAR_GPIO_IO_SEL_7_TO_0_8821C(x) | \
  917. BIT_GPIO_IO_SEL_7_TO_0_8821C(v))
  918. #define BIT_SHIFT_GPIO_OUT_7_TO_0_8821C 8
  919. #define BIT_MASK_GPIO_OUT_7_TO_0_8821C 0xff
  920. #define BIT_GPIO_OUT_7_TO_0_8821C(x) \
  921. (((x) & BIT_MASK_GPIO_OUT_7_TO_0_8821C) \
  922. << BIT_SHIFT_GPIO_OUT_7_TO_0_8821C)
  923. #define BITS_GPIO_OUT_7_TO_0_8821C \
  924. (BIT_MASK_GPIO_OUT_7_TO_0_8821C << BIT_SHIFT_GPIO_OUT_7_TO_0_8821C)
  925. #define BIT_CLEAR_GPIO_OUT_7_TO_0_8821C(x) ((x) & (~BITS_GPIO_OUT_7_TO_0_8821C))
  926. #define BIT_GET_GPIO_OUT_7_TO_0_8821C(x) \
  927. (((x) >> BIT_SHIFT_GPIO_OUT_7_TO_0_8821C) & \
  928. BIT_MASK_GPIO_OUT_7_TO_0_8821C)
  929. #define BIT_SET_GPIO_OUT_7_TO_0_8821C(x, v) \
  930. (BIT_CLEAR_GPIO_OUT_7_TO_0_8821C(x) | BIT_GPIO_OUT_7_TO_0_8821C(v))
  931. #define BIT_SHIFT_GPIO_IN_7_TO_0_8821C 0
  932. #define BIT_MASK_GPIO_IN_7_TO_0_8821C 0xff
  933. #define BIT_GPIO_IN_7_TO_0_8821C(x) \
  934. (((x) & BIT_MASK_GPIO_IN_7_TO_0_8821C) \
  935. << BIT_SHIFT_GPIO_IN_7_TO_0_8821C)
  936. #define BITS_GPIO_IN_7_TO_0_8821C \
  937. (BIT_MASK_GPIO_IN_7_TO_0_8821C << BIT_SHIFT_GPIO_IN_7_TO_0_8821C)
  938. #define BIT_CLEAR_GPIO_IN_7_TO_0_8821C(x) ((x) & (~BITS_GPIO_IN_7_TO_0_8821C))
  939. #define BIT_GET_GPIO_IN_7_TO_0_8821C(x) \
  940. (((x) >> BIT_SHIFT_GPIO_IN_7_TO_0_8821C) & \
  941. BIT_MASK_GPIO_IN_7_TO_0_8821C)
  942. #define BIT_SET_GPIO_IN_7_TO_0_8821C(x, v) \
  943. (BIT_CLEAR_GPIO_IN_7_TO_0_8821C(x) | BIT_GPIO_IN_7_TO_0_8821C(v))
  944. /* 2 REG_GPIO_INTM_8821C */
  945. #define BIT_SHIFT_MUXDBG_SEL_8821C 30
  946. #define BIT_MASK_MUXDBG_SEL_8821C 0x3
  947. #define BIT_MUXDBG_SEL_8821C(x) \
  948. (((x) & BIT_MASK_MUXDBG_SEL_8821C) << BIT_SHIFT_MUXDBG_SEL_8821C)
  949. #define BITS_MUXDBG_SEL_8821C \
  950. (BIT_MASK_MUXDBG_SEL_8821C << BIT_SHIFT_MUXDBG_SEL_8821C)
  951. #define BIT_CLEAR_MUXDBG_SEL_8821C(x) ((x) & (~BITS_MUXDBG_SEL_8821C))
  952. #define BIT_GET_MUXDBG_SEL_8821C(x) \
  953. (((x) >> BIT_SHIFT_MUXDBG_SEL_8821C) & BIT_MASK_MUXDBG_SEL_8821C)
  954. #define BIT_SET_MUXDBG_SEL_8821C(x, v) \
  955. (BIT_CLEAR_MUXDBG_SEL_8821C(x) | BIT_MUXDBG_SEL_8821C(v))
  956. #define BIT_EXTWOL_SEL_8821C BIT(17)
  957. #define BIT_EXTWOL_EN_8821C BIT(16)
  958. #define BIT_GPIOF_INT_MD_8821C BIT(15)
  959. #define BIT_GPIOE_INT_MD_8821C BIT(14)
  960. #define BIT_GPIOD_INT_MD_8821C BIT(13)
  961. #define BIT_GPIOF_INT_MD_8821C BIT(15)
  962. #define BIT_GPIOE_INT_MD_8821C BIT(14)
  963. #define BIT_GPIOD_INT_MD_8821C BIT(13)
  964. #define BIT_GPIOC_INT_MD_8821C BIT(12)
  965. #define BIT_GPIOB_INT_MD_8821C BIT(11)
  966. #define BIT_GPIOA_INT_MD_8821C BIT(10)
  967. #define BIT_GPIO9_INT_MD_8821C BIT(9)
  968. #define BIT_GPIO8_INT_MD_8821C BIT(8)
  969. #define BIT_GPIO7_INT_MD_8821C BIT(7)
  970. #define BIT_GPIO6_INT_MD_8821C BIT(6)
  971. #define BIT_GPIO5_INT_MD_8821C BIT(5)
  972. #define BIT_GPIO4_INT_MD_8821C BIT(4)
  973. #define BIT_GPIO3_INT_MD_8821C BIT(3)
  974. #define BIT_GPIO2_INT_MD_8821C BIT(2)
  975. #define BIT_GPIO1_INT_MD_8821C BIT(1)
  976. #define BIT_GPIO0_INT_MD_8821C BIT(0)
  977. /* 2 REG_LED_CFG_8821C */
  978. #define BIT_GPIO3_WL_CTRL_EN_8821C BIT(27)
  979. #define BIT_LNAON_SEL_EN_8821C BIT(26)
  980. #define BIT_PAPE_SEL_EN_8821C BIT(25)
  981. #define BIT_DPDT_WLBT_SEL_8821C BIT(24)
  982. #define BIT_DPDT_SEL_EN_8821C BIT(23)
  983. #define BIT_GPIO13_14_WL_CTRL_EN_8821C BIT(22)
  984. #define BIT_LED2DIS_8821C BIT(21)
  985. #define BIT_LED2PL_8821C BIT(20)
  986. #define BIT_LED2SV_8821C BIT(19)
  987. #define BIT_SHIFT_LED2CM_8821C 16
  988. #define BIT_MASK_LED2CM_8821C 0x7
  989. #define BIT_LED2CM_8821C(x) \
  990. (((x) & BIT_MASK_LED2CM_8821C) << BIT_SHIFT_LED2CM_8821C)
  991. #define BITS_LED2CM_8821C (BIT_MASK_LED2CM_8821C << BIT_SHIFT_LED2CM_8821C)
  992. #define BIT_CLEAR_LED2CM_8821C(x) ((x) & (~BITS_LED2CM_8821C))
  993. #define BIT_GET_LED2CM_8821C(x) \
  994. (((x) >> BIT_SHIFT_LED2CM_8821C) & BIT_MASK_LED2CM_8821C)
  995. #define BIT_SET_LED2CM_8821C(x, v) \
  996. (BIT_CLEAR_LED2CM_8821C(x) | BIT_LED2CM_8821C(v))
  997. #define BIT_LED1DIS_8821C BIT(15)
  998. #define BIT_LED1PL_8821C BIT(12)
  999. #define BIT_LED1SV_8821C BIT(11)
  1000. #define BIT_SHIFT_LED1CM_8821C 8
  1001. #define BIT_MASK_LED1CM_8821C 0x7
  1002. #define BIT_LED1CM_8821C(x) \
  1003. (((x) & BIT_MASK_LED1CM_8821C) << BIT_SHIFT_LED1CM_8821C)
  1004. #define BITS_LED1CM_8821C (BIT_MASK_LED1CM_8821C << BIT_SHIFT_LED1CM_8821C)
  1005. #define BIT_CLEAR_LED1CM_8821C(x) ((x) & (~BITS_LED1CM_8821C))
  1006. #define BIT_GET_LED1CM_8821C(x) \
  1007. (((x) >> BIT_SHIFT_LED1CM_8821C) & BIT_MASK_LED1CM_8821C)
  1008. #define BIT_SET_LED1CM_8821C(x, v) \
  1009. (BIT_CLEAR_LED1CM_8821C(x) | BIT_LED1CM_8821C(v))
  1010. #define BIT_LED0DIS_8821C BIT(7)
  1011. #define BIT_SHIFT_AFE_LDO_SWR_CHECK_8821C 5
  1012. #define BIT_MASK_AFE_LDO_SWR_CHECK_8821C 0x3
  1013. #define BIT_AFE_LDO_SWR_CHECK_8821C(x) \
  1014. (((x) & BIT_MASK_AFE_LDO_SWR_CHECK_8821C) \
  1015. << BIT_SHIFT_AFE_LDO_SWR_CHECK_8821C)
  1016. #define BITS_AFE_LDO_SWR_CHECK_8821C \
  1017. (BIT_MASK_AFE_LDO_SWR_CHECK_8821C << BIT_SHIFT_AFE_LDO_SWR_CHECK_8821C)
  1018. #define BIT_CLEAR_AFE_LDO_SWR_CHECK_8821C(x) \
  1019. ((x) & (~BITS_AFE_LDO_SWR_CHECK_8821C))
  1020. #define BIT_GET_AFE_LDO_SWR_CHECK_8821C(x) \
  1021. (((x) >> BIT_SHIFT_AFE_LDO_SWR_CHECK_8821C) & \
  1022. BIT_MASK_AFE_LDO_SWR_CHECK_8821C)
  1023. #define BIT_SET_AFE_LDO_SWR_CHECK_8821C(x, v) \
  1024. (BIT_CLEAR_AFE_LDO_SWR_CHECK_8821C(x) | BIT_AFE_LDO_SWR_CHECK_8821C(v))
  1025. #define BIT_LED0PL_8821C BIT(4)
  1026. #define BIT_LED0SV_8821C BIT(3)
  1027. #define BIT_SHIFT_LED0CM_8821C 0
  1028. #define BIT_MASK_LED0CM_8821C 0x7
  1029. #define BIT_LED0CM_8821C(x) \
  1030. (((x) & BIT_MASK_LED0CM_8821C) << BIT_SHIFT_LED0CM_8821C)
  1031. #define BITS_LED0CM_8821C (BIT_MASK_LED0CM_8821C << BIT_SHIFT_LED0CM_8821C)
  1032. #define BIT_CLEAR_LED0CM_8821C(x) ((x) & (~BITS_LED0CM_8821C))
  1033. #define BIT_GET_LED0CM_8821C(x) \
  1034. (((x) >> BIT_SHIFT_LED0CM_8821C) & BIT_MASK_LED0CM_8821C)
  1035. #define BIT_SET_LED0CM_8821C(x, v) \
  1036. (BIT_CLEAR_LED0CM_8821C(x) | BIT_LED0CM_8821C(v))
  1037. /* 2 REG_FSIMR_8821C */
  1038. #define BIT_FS_PDNINT_EN_8821C BIT(31)
  1039. #define BIT_NFC_INT_PAD_EN_8821C BIT(30)
  1040. #define BIT_FS_SPS_OCP_INT_EN_8821C BIT(29)
  1041. #define BIT_FS_PWMERR_INT_EN_8821C BIT(28)
  1042. #define BIT_FS_GPIOF_INT_EN_8821C BIT(27)
  1043. #define BIT_FS_GPIOE_INT_EN_8821C BIT(26)
  1044. #define BIT_FS_GPIOD_INT_EN_8821C BIT(25)
  1045. #define BIT_FS_GPIOC_INT_EN_8821C BIT(24)
  1046. #define BIT_FS_GPIOB_INT_EN_8821C BIT(23)
  1047. #define BIT_FS_GPIOA_INT_EN_8821C BIT(22)
  1048. #define BIT_FS_GPIO9_INT_EN_8821C BIT(21)
  1049. #define BIT_FS_GPIO8_INT_EN_8821C BIT(20)
  1050. #define BIT_FS_GPIO7_INT_EN_8821C BIT(19)
  1051. #define BIT_FS_GPIO6_INT_EN_8821C BIT(18)
  1052. #define BIT_FS_GPIO5_INT_EN_8821C BIT(17)
  1053. #define BIT_FS_GPIO4_INT_EN_8821C BIT(16)
  1054. #define BIT_FS_GPIO3_INT_EN_8821C BIT(15)
  1055. #define BIT_FS_GPIO2_INT_EN_8821C BIT(14)
  1056. #define BIT_FS_GPIO1_INT_EN_8821C BIT(13)
  1057. #define BIT_FS_GPIO0_INT_EN_8821C BIT(12)
  1058. #define BIT_FS_HCI_SUS_EN_8821C BIT(11)
  1059. #define BIT_FS_HCI_RES_EN_8821C BIT(10)
  1060. #define BIT_FS_HCI_RESET_EN_8821C BIT(9)
  1061. #define BIT_USB_SCSI_CMD_EN_8821C BIT(8)
  1062. #define BIT_FS_BTON_STS_UPDATE_MSK_EN_8821C BIT(7)
  1063. #define BIT_ACT2RECOVERY_INT_EN_V1_8821C BIT(6)
  1064. #define BIT_GEN1GEN2_SWITCH_8821C BIT(5)
  1065. #define BIT_HCI_TXDMA_REQ_HIMR_8821C BIT(4)
  1066. #define BIT_FS_32K_LEAVE_SETTING_MAK_8821C BIT(3)
  1067. #define BIT_FS_32K_ENTER_SETTING_MAK_8821C BIT(2)
  1068. #define BIT_FS_USB_LPMRSM_MSK_8821C BIT(1)
  1069. #define BIT_FS_USB_LPMINT_MSK_8821C BIT(0)
  1070. /* 2 REG_FSISR_8821C */
  1071. #define BIT_FS_PDNINT_8821C BIT(31)
  1072. #define BIT_FS_SPS_OCP_INT_8821C BIT(29)
  1073. #define BIT_FS_PWMERR_INT_8821C BIT(28)
  1074. #define BIT_FS_GPIOF_INT_8821C BIT(27)
  1075. #define BIT_FS_GPIOE_INT_8821C BIT(26)
  1076. #define BIT_FS_GPIOD_INT_8821C BIT(25)
  1077. #define BIT_FS_GPIOC_INT_8821C BIT(24)
  1078. #define BIT_FS_GPIOB_INT_8821C BIT(23)
  1079. #define BIT_FS_GPIOA_INT_8821C BIT(22)
  1080. #define BIT_FS_GPIO9_INT_8821C BIT(21)
  1081. #define BIT_FS_GPIO8_INT_8821C BIT(20)
  1082. #define BIT_FS_GPIO7_INT_8821C BIT(19)
  1083. #define BIT_FS_GPIO6_INT_8821C BIT(18)
  1084. #define BIT_FS_GPIO5_INT_8821C BIT(17)
  1085. #define BIT_FS_GPIO4_INT_8821C BIT(16)
  1086. #define BIT_FS_GPIO3_INT_8821C BIT(15)
  1087. #define BIT_FS_GPIO2_INT_8821C BIT(14)
  1088. #define BIT_FS_GPIO1_INT_8821C BIT(13)
  1089. #define BIT_FS_GPIO0_INT_8821C BIT(12)
  1090. #define BIT_FS_HCI_SUS_INT_8821C BIT(11)
  1091. #define BIT_FS_HCI_RES_INT_8821C BIT(10)
  1092. #define BIT_FS_HCI_RESET_INT_8821C BIT(9)
  1093. #define BIT_USB_SCSI_CMD_INT_8821C BIT(8)
  1094. #define BIT_ACT2RECOVERY_8821C BIT(6)
  1095. #define BIT_GEN1GEN2_SWITCH_8821C BIT(5)
  1096. #define BIT_HCI_TXDMA_REQ_HISR_8821C BIT(4)
  1097. #define BIT_FS_32K_LEAVE_SETTING_INT_8821C BIT(3)
  1098. #define BIT_FS_32K_ENTER_SETTING_INT_8821C BIT(2)
  1099. #define BIT_FS_USB_LPMRSM_INT_8821C BIT(1)
  1100. #define BIT_FS_USB_LPMINT_INT_8821C BIT(0)
  1101. /* 2 REG_HSIMR_8821C */
  1102. #define BIT_GPIOF_INT_EN_8821C BIT(31)
  1103. #define BIT_GPIOE_INT_EN_8821C BIT(30)
  1104. #define BIT_GPIOD_INT_EN_8821C BIT(29)
  1105. #define BIT_GPIOC_INT_EN_8821C BIT(28)
  1106. #define BIT_GPIOB_INT_EN_8821C BIT(27)
  1107. #define BIT_GPIOA_INT_EN_8821C BIT(26)
  1108. #define BIT_GPIO9_INT_EN_8821C BIT(25)
  1109. #define BIT_GPIO8_INT_EN_8821C BIT(24)
  1110. #define BIT_GPIO7_INT_EN_8821C BIT(23)
  1111. #define BIT_GPIO6_INT_EN_8821C BIT(22)
  1112. #define BIT_GPIO5_INT_EN_8821C BIT(21)
  1113. #define BIT_GPIO4_INT_EN_8821C BIT(20)
  1114. #define BIT_GPIO3_INT_EN_8821C BIT(19)
  1115. #define BIT_GPIO2_INT_EN_V1_8821C BIT(18)
  1116. #define BIT_GPIO1_INT_EN_8821C BIT(17)
  1117. #define BIT_GPIO0_INT_EN_8821C BIT(16)
  1118. #define BIT_PDNINT_EN_8821C BIT(7)
  1119. #define BIT_RON_INT_EN_8821C BIT(6)
  1120. #define BIT_SPS_OCP_INT_EN_8821C BIT(5)
  1121. #define BIT_GPIO15_0_INT_EN_8821C BIT(0)
  1122. /* 2 REG_HSISR_8821C */
  1123. #define BIT_GPIOF_INT_8821C BIT(31)
  1124. #define BIT_GPIOE_INT_8821C BIT(30)
  1125. #define BIT_GPIOD_INT_8821C BIT(29)
  1126. #define BIT_GPIOC_INT_8821C BIT(28)
  1127. #define BIT_GPIOB_INT_8821C BIT(27)
  1128. #define BIT_GPIOA_INT_8821C BIT(26)
  1129. #define BIT_GPIO9_INT_8821C BIT(25)
  1130. #define BIT_GPIO8_INT_8821C BIT(24)
  1131. #define BIT_GPIO7_INT_8821C BIT(23)
  1132. #define BIT_GPIO6_INT_8821C BIT(22)
  1133. #define BIT_GPIO5_INT_8821C BIT(21)
  1134. #define BIT_GPIO4_INT_8821C BIT(20)
  1135. #define BIT_GPIO3_INT_8821C BIT(19)
  1136. #define BIT_GPIO2_INT_V1_8821C BIT(18)
  1137. #define BIT_GPIO1_INT_8821C BIT(17)
  1138. #define BIT_GPIO0_INT_8821C BIT(16)
  1139. #define BIT_PDNINT_8821C BIT(7)
  1140. #define BIT_RON_INT_8821C BIT(6)
  1141. #define BIT_SPS_OCP_INT_8821C BIT(5)
  1142. #define BIT_GPIO15_0_INT_8821C BIT(0)
  1143. /* 2 REG_GPIO_EXT_CTRL_8821C */
  1144. #define BIT_SHIFT_GPIO_MOD_15_TO_8_8821C 24
  1145. #define BIT_MASK_GPIO_MOD_15_TO_8_8821C 0xff
  1146. #define BIT_GPIO_MOD_15_TO_8_8821C(x) \
  1147. (((x) & BIT_MASK_GPIO_MOD_15_TO_8_8821C) \
  1148. << BIT_SHIFT_GPIO_MOD_15_TO_8_8821C)
  1149. #define BITS_GPIO_MOD_15_TO_8_8821C \
  1150. (BIT_MASK_GPIO_MOD_15_TO_8_8821C << BIT_SHIFT_GPIO_MOD_15_TO_8_8821C)
  1151. #define BIT_CLEAR_GPIO_MOD_15_TO_8_8821C(x) \
  1152. ((x) & (~BITS_GPIO_MOD_15_TO_8_8821C))
  1153. #define BIT_GET_GPIO_MOD_15_TO_8_8821C(x) \
  1154. (((x) >> BIT_SHIFT_GPIO_MOD_15_TO_8_8821C) & \
  1155. BIT_MASK_GPIO_MOD_15_TO_8_8821C)
  1156. #define BIT_SET_GPIO_MOD_15_TO_8_8821C(x, v) \
  1157. (BIT_CLEAR_GPIO_MOD_15_TO_8_8821C(x) | BIT_GPIO_MOD_15_TO_8_8821C(v))
  1158. #define BIT_SHIFT_GPIO_IO_SEL_15_TO_8_8821C 16
  1159. #define BIT_MASK_GPIO_IO_SEL_15_TO_8_8821C 0xff
  1160. #define BIT_GPIO_IO_SEL_15_TO_8_8821C(x) \
  1161. (((x) & BIT_MASK_GPIO_IO_SEL_15_TO_8_8821C) \
  1162. << BIT_SHIFT_GPIO_IO_SEL_15_TO_8_8821C)
  1163. #define BITS_GPIO_IO_SEL_15_TO_8_8821C \
  1164. (BIT_MASK_GPIO_IO_SEL_15_TO_8_8821C \
  1165. << BIT_SHIFT_GPIO_IO_SEL_15_TO_8_8821C)
  1166. #define BIT_CLEAR_GPIO_IO_SEL_15_TO_8_8821C(x) \
  1167. ((x) & (~BITS_GPIO_IO_SEL_15_TO_8_8821C))
  1168. #define BIT_GET_GPIO_IO_SEL_15_TO_8_8821C(x) \
  1169. (((x) >> BIT_SHIFT_GPIO_IO_SEL_15_TO_8_8821C) & \
  1170. BIT_MASK_GPIO_IO_SEL_15_TO_8_8821C)
  1171. #define BIT_SET_GPIO_IO_SEL_15_TO_8_8821C(x, v) \
  1172. (BIT_CLEAR_GPIO_IO_SEL_15_TO_8_8821C(x) | \
  1173. BIT_GPIO_IO_SEL_15_TO_8_8821C(v))
  1174. #define BIT_SHIFT_GPIO_OUT_15_TO_8_8821C 8
  1175. #define BIT_MASK_GPIO_OUT_15_TO_8_8821C 0xff
  1176. #define BIT_GPIO_OUT_15_TO_8_8821C(x) \
  1177. (((x) & BIT_MASK_GPIO_OUT_15_TO_8_8821C) \
  1178. << BIT_SHIFT_GPIO_OUT_15_TO_8_8821C)
  1179. #define BITS_GPIO_OUT_15_TO_8_8821C \
  1180. (BIT_MASK_GPIO_OUT_15_TO_8_8821C << BIT_SHIFT_GPIO_OUT_15_TO_8_8821C)
  1181. #define BIT_CLEAR_GPIO_OUT_15_TO_8_8821C(x) \
  1182. ((x) & (~BITS_GPIO_OUT_15_TO_8_8821C))
  1183. #define BIT_GET_GPIO_OUT_15_TO_8_8821C(x) \
  1184. (((x) >> BIT_SHIFT_GPIO_OUT_15_TO_8_8821C) & \
  1185. BIT_MASK_GPIO_OUT_15_TO_8_8821C)
  1186. #define BIT_SET_GPIO_OUT_15_TO_8_8821C(x, v) \
  1187. (BIT_CLEAR_GPIO_OUT_15_TO_8_8821C(x) | BIT_GPIO_OUT_15_TO_8_8821C(v))
  1188. #define BIT_SHIFT_GPIO_IN_15_TO_8_8821C 0
  1189. #define BIT_MASK_GPIO_IN_15_TO_8_8821C 0xff
  1190. #define BIT_GPIO_IN_15_TO_8_8821C(x) \
  1191. (((x) & BIT_MASK_GPIO_IN_15_TO_8_8821C) \
  1192. << BIT_SHIFT_GPIO_IN_15_TO_8_8821C)
  1193. #define BITS_GPIO_IN_15_TO_8_8821C \
  1194. (BIT_MASK_GPIO_IN_15_TO_8_8821C << BIT_SHIFT_GPIO_IN_15_TO_8_8821C)
  1195. #define BIT_CLEAR_GPIO_IN_15_TO_8_8821C(x) ((x) & (~BITS_GPIO_IN_15_TO_8_8821C))
  1196. #define BIT_GET_GPIO_IN_15_TO_8_8821C(x) \
  1197. (((x) >> BIT_SHIFT_GPIO_IN_15_TO_8_8821C) & \
  1198. BIT_MASK_GPIO_IN_15_TO_8_8821C)
  1199. #define BIT_SET_GPIO_IN_15_TO_8_8821C(x, v) \
  1200. (BIT_CLEAR_GPIO_IN_15_TO_8_8821C(x) | BIT_GPIO_IN_15_TO_8_8821C(v))
  1201. /* 2 REG_PAD_CTRL1_8821C */
  1202. #define BIT_PAPE_WLBT_SEL_8821C BIT(29)
  1203. #define BIT_LNAON_WLBT_SEL_8821C BIT(28)
  1204. #define BIT_BTGP_GPG3_FEN_8821C BIT(26)
  1205. #define BIT_BTGP_GPG2_FEN_8821C BIT(25)
  1206. #define BIT_BTGP_JTAG_EN_8821C BIT(24)
  1207. #define BIT_XTAL_CLK_EXTARNAL_EN_8821C BIT(23)
  1208. #define BIT_BTGP_UART0_EN_8821C BIT(22)
  1209. #define BIT_BTGP_UART1_EN_8821C BIT(21)
  1210. #define BIT_BTGP_SPI_EN_8821C BIT(20)
  1211. #define BIT_BTGP_GPIO_E2_8821C BIT(19)
  1212. #define BIT_BTGP_GPIO_EN_8821C BIT(18)
  1213. #define BIT_SHIFT_BTGP_GPIO_SL_8821C 16
  1214. #define BIT_MASK_BTGP_GPIO_SL_8821C 0x3
  1215. #define BIT_BTGP_GPIO_SL_8821C(x) \
  1216. (((x) & BIT_MASK_BTGP_GPIO_SL_8821C) << BIT_SHIFT_BTGP_GPIO_SL_8821C)
  1217. #define BITS_BTGP_GPIO_SL_8821C \
  1218. (BIT_MASK_BTGP_GPIO_SL_8821C << BIT_SHIFT_BTGP_GPIO_SL_8821C)
  1219. #define BIT_CLEAR_BTGP_GPIO_SL_8821C(x) ((x) & (~BITS_BTGP_GPIO_SL_8821C))
  1220. #define BIT_GET_BTGP_GPIO_SL_8821C(x) \
  1221. (((x) >> BIT_SHIFT_BTGP_GPIO_SL_8821C) & BIT_MASK_BTGP_GPIO_SL_8821C)
  1222. #define BIT_SET_BTGP_GPIO_SL_8821C(x, v) \
  1223. (BIT_CLEAR_BTGP_GPIO_SL_8821C(x) | BIT_BTGP_GPIO_SL_8821C(v))
  1224. #define BIT_PAD_SDIO_SR_8821C BIT(14)
  1225. #define BIT_GPIO14_OUTPUT_PL_8821C BIT(13)
  1226. #define BIT_HOST_WAKE_PAD_PULL_EN_8821C BIT(12)
  1227. #define BIT_HOST_WAKE_PAD_SL_8821C BIT(11)
  1228. #define BIT_PAD_LNAON_SR_8821C BIT(10)
  1229. #define BIT_PAD_LNAON_E2_8821C BIT(9)
  1230. #define BIT_SW_LNAON_G_SEL_DATA_8821C BIT(8)
  1231. #define BIT_SW_LNAON_A_SEL_DATA_8821C BIT(7)
  1232. #define BIT_PAD_PAPE_SR_8821C BIT(6)
  1233. #define BIT_PAD_PAPE_E2_8821C BIT(5)
  1234. #define BIT_SW_PAPE_G_SEL_DATA_8821C BIT(4)
  1235. #define BIT_SW_PAPE_A_SEL_DATA_8821C BIT(3)
  1236. #define BIT_PAD_DPDT_SR_8821C BIT(2)
  1237. #define BIT_PAD_DPDT_PAD_E2_8821C BIT(1)
  1238. #define BIT_SW_DPDT_SEL_DATA_8821C BIT(0)
  1239. /* 2 REG_WL_BT_PWR_CTRL_8821C */
  1240. #define BIT_ISO_BD2PP_8821C BIT(31)
  1241. #define BIT_LDOV12B_EN_8821C BIT(30)
  1242. #define BIT_CKEN_BTGPS_8821C BIT(29)
  1243. #define BIT_FEN_BTGPS_8821C BIT(28)
  1244. #define BIT_BTCPU_BOOTSEL_8821C BIT(27)
  1245. #define BIT_SPI_SPEEDUP_8821C BIT(26)
  1246. #define BIT_DEVWAKE_PAD_TYPE_SEL_8821C BIT(24)
  1247. #define BIT_CLKREQ_PAD_TYPE_SEL_8821C BIT(23)
  1248. #define BIT_ISO_BTPON2PP_8821C BIT(22)
  1249. #define BIT_BT_HWROF_EN_8821C BIT(19)
  1250. #define BIT_BT_FUNC_EN_8821C BIT(18)
  1251. #define BIT_BT_HWPDN_SL_8821C BIT(17)
  1252. #define BIT_BT_DISN_EN_8821C BIT(16)
  1253. #define BIT_BT_PDN_PULL_EN_8821C BIT(15)
  1254. #define BIT_WL_PDN_PULL_EN_8821C BIT(14)
  1255. #define BIT_EXTERNAL_REQUEST_PL_8821C BIT(13)
  1256. #define BIT_GPIO0_2_3_PULL_LOW_EN_8821C BIT(12)
  1257. #define BIT_ISO_BA2PP_8821C BIT(11)
  1258. #define BIT_BT_AFE_LDO_EN_8821C BIT(10)
  1259. #define BIT_BT_AFE_PLL_EN_8821C BIT(9)
  1260. #define BIT_BT_DIG_CLK_EN_8821C BIT(8)
  1261. #define BIT_WL_DRV_EXIST_IDX_8821C BIT(5)
  1262. #define BIT_DOP_EHPAD_8821C BIT(4)
  1263. #define BIT_WL_HWROF_EN_8821C BIT(3)
  1264. #define BIT_WL_FUNC_EN_8821C BIT(2)
  1265. #define BIT_WL_HWPDN_SL_8821C BIT(1)
  1266. #define BIT_WL_HWPDN_EN_8821C BIT(0)
  1267. /* 2 REG_SDM_DEBUG_8821C */
  1268. #define BIT_SHIFT_WLCLK_PHASE_8821C 0
  1269. #define BIT_MASK_WLCLK_PHASE_8821C 0x1f
  1270. #define BIT_WLCLK_PHASE_8821C(x) \
  1271. (((x) & BIT_MASK_WLCLK_PHASE_8821C) << BIT_SHIFT_WLCLK_PHASE_8821C)
  1272. #define BITS_WLCLK_PHASE_8821C \
  1273. (BIT_MASK_WLCLK_PHASE_8821C << BIT_SHIFT_WLCLK_PHASE_8821C)
  1274. #define BIT_CLEAR_WLCLK_PHASE_8821C(x) ((x) & (~BITS_WLCLK_PHASE_8821C))
  1275. #define BIT_GET_WLCLK_PHASE_8821C(x) \
  1276. (((x) >> BIT_SHIFT_WLCLK_PHASE_8821C) & BIT_MASK_WLCLK_PHASE_8821C)
  1277. #define BIT_SET_WLCLK_PHASE_8821C(x, v) \
  1278. (BIT_CLEAR_WLCLK_PHASE_8821C(x) | BIT_WLCLK_PHASE_8821C(v))
  1279. /* 2 REG_SYS_SDIO_CTRL_8821C */
  1280. #define BIT_DBG_GNT_WL_BT_8821C BIT(27)
  1281. #define BIT_LTE_MUX_CTRL_PATH_8821C BIT(26)
  1282. #define BIT_LTE_COEX_UART_8821C BIT(25)
  1283. #define BIT_3W_LTE_WL_GPIO_8821C BIT(24)
  1284. #define BIT_SDIO_INT_POLARITY_8821C BIT(19)
  1285. #define BIT_SDIO_INT_8821C BIT(18)
  1286. #define BIT_SDIO_OFF_EN_8821C BIT(17)
  1287. #define BIT_SDIO_ON_EN_8821C BIT(16)
  1288. #define BIT_PCIE_WAIT_TIMEOUT_EVENT_8821C BIT(10)
  1289. #define BIT_PCIE_WAIT_TIME_8821C BIT(9)
  1290. #define BIT_MPCIE_REFCLK_XTAL_SEL_8821C BIT(8)
  1291. #define BIT_RES_USB_MASS_STORAGE_DESC_8821C BIT(1)
  1292. #define BIT_USB_WAIT_TIME_8821C BIT(0)
  1293. /* 2 REG_HCI_OPT_CTRL_8821C */
  1294. #define BIT_SHIFT_TSFT_SEL_8821C 29
  1295. #define BIT_MASK_TSFT_SEL_8821C 0x7
  1296. #define BIT_TSFT_SEL_8821C(x) \
  1297. (((x) & BIT_MASK_TSFT_SEL_8821C) << BIT_SHIFT_TSFT_SEL_8821C)
  1298. #define BITS_TSFT_SEL_8821C \
  1299. (BIT_MASK_TSFT_SEL_8821C << BIT_SHIFT_TSFT_SEL_8821C)
  1300. #define BIT_CLEAR_TSFT_SEL_8821C(x) ((x) & (~BITS_TSFT_SEL_8821C))
  1301. #define BIT_GET_TSFT_SEL_8821C(x) \
  1302. (((x) >> BIT_SHIFT_TSFT_SEL_8821C) & BIT_MASK_TSFT_SEL_8821C)
  1303. #define BIT_SET_TSFT_SEL_8821C(x, v) \
  1304. (BIT_CLEAR_TSFT_SEL_8821C(x) | BIT_TSFT_SEL_8821C(v))
  1305. #define BIT_SDIO_PAD_E5_8821C BIT(18)
  1306. #define BIT_USB_HOST_PWR_OFF_EN_8821C BIT(12)
  1307. #define BIT_SYM_LPS_BLOCK_EN_8821C BIT(11)
  1308. #define BIT_USB_LPM_ACT_EN_8821C BIT(10)
  1309. #define BIT_USB_LPM_NY_8821C BIT(9)
  1310. #define BIT_USB_SUS_DIS_8821C BIT(8)
  1311. #define BIT_SHIFT_SDIO_PAD_E_8821C 5
  1312. #define BIT_MASK_SDIO_PAD_E_8821C 0x7
  1313. #define BIT_SDIO_PAD_E_8821C(x) \
  1314. (((x) & BIT_MASK_SDIO_PAD_E_8821C) << BIT_SHIFT_SDIO_PAD_E_8821C)
  1315. #define BITS_SDIO_PAD_E_8821C \
  1316. (BIT_MASK_SDIO_PAD_E_8821C << BIT_SHIFT_SDIO_PAD_E_8821C)
  1317. #define BIT_CLEAR_SDIO_PAD_E_8821C(x) ((x) & (~BITS_SDIO_PAD_E_8821C))
  1318. #define BIT_GET_SDIO_PAD_E_8821C(x) \
  1319. (((x) >> BIT_SHIFT_SDIO_PAD_E_8821C) & BIT_MASK_SDIO_PAD_E_8821C)
  1320. #define BIT_SET_SDIO_PAD_E_8821C(x, v) \
  1321. (BIT_CLEAR_SDIO_PAD_E_8821C(x) | BIT_SDIO_PAD_E_8821C(v))
  1322. #define BIT_USB_LPPLL_EN_8821C BIT(4)
  1323. #define BIT_ROP_SW15_8821C BIT(2)
  1324. #define BIT_PCI_CKRDY_OPT_8821C BIT(1)
  1325. #define BIT_PCI_VAUX_EN_8821C BIT(0)
  1326. /* 2 REG_AFE_CTRL4_8821C */
  1327. /* 2 REG_LDO_SWR_CTRL_8821C */
  1328. #define BIT_ZCD_HW_AUTO_EN_8821C BIT(27)
  1329. #define BIT_ZCD_REGSEL_8821C BIT(26)
  1330. #define BIT_SHIFT_AUTO_ZCD_IN_CODE_8821C 21
  1331. #define BIT_MASK_AUTO_ZCD_IN_CODE_8821C 0x1f
  1332. #define BIT_AUTO_ZCD_IN_CODE_8821C(x) \
  1333. (((x) & BIT_MASK_AUTO_ZCD_IN_CODE_8821C) \
  1334. << BIT_SHIFT_AUTO_ZCD_IN_CODE_8821C)
  1335. #define BITS_AUTO_ZCD_IN_CODE_8821C \
  1336. (BIT_MASK_AUTO_ZCD_IN_CODE_8821C << BIT_SHIFT_AUTO_ZCD_IN_CODE_8821C)
  1337. #define BIT_CLEAR_AUTO_ZCD_IN_CODE_8821C(x) \
  1338. ((x) & (~BITS_AUTO_ZCD_IN_CODE_8821C))
  1339. #define BIT_GET_AUTO_ZCD_IN_CODE_8821C(x) \
  1340. (((x) >> BIT_SHIFT_AUTO_ZCD_IN_CODE_8821C) & \
  1341. BIT_MASK_AUTO_ZCD_IN_CODE_8821C)
  1342. #define BIT_SET_AUTO_ZCD_IN_CODE_8821C(x, v) \
  1343. (BIT_CLEAR_AUTO_ZCD_IN_CODE_8821C(x) | BIT_AUTO_ZCD_IN_CODE_8821C(v))
  1344. #define BIT_SHIFT_ZCD_CODE_IN_L_8821C 16
  1345. #define BIT_MASK_ZCD_CODE_IN_L_8821C 0x1f
  1346. #define BIT_ZCD_CODE_IN_L_8821C(x) \
  1347. (((x) & BIT_MASK_ZCD_CODE_IN_L_8821C) << BIT_SHIFT_ZCD_CODE_IN_L_8821C)
  1348. #define BITS_ZCD_CODE_IN_L_8821C \
  1349. (BIT_MASK_ZCD_CODE_IN_L_8821C << BIT_SHIFT_ZCD_CODE_IN_L_8821C)
  1350. #define BIT_CLEAR_ZCD_CODE_IN_L_8821C(x) ((x) & (~BITS_ZCD_CODE_IN_L_8821C))
  1351. #define BIT_GET_ZCD_CODE_IN_L_8821C(x) \
  1352. (((x) >> BIT_SHIFT_ZCD_CODE_IN_L_8821C) & BIT_MASK_ZCD_CODE_IN_L_8821C)
  1353. #define BIT_SET_ZCD_CODE_IN_L_8821C(x, v) \
  1354. (BIT_CLEAR_ZCD_CODE_IN_L_8821C(x) | BIT_ZCD_CODE_IN_L_8821C(v))
  1355. #define BIT_SHIFT_LDO_HV5_DUMMY_8821C 14
  1356. #define BIT_MASK_LDO_HV5_DUMMY_8821C 0x3
  1357. #define BIT_LDO_HV5_DUMMY_8821C(x) \
  1358. (((x) & BIT_MASK_LDO_HV5_DUMMY_8821C) << BIT_SHIFT_LDO_HV5_DUMMY_8821C)
  1359. #define BITS_LDO_HV5_DUMMY_8821C \
  1360. (BIT_MASK_LDO_HV5_DUMMY_8821C << BIT_SHIFT_LDO_HV5_DUMMY_8821C)
  1361. #define BIT_CLEAR_LDO_HV5_DUMMY_8821C(x) ((x) & (~BITS_LDO_HV5_DUMMY_8821C))
  1362. #define BIT_GET_LDO_HV5_DUMMY_8821C(x) \
  1363. (((x) >> BIT_SHIFT_LDO_HV5_DUMMY_8821C) & BIT_MASK_LDO_HV5_DUMMY_8821C)
  1364. #define BIT_SET_LDO_HV5_DUMMY_8821C(x, v) \
  1365. (BIT_CLEAR_LDO_HV5_DUMMY_8821C(x) | BIT_LDO_HV5_DUMMY_8821C(v))
  1366. #define BIT_SHIFT_REG_VTUNE33_BIT0_TO_BIT1_8821C 12
  1367. #define BIT_MASK_REG_VTUNE33_BIT0_TO_BIT1_8821C 0x3
  1368. #define BIT_REG_VTUNE33_BIT0_TO_BIT1_8821C(x) \
  1369. (((x) & BIT_MASK_REG_VTUNE33_BIT0_TO_BIT1_8821C) \
  1370. << BIT_SHIFT_REG_VTUNE33_BIT0_TO_BIT1_8821C)
  1371. #define BITS_REG_VTUNE33_BIT0_TO_BIT1_8821C \
  1372. (BIT_MASK_REG_VTUNE33_BIT0_TO_BIT1_8821C \
  1373. << BIT_SHIFT_REG_VTUNE33_BIT0_TO_BIT1_8821C)
  1374. #define BIT_CLEAR_REG_VTUNE33_BIT0_TO_BIT1_8821C(x) \
  1375. ((x) & (~BITS_REG_VTUNE33_BIT0_TO_BIT1_8821C))
  1376. #define BIT_GET_REG_VTUNE33_BIT0_TO_BIT1_8821C(x) \
  1377. (((x) >> BIT_SHIFT_REG_VTUNE33_BIT0_TO_BIT1_8821C) & \
  1378. BIT_MASK_REG_VTUNE33_BIT0_TO_BIT1_8821C)
  1379. #define BIT_SET_REG_VTUNE33_BIT0_TO_BIT1_8821C(x, v) \
  1380. (BIT_CLEAR_REG_VTUNE33_BIT0_TO_BIT1_8821C(x) | \
  1381. BIT_REG_VTUNE33_BIT0_TO_BIT1_8821C(v))
  1382. #define BIT_SHIFT_REG_STANDBY33_BIT0_TO_BIT1_8821C 10
  1383. #define BIT_MASK_REG_STANDBY33_BIT0_TO_BIT1_8821C 0x3
  1384. #define BIT_REG_STANDBY33_BIT0_TO_BIT1_8821C(x) \
  1385. (((x) & BIT_MASK_REG_STANDBY33_BIT0_TO_BIT1_8821C) \
  1386. << BIT_SHIFT_REG_STANDBY33_BIT0_TO_BIT1_8821C)
  1387. #define BITS_REG_STANDBY33_BIT0_TO_BIT1_8821C \
  1388. (BIT_MASK_REG_STANDBY33_BIT0_TO_BIT1_8821C \
  1389. << BIT_SHIFT_REG_STANDBY33_BIT0_TO_BIT1_8821C)
  1390. #define BIT_CLEAR_REG_STANDBY33_BIT0_TO_BIT1_8821C(x) \
  1391. ((x) & (~BITS_REG_STANDBY33_BIT0_TO_BIT1_8821C))
  1392. #define BIT_GET_REG_STANDBY33_BIT0_TO_BIT1_8821C(x) \
  1393. (((x) >> BIT_SHIFT_REG_STANDBY33_BIT0_TO_BIT1_8821C) & \
  1394. BIT_MASK_REG_STANDBY33_BIT0_TO_BIT1_8821C)
  1395. #define BIT_SET_REG_STANDBY33_BIT0_TO_BIT1_8821C(x, v) \
  1396. (BIT_CLEAR_REG_STANDBY33_BIT0_TO_BIT1_8821C(x) | \
  1397. BIT_REG_STANDBY33_BIT0_TO_BIT1_8821C(v))
  1398. #define BIT_SHIFT_REG_LOAD33_BIT0_TO_BIT1_8821C 8
  1399. #define BIT_MASK_REG_LOAD33_BIT0_TO_BIT1_8821C 0x3
  1400. #define BIT_REG_LOAD33_BIT0_TO_BIT1_8821C(x) \
  1401. (((x) & BIT_MASK_REG_LOAD33_BIT0_TO_BIT1_8821C) \
  1402. << BIT_SHIFT_REG_LOAD33_BIT0_TO_BIT1_8821C)
  1403. #define BITS_REG_LOAD33_BIT0_TO_BIT1_8821C \
  1404. (BIT_MASK_REG_LOAD33_BIT0_TO_BIT1_8821C \
  1405. << BIT_SHIFT_REG_LOAD33_BIT0_TO_BIT1_8821C)
  1406. #define BIT_CLEAR_REG_LOAD33_BIT0_TO_BIT1_8821C(x) \
  1407. ((x) & (~BITS_REG_LOAD33_BIT0_TO_BIT1_8821C))
  1408. #define BIT_GET_REG_LOAD33_BIT0_TO_BIT1_8821C(x) \
  1409. (((x) >> BIT_SHIFT_REG_LOAD33_BIT0_TO_BIT1_8821C) & \
  1410. BIT_MASK_REG_LOAD33_BIT0_TO_BIT1_8821C)
  1411. #define BIT_SET_REG_LOAD33_BIT0_TO_BIT1_8821C(x, v) \
  1412. (BIT_CLEAR_REG_LOAD33_BIT0_TO_BIT1_8821C(x) | \
  1413. BIT_REG_LOAD33_BIT0_TO_BIT1_8821C(v))
  1414. #define BIT_REG_BYPASS_L_8821C BIT(7)
  1415. #define BIT_REG_LDOF_L_8821C BIT(6)
  1416. #define BIT_REG_OCPS_L_8821C BIT(5)
  1417. #define BIT_ARENB_L_8821C BIT(3)
  1418. #define BIT_SHIFT_CFC_L_8821C 1
  1419. #define BIT_MASK_CFC_L_8821C 0x3
  1420. #define BIT_CFC_L_8821C(x) \
  1421. (((x) & BIT_MASK_CFC_L_8821C) << BIT_SHIFT_CFC_L_8821C)
  1422. #define BITS_CFC_L_8821C (BIT_MASK_CFC_L_8821C << BIT_SHIFT_CFC_L_8821C)
  1423. #define BIT_CLEAR_CFC_L_8821C(x) ((x) & (~BITS_CFC_L_8821C))
  1424. #define BIT_GET_CFC_L_8821C(x) \
  1425. (((x) >> BIT_SHIFT_CFC_L_8821C) & BIT_MASK_CFC_L_8821C)
  1426. #define BIT_SET_CFC_L_8821C(x, v) \
  1427. (BIT_CLEAR_CFC_L_8821C(x) | BIT_CFC_L_8821C(v))
  1428. #define BIT_REG_TYPE_L_8821C BIT(0)
  1429. /* 2 REG_MCUFW_CTRL_8821C */
  1430. #define BIT_SHIFT_RPWM_8821C 24
  1431. #define BIT_MASK_RPWM_8821C 0xff
  1432. #define BIT_RPWM_8821C(x) (((x) & BIT_MASK_RPWM_8821C) << BIT_SHIFT_RPWM_8821C)
  1433. #define BITS_RPWM_8821C (BIT_MASK_RPWM_8821C << BIT_SHIFT_RPWM_8821C)
  1434. #define BIT_CLEAR_RPWM_8821C(x) ((x) & (~BITS_RPWM_8821C))
  1435. #define BIT_GET_RPWM_8821C(x) \
  1436. (((x) >> BIT_SHIFT_RPWM_8821C) & BIT_MASK_RPWM_8821C)
  1437. #define BIT_SET_RPWM_8821C(x, v) (BIT_CLEAR_RPWM_8821C(x) | BIT_RPWM_8821C(v))
  1438. #define BIT_ANA_PORT_EN_8821C BIT(22)
  1439. #define BIT_MAC_PORT_EN_8821C BIT(21)
  1440. #define BIT_BOOT_FSPI_EN_8821C BIT(20)
  1441. #define BIT_ROM_DLEN_8821C BIT(19)
  1442. #define BIT_SHIFT_ROM_PGE_8821C 16
  1443. #define BIT_MASK_ROM_PGE_8821C 0x7
  1444. #define BIT_ROM_PGE_8821C(x) \
  1445. (((x) & BIT_MASK_ROM_PGE_8821C) << BIT_SHIFT_ROM_PGE_8821C)
  1446. #define BITS_ROM_PGE_8821C (BIT_MASK_ROM_PGE_8821C << BIT_SHIFT_ROM_PGE_8821C)
  1447. #define BIT_CLEAR_ROM_PGE_8821C(x) ((x) & (~BITS_ROM_PGE_8821C))
  1448. #define BIT_GET_ROM_PGE_8821C(x) \
  1449. (((x) >> BIT_SHIFT_ROM_PGE_8821C) & BIT_MASK_ROM_PGE_8821C)
  1450. #define BIT_SET_ROM_PGE_8821C(x, v) \
  1451. (BIT_CLEAR_ROM_PGE_8821C(x) | BIT_ROM_PGE_8821C(v))
  1452. #define BIT_FW_INIT_RDY_8821C BIT(15)
  1453. #define BIT_FW_DW_RDY_8821C BIT(14)
  1454. #define BIT_SHIFT_CPU_CLK_SEL_8821C 12
  1455. #define BIT_MASK_CPU_CLK_SEL_8821C 0x3
  1456. #define BIT_CPU_CLK_SEL_8821C(x) \
  1457. (((x) & BIT_MASK_CPU_CLK_SEL_8821C) << BIT_SHIFT_CPU_CLK_SEL_8821C)
  1458. #define BITS_CPU_CLK_SEL_8821C \
  1459. (BIT_MASK_CPU_CLK_SEL_8821C << BIT_SHIFT_CPU_CLK_SEL_8821C)
  1460. #define BIT_CLEAR_CPU_CLK_SEL_8821C(x) ((x) & (~BITS_CPU_CLK_SEL_8821C))
  1461. #define BIT_GET_CPU_CLK_SEL_8821C(x) \
  1462. (((x) >> BIT_SHIFT_CPU_CLK_SEL_8821C) & BIT_MASK_CPU_CLK_SEL_8821C)
  1463. #define BIT_SET_CPU_CLK_SEL_8821C(x, v) \
  1464. (BIT_CLEAR_CPU_CLK_SEL_8821C(x) | BIT_CPU_CLK_SEL_8821C(v))
  1465. #define BIT_CCLK_CHG_MASK_8821C BIT(11)
  1466. #define BIT_EMEM__TXBUF_CHKSUM_OK_8821C BIT(10)
  1467. #define BIT_EMEM_TXBUF_DW_RDY_8821C BIT(9)
  1468. #define BIT_EMEM_CHKSUM_OK_8821C BIT(8)
  1469. #define BIT_EMEM_DW_OK_8821C BIT(7)
  1470. #define BIT_DMEM_CHKSUM_OK_8821C BIT(6)
  1471. #define BIT_DMEM_DW_OK_8821C BIT(5)
  1472. #define BIT_IMEM_CHKSUM_OK_8821C BIT(4)
  1473. #define BIT_IMEM_DW_OK_8821C BIT(3)
  1474. #define BIT_IMEM_BOOT_LOAD_CHKSUM_OK_8821C BIT(2)
  1475. #define BIT_IMEM_BOOT_LOAD_DW_OK_8821C BIT(1)
  1476. #define BIT_MCUFWDL_EN_8821C BIT(0)
  1477. /* 2 REG_MCU_TST_CFG_8821C */
  1478. #define BIT_SHIFT_C2H_MSG_8821C 0
  1479. #define BIT_MASK_C2H_MSG_8821C 0xffff
  1480. #define BIT_C2H_MSG_8821C(x) \
  1481. (((x) & BIT_MASK_C2H_MSG_8821C) << BIT_SHIFT_C2H_MSG_8821C)
  1482. #define BITS_C2H_MSG_8821C (BIT_MASK_C2H_MSG_8821C << BIT_SHIFT_C2H_MSG_8821C)
  1483. #define BIT_CLEAR_C2H_MSG_8821C(x) ((x) & (~BITS_C2H_MSG_8821C))
  1484. #define BIT_GET_C2H_MSG_8821C(x) \
  1485. (((x) >> BIT_SHIFT_C2H_MSG_8821C) & BIT_MASK_C2H_MSG_8821C)
  1486. #define BIT_SET_C2H_MSG_8821C(x, v) \
  1487. (BIT_CLEAR_C2H_MSG_8821C(x) | BIT_C2H_MSG_8821C(v))
  1488. /* 2 REG_HMEBOX_E0_E1_8821C */
  1489. #define BIT_SHIFT_HOST_MSG_E1_8821C 16
  1490. #define BIT_MASK_HOST_MSG_E1_8821C 0xffff
  1491. #define BIT_HOST_MSG_E1_8821C(x) \
  1492. (((x) & BIT_MASK_HOST_MSG_E1_8821C) << BIT_SHIFT_HOST_MSG_E1_8821C)
  1493. #define BITS_HOST_MSG_E1_8821C \
  1494. (BIT_MASK_HOST_MSG_E1_8821C << BIT_SHIFT_HOST_MSG_E1_8821C)
  1495. #define BIT_CLEAR_HOST_MSG_E1_8821C(x) ((x) & (~BITS_HOST_MSG_E1_8821C))
  1496. #define BIT_GET_HOST_MSG_E1_8821C(x) \
  1497. (((x) >> BIT_SHIFT_HOST_MSG_E1_8821C) & BIT_MASK_HOST_MSG_E1_8821C)
  1498. #define BIT_SET_HOST_MSG_E1_8821C(x, v) \
  1499. (BIT_CLEAR_HOST_MSG_E1_8821C(x) | BIT_HOST_MSG_E1_8821C(v))
  1500. #define BIT_SHIFT_HOST_MSG_E0_8821C 0
  1501. #define BIT_MASK_HOST_MSG_E0_8821C 0xffff
  1502. #define BIT_HOST_MSG_E0_8821C(x) \
  1503. (((x) & BIT_MASK_HOST_MSG_E0_8821C) << BIT_SHIFT_HOST_MSG_E0_8821C)
  1504. #define BITS_HOST_MSG_E0_8821C \
  1505. (BIT_MASK_HOST_MSG_E0_8821C << BIT_SHIFT_HOST_MSG_E0_8821C)
  1506. #define BIT_CLEAR_HOST_MSG_E0_8821C(x) ((x) & (~BITS_HOST_MSG_E0_8821C))
  1507. #define BIT_GET_HOST_MSG_E0_8821C(x) \
  1508. (((x) >> BIT_SHIFT_HOST_MSG_E0_8821C) & BIT_MASK_HOST_MSG_E0_8821C)
  1509. #define BIT_SET_HOST_MSG_E0_8821C(x, v) \
  1510. (BIT_CLEAR_HOST_MSG_E0_8821C(x) | BIT_HOST_MSG_E0_8821C(v))
  1511. /* 2 REG_HMEBOX_E2_E3_8821C */
  1512. #define BIT_SHIFT_HOST_MSG_E3_8821C 16
  1513. #define BIT_MASK_HOST_MSG_E3_8821C 0xffff
  1514. #define BIT_HOST_MSG_E3_8821C(x) \
  1515. (((x) & BIT_MASK_HOST_MSG_E3_8821C) << BIT_SHIFT_HOST_MSG_E3_8821C)
  1516. #define BITS_HOST_MSG_E3_8821C \
  1517. (BIT_MASK_HOST_MSG_E3_8821C << BIT_SHIFT_HOST_MSG_E3_8821C)
  1518. #define BIT_CLEAR_HOST_MSG_E3_8821C(x) ((x) & (~BITS_HOST_MSG_E3_8821C))
  1519. #define BIT_GET_HOST_MSG_E3_8821C(x) \
  1520. (((x) >> BIT_SHIFT_HOST_MSG_E3_8821C) & BIT_MASK_HOST_MSG_E3_8821C)
  1521. #define BIT_SET_HOST_MSG_E3_8821C(x, v) \
  1522. (BIT_CLEAR_HOST_MSG_E3_8821C(x) | BIT_HOST_MSG_E3_8821C(v))
  1523. #define BIT_SHIFT_HOST_MSG_E2_8821C 0
  1524. #define BIT_MASK_HOST_MSG_E2_8821C 0xffff
  1525. #define BIT_HOST_MSG_E2_8821C(x) \
  1526. (((x) & BIT_MASK_HOST_MSG_E2_8821C) << BIT_SHIFT_HOST_MSG_E2_8821C)
  1527. #define BITS_HOST_MSG_E2_8821C \
  1528. (BIT_MASK_HOST_MSG_E2_8821C << BIT_SHIFT_HOST_MSG_E2_8821C)
  1529. #define BIT_CLEAR_HOST_MSG_E2_8821C(x) ((x) & (~BITS_HOST_MSG_E2_8821C))
  1530. #define BIT_GET_HOST_MSG_E2_8821C(x) \
  1531. (((x) >> BIT_SHIFT_HOST_MSG_E2_8821C) & BIT_MASK_HOST_MSG_E2_8821C)
  1532. #define BIT_SET_HOST_MSG_E2_8821C(x, v) \
  1533. (BIT_CLEAR_HOST_MSG_E2_8821C(x) | BIT_HOST_MSG_E2_8821C(v))
  1534. /* 2 REG_WLLPS_CTRL_8821C */
  1535. #define BIT_WLLPSOP_EABM_8821C BIT(31)
  1536. #define BIT_WLLPSOP_ACKF_8821C BIT(30)
  1537. #define BIT_WLLPSOP_DLDM_8821C BIT(29)
  1538. #define BIT_WLLPSOP_ESWR_8821C BIT(28)
  1539. #define BIT_WLLPSOP_PWMM_8821C BIT(27)
  1540. #define BIT_WLLPSOP_EECK_8821C BIT(26)
  1541. #define BIT_WLLPSOP_WLMACOFF_8821C BIT(25)
  1542. #define BIT_WLLPSOP_EXTAL_8821C BIT(24)
  1543. #define BIT_WL_SYNPON_VOLTSPDN_8821C BIT(23)
  1544. #define BIT_WLLPSOP_WLBBOFF_8821C BIT(22)
  1545. #define BIT_WLLPSOP_WLMEM_DS_8821C BIT(21)
  1546. #define BIT_SHIFT_LPLDH12_VADJ_STEP_DN_8821C 12
  1547. #define BIT_MASK_LPLDH12_VADJ_STEP_DN_8821C 0xf
  1548. #define BIT_LPLDH12_VADJ_STEP_DN_8821C(x) \
  1549. (((x) & BIT_MASK_LPLDH12_VADJ_STEP_DN_8821C) \
  1550. << BIT_SHIFT_LPLDH12_VADJ_STEP_DN_8821C)
  1551. #define BITS_LPLDH12_VADJ_STEP_DN_8821C \
  1552. (BIT_MASK_LPLDH12_VADJ_STEP_DN_8821C \
  1553. << BIT_SHIFT_LPLDH12_VADJ_STEP_DN_8821C)
  1554. #define BIT_CLEAR_LPLDH12_VADJ_STEP_DN_8821C(x) \
  1555. ((x) & (~BITS_LPLDH12_VADJ_STEP_DN_8821C))
  1556. #define BIT_GET_LPLDH12_VADJ_STEP_DN_8821C(x) \
  1557. (((x) >> BIT_SHIFT_LPLDH12_VADJ_STEP_DN_8821C) & \
  1558. BIT_MASK_LPLDH12_VADJ_STEP_DN_8821C)
  1559. #define BIT_SET_LPLDH12_VADJ_STEP_DN_8821C(x, v) \
  1560. (BIT_CLEAR_LPLDH12_VADJ_STEP_DN_8821C(x) | \
  1561. BIT_LPLDH12_VADJ_STEP_DN_8821C(v))
  1562. #define BIT_SHIFT_V15ADJ_L1_STEP_DN_8821C 8
  1563. #define BIT_MASK_V15ADJ_L1_STEP_DN_8821C 0x7
  1564. #define BIT_V15ADJ_L1_STEP_DN_8821C(x) \
  1565. (((x) & BIT_MASK_V15ADJ_L1_STEP_DN_8821C) \
  1566. << BIT_SHIFT_V15ADJ_L1_STEP_DN_8821C)
  1567. #define BITS_V15ADJ_L1_STEP_DN_8821C \
  1568. (BIT_MASK_V15ADJ_L1_STEP_DN_8821C << BIT_SHIFT_V15ADJ_L1_STEP_DN_8821C)
  1569. #define BIT_CLEAR_V15ADJ_L1_STEP_DN_8821C(x) \
  1570. ((x) & (~BITS_V15ADJ_L1_STEP_DN_8821C))
  1571. #define BIT_GET_V15ADJ_L1_STEP_DN_8821C(x) \
  1572. (((x) >> BIT_SHIFT_V15ADJ_L1_STEP_DN_8821C) & \
  1573. BIT_MASK_V15ADJ_L1_STEP_DN_8821C)
  1574. #define BIT_SET_V15ADJ_L1_STEP_DN_8821C(x, v) \
  1575. (BIT_CLEAR_V15ADJ_L1_STEP_DN_8821C(x) | BIT_V15ADJ_L1_STEP_DN_8821C(v))
  1576. #define BIT_REGU_32K_CLK_EN_8821C BIT(1)
  1577. #define BIT_WL_LPS_EN_8821C BIT(0)
  1578. /* 2 REG_AFE_CTRL5_8821C */
  1579. #define BIT_BB_DBG_SEL_AFE_SDM_BIT0_8821C BIT(31)
  1580. #define BIT_ORDER_SDM_8821C BIT(30)
  1581. #define BIT_RFE_SEL_SDM_8821C BIT(29)
  1582. #define BIT_SHIFT_REF_SEL_8821C 25
  1583. #define BIT_MASK_REF_SEL_8821C 0xf
  1584. #define BIT_REF_SEL_8821C(x) \
  1585. (((x) & BIT_MASK_REF_SEL_8821C) << BIT_SHIFT_REF_SEL_8821C)
  1586. #define BITS_REF_SEL_8821C (BIT_MASK_REF_SEL_8821C << BIT_SHIFT_REF_SEL_8821C)
  1587. #define BIT_CLEAR_REF_SEL_8821C(x) ((x) & (~BITS_REF_SEL_8821C))
  1588. #define BIT_GET_REF_SEL_8821C(x) \
  1589. (((x) >> BIT_SHIFT_REF_SEL_8821C) & BIT_MASK_REF_SEL_8821C)
  1590. #define BIT_SET_REF_SEL_8821C(x, v) \
  1591. (BIT_CLEAR_REF_SEL_8821C(x) | BIT_REF_SEL_8821C(v))
  1592. #define BIT_SHIFT_F0F_SDM_8821C 12
  1593. #define BIT_MASK_F0F_SDM_8821C 0x1fff
  1594. #define BIT_F0F_SDM_8821C(x) \
  1595. (((x) & BIT_MASK_F0F_SDM_8821C) << BIT_SHIFT_F0F_SDM_8821C)
  1596. #define BITS_F0F_SDM_8821C (BIT_MASK_F0F_SDM_8821C << BIT_SHIFT_F0F_SDM_8821C)
  1597. #define BIT_CLEAR_F0F_SDM_8821C(x) ((x) & (~BITS_F0F_SDM_8821C))
  1598. #define BIT_GET_F0F_SDM_8821C(x) \
  1599. (((x) >> BIT_SHIFT_F0F_SDM_8821C) & BIT_MASK_F0F_SDM_8821C)
  1600. #define BIT_SET_F0F_SDM_8821C(x, v) \
  1601. (BIT_CLEAR_F0F_SDM_8821C(x) | BIT_F0F_SDM_8821C(v))
  1602. #define BIT_SHIFT_F0N_SDM_8821C 9
  1603. #define BIT_MASK_F0N_SDM_8821C 0x7
  1604. #define BIT_F0N_SDM_8821C(x) \
  1605. (((x) & BIT_MASK_F0N_SDM_8821C) << BIT_SHIFT_F0N_SDM_8821C)
  1606. #define BITS_F0N_SDM_8821C (BIT_MASK_F0N_SDM_8821C << BIT_SHIFT_F0N_SDM_8821C)
  1607. #define BIT_CLEAR_F0N_SDM_8821C(x) ((x) & (~BITS_F0N_SDM_8821C))
  1608. #define BIT_GET_F0N_SDM_8821C(x) \
  1609. (((x) >> BIT_SHIFT_F0N_SDM_8821C) & BIT_MASK_F0N_SDM_8821C)
  1610. #define BIT_SET_F0N_SDM_8821C(x, v) \
  1611. (BIT_CLEAR_F0N_SDM_8821C(x) | BIT_F0N_SDM_8821C(v))
  1612. #define BIT_SHIFT_DIVN_SDM_8821C 3
  1613. #define BIT_MASK_DIVN_SDM_8821C 0x3f
  1614. #define BIT_DIVN_SDM_8821C(x) \
  1615. (((x) & BIT_MASK_DIVN_SDM_8821C) << BIT_SHIFT_DIVN_SDM_8821C)
  1616. #define BITS_DIVN_SDM_8821C \
  1617. (BIT_MASK_DIVN_SDM_8821C << BIT_SHIFT_DIVN_SDM_8821C)
  1618. #define BIT_CLEAR_DIVN_SDM_8821C(x) ((x) & (~BITS_DIVN_SDM_8821C))
  1619. #define BIT_GET_DIVN_SDM_8821C(x) \
  1620. (((x) >> BIT_SHIFT_DIVN_SDM_8821C) & BIT_MASK_DIVN_SDM_8821C)
  1621. #define BIT_SET_DIVN_SDM_8821C(x, v) \
  1622. (BIT_CLEAR_DIVN_SDM_8821C(x) | BIT_DIVN_SDM_8821C(v))
  1623. /* 2 REG_GPIO_DEBOUNCE_CTRL_8821C */
  1624. #define BIT_WLGP_DBC1EN_8821C BIT(15)
  1625. #define BIT_SHIFT_WLGP_DBC1_8821C 8
  1626. #define BIT_MASK_WLGP_DBC1_8821C 0xf
  1627. #define BIT_WLGP_DBC1_8821C(x) \
  1628. (((x) & BIT_MASK_WLGP_DBC1_8821C) << BIT_SHIFT_WLGP_DBC1_8821C)
  1629. #define BITS_WLGP_DBC1_8821C \
  1630. (BIT_MASK_WLGP_DBC1_8821C << BIT_SHIFT_WLGP_DBC1_8821C)
  1631. #define BIT_CLEAR_WLGP_DBC1_8821C(x) ((x) & (~BITS_WLGP_DBC1_8821C))
  1632. #define BIT_GET_WLGP_DBC1_8821C(x) \
  1633. (((x) >> BIT_SHIFT_WLGP_DBC1_8821C) & BIT_MASK_WLGP_DBC1_8821C)
  1634. #define BIT_SET_WLGP_DBC1_8821C(x, v) \
  1635. (BIT_CLEAR_WLGP_DBC1_8821C(x) | BIT_WLGP_DBC1_8821C(v))
  1636. #define BIT_WLGP_DBC0EN_8821C BIT(7)
  1637. #define BIT_SHIFT_WLGP_DBC0_8821C 0
  1638. #define BIT_MASK_WLGP_DBC0_8821C 0xf
  1639. #define BIT_WLGP_DBC0_8821C(x) \
  1640. (((x) & BIT_MASK_WLGP_DBC0_8821C) << BIT_SHIFT_WLGP_DBC0_8821C)
  1641. #define BITS_WLGP_DBC0_8821C \
  1642. (BIT_MASK_WLGP_DBC0_8821C << BIT_SHIFT_WLGP_DBC0_8821C)
  1643. #define BIT_CLEAR_WLGP_DBC0_8821C(x) ((x) & (~BITS_WLGP_DBC0_8821C))
  1644. #define BIT_GET_WLGP_DBC0_8821C(x) \
  1645. (((x) >> BIT_SHIFT_WLGP_DBC0_8821C) & BIT_MASK_WLGP_DBC0_8821C)
  1646. #define BIT_SET_WLGP_DBC0_8821C(x, v) \
  1647. (BIT_CLEAR_WLGP_DBC0_8821C(x) | BIT_WLGP_DBC0_8821C(v))
  1648. /* 2 REG_RPWM2_8821C */
  1649. #define BIT_SHIFT_RPWM2_8821C 16
  1650. #define BIT_MASK_RPWM2_8821C 0xffff
  1651. #define BIT_RPWM2_8821C(x) \
  1652. (((x) & BIT_MASK_RPWM2_8821C) << BIT_SHIFT_RPWM2_8821C)
  1653. #define BITS_RPWM2_8821C (BIT_MASK_RPWM2_8821C << BIT_SHIFT_RPWM2_8821C)
  1654. #define BIT_CLEAR_RPWM2_8821C(x) ((x) & (~BITS_RPWM2_8821C))
  1655. #define BIT_GET_RPWM2_8821C(x) \
  1656. (((x) >> BIT_SHIFT_RPWM2_8821C) & BIT_MASK_RPWM2_8821C)
  1657. #define BIT_SET_RPWM2_8821C(x, v) \
  1658. (BIT_CLEAR_RPWM2_8821C(x) | BIT_RPWM2_8821C(v))
  1659. /* 2 REG_SYSON_FSM_MON_8821C */
  1660. #define BIT_SHIFT_FSM_MON_SEL_8821C 24
  1661. #define BIT_MASK_FSM_MON_SEL_8821C 0x7
  1662. #define BIT_FSM_MON_SEL_8821C(x) \
  1663. (((x) & BIT_MASK_FSM_MON_SEL_8821C) << BIT_SHIFT_FSM_MON_SEL_8821C)
  1664. #define BITS_FSM_MON_SEL_8821C \
  1665. (BIT_MASK_FSM_MON_SEL_8821C << BIT_SHIFT_FSM_MON_SEL_8821C)
  1666. #define BIT_CLEAR_FSM_MON_SEL_8821C(x) ((x) & (~BITS_FSM_MON_SEL_8821C))
  1667. #define BIT_GET_FSM_MON_SEL_8821C(x) \
  1668. (((x) >> BIT_SHIFT_FSM_MON_SEL_8821C) & BIT_MASK_FSM_MON_SEL_8821C)
  1669. #define BIT_SET_FSM_MON_SEL_8821C(x, v) \
  1670. (BIT_CLEAR_FSM_MON_SEL_8821C(x) | BIT_FSM_MON_SEL_8821C(v))
  1671. #define BIT_DOP_ELDO_8821C BIT(23)
  1672. #define BIT_FSM_MON_UPD_8821C BIT(15)
  1673. #define BIT_SHIFT_FSM_PAR_8821C 0
  1674. #define BIT_MASK_FSM_PAR_8821C 0x7fff
  1675. #define BIT_FSM_PAR_8821C(x) \
  1676. (((x) & BIT_MASK_FSM_PAR_8821C) << BIT_SHIFT_FSM_PAR_8821C)
  1677. #define BITS_FSM_PAR_8821C (BIT_MASK_FSM_PAR_8821C << BIT_SHIFT_FSM_PAR_8821C)
  1678. #define BIT_CLEAR_FSM_PAR_8821C(x) ((x) & (~BITS_FSM_PAR_8821C))
  1679. #define BIT_GET_FSM_PAR_8821C(x) \
  1680. (((x) >> BIT_SHIFT_FSM_PAR_8821C) & BIT_MASK_FSM_PAR_8821C)
  1681. #define BIT_SET_FSM_PAR_8821C(x, v) \
  1682. (BIT_CLEAR_FSM_PAR_8821C(x) | BIT_FSM_PAR_8821C(v))
  1683. /* 2 REG_AFE_CTRL6_8821C */
  1684. #define BIT_SHIFT_BB_DBG_SEL_AFE_SDM_BIT3_1_8821C 0
  1685. #define BIT_MASK_BB_DBG_SEL_AFE_SDM_BIT3_1_8821C 0x7
  1686. #define BIT_BB_DBG_SEL_AFE_SDM_BIT3_1_8821C(x) \
  1687. (((x) & BIT_MASK_BB_DBG_SEL_AFE_SDM_BIT3_1_8821C) \
  1688. << BIT_SHIFT_BB_DBG_SEL_AFE_SDM_BIT3_1_8821C)
  1689. #define BITS_BB_DBG_SEL_AFE_SDM_BIT3_1_8821C \
  1690. (BIT_MASK_BB_DBG_SEL_AFE_SDM_BIT3_1_8821C \
  1691. << BIT_SHIFT_BB_DBG_SEL_AFE_SDM_BIT3_1_8821C)
  1692. #define BIT_CLEAR_BB_DBG_SEL_AFE_SDM_BIT3_1_8821C(x) \
  1693. ((x) & (~BITS_BB_DBG_SEL_AFE_SDM_BIT3_1_8821C))
  1694. #define BIT_GET_BB_DBG_SEL_AFE_SDM_BIT3_1_8821C(x) \
  1695. (((x) >> BIT_SHIFT_BB_DBG_SEL_AFE_SDM_BIT3_1_8821C) & \
  1696. BIT_MASK_BB_DBG_SEL_AFE_SDM_BIT3_1_8821C)
  1697. #define BIT_SET_BB_DBG_SEL_AFE_SDM_BIT3_1_8821C(x, v) \
  1698. (BIT_CLEAR_BB_DBG_SEL_AFE_SDM_BIT3_1_8821C(x) | \
  1699. BIT_BB_DBG_SEL_AFE_SDM_BIT3_1_8821C(v))
  1700. /* 2 REG_PMC_DBG_CTRL1_8821C */
  1701. #define BIT_BT_INT_EN_8821C BIT(31)
  1702. #define BIT_SHIFT_RD_WR_WIFI_BT_INFO_8821C 16
  1703. #define BIT_MASK_RD_WR_WIFI_BT_INFO_8821C 0x7fff
  1704. #define BIT_RD_WR_WIFI_BT_INFO_8821C(x) \
  1705. (((x) & BIT_MASK_RD_WR_WIFI_BT_INFO_8821C) \
  1706. << BIT_SHIFT_RD_WR_WIFI_BT_INFO_8821C)
  1707. #define BITS_RD_WR_WIFI_BT_INFO_8821C \
  1708. (BIT_MASK_RD_WR_WIFI_BT_INFO_8821C \
  1709. << BIT_SHIFT_RD_WR_WIFI_BT_INFO_8821C)
  1710. #define BIT_CLEAR_RD_WR_WIFI_BT_INFO_8821C(x) \
  1711. ((x) & (~BITS_RD_WR_WIFI_BT_INFO_8821C))
  1712. #define BIT_GET_RD_WR_WIFI_BT_INFO_8821C(x) \
  1713. (((x) >> BIT_SHIFT_RD_WR_WIFI_BT_INFO_8821C) & \
  1714. BIT_MASK_RD_WR_WIFI_BT_INFO_8821C)
  1715. #define BIT_SET_RD_WR_WIFI_BT_INFO_8821C(x, v) \
  1716. (BIT_CLEAR_RD_WR_WIFI_BT_INFO_8821C(x) | \
  1717. BIT_RD_WR_WIFI_BT_INFO_8821C(v))
  1718. #define BIT_PMC_WR_OVF_8821C BIT(8)
  1719. #define BIT_SHIFT_WLPMC_ERRINT_8821C 0
  1720. #define BIT_MASK_WLPMC_ERRINT_8821C 0xff
  1721. #define BIT_WLPMC_ERRINT_8821C(x) \
  1722. (((x) & BIT_MASK_WLPMC_ERRINT_8821C) << BIT_SHIFT_WLPMC_ERRINT_8821C)
  1723. #define BITS_WLPMC_ERRINT_8821C \
  1724. (BIT_MASK_WLPMC_ERRINT_8821C << BIT_SHIFT_WLPMC_ERRINT_8821C)
  1725. #define BIT_CLEAR_WLPMC_ERRINT_8821C(x) ((x) & (~BITS_WLPMC_ERRINT_8821C))
  1726. #define BIT_GET_WLPMC_ERRINT_8821C(x) \
  1727. (((x) >> BIT_SHIFT_WLPMC_ERRINT_8821C) & BIT_MASK_WLPMC_ERRINT_8821C)
  1728. #define BIT_SET_WLPMC_ERRINT_8821C(x, v) \
  1729. (BIT_CLEAR_WLPMC_ERRINT_8821C(x) | BIT_WLPMC_ERRINT_8821C(v))
  1730. /* 2 REG_AFE_CTRL7_8821C */
  1731. #define BIT_SHIFT_SEL_V_8821C 30
  1732. #define BIT_MASK_SEL_V_8821C 0x3
  1733. #define BIT_SEL_V_8821C(x) \
  1734. (((x) & BIT_MASK_SEL_V_8821C) << BIT_SHIFT_SEL_V_8821C)
  1735. #define BITS_SEL_V_8821C (BIT_MASK_SEL_V_8821C << BIT_SHIFT_SEL_V_8821C)
  1736. #define BIT_CLEAR_SEL_V_8821C(x) ((x) & (~BITS_SEL_V_8821C))
  1737. #define BIT_GET_SEL_V_8821C(x) \
  1738. (((x) >> BIT_SHIFT_SEL_V_8821C) & BIT_MASK_SEL_V_8821C)
  1739. #define BIT_SET_SEL_V_8821C(x, v) \
  1740. (BIT_CLEAR_SEL_V_8821C(x) | BIT_SEL_V_8821C(v))
  1741. #define BIT_SEL_LDO_PC_8821C BIT(29)
  1742. #define BIT_SHIFT_CK_MON_SEL_8821C 26
  1743. #define BIT_MASK_CK_MON_SEL_8821C 0x7
  1744. #define BIT_CK_MON_SEL_8821C(x) \
  1745. (((x) & BIT_MASK_CK_MON_SEL_8821C) << BIT_SHIFT_CK_MON_SEL_8821C)
  1746. #define BITS_CK_MON_SEL_8821C \
  1747. (BIT_MASK_CK_MON_SEL_8821C << BIT_SHIFT_CK_MON_SEL_8821C)
  1748. #define BIT_CLEAR_CK_MON_SEL_8821C(x) ((x) & (~BITS_CK_MON_SEL_8821C))
  1749. #define BIT_GET_CK_MON_SEL_8821C(x) \
  1750. (((x) >> BIT_SHIFT_CK_MON_SEL_8821C) & BIT_MASK_CK_MON_SEL_8821C)
  1751. #define BIT_SET_CK_MON_SEL_8821C(x, v) \
  1752. (BIT_CLEAR_CK_MON_SEL_8821C(x) | BIT_CK_MON_SEL_8821C(v))
  1753. #define BIT_CK_MON_EN_8821C BIT(25)
  1754. #define BIT_FREF_EDGE_8821C BIT(24)
  1755. #define BIT_CK320M_EN_8821C BIT(23)
  1756. #define BIT_CK_5M_EN_8821C BIT(22)
  1757. #define BIT_TESTEN_8821C BIT(21)
  1758. /* 2 REG_HIMR0_8821C */
  1759. #define BIT_TIMEOUT_INTERRUPT2_MASK_8821C BIT(31)
  1760. #define BIT_TIMEOUT_INTERRUTP1_MASK_8821C BIT(30)
  1761. #define BIT_PSTIMEOUT_MSK_8821C BIT(29)
  1762. #define BIT_GTINT4_MSK_8821C BIT(28)
  1763. #define BIT_GTINT3_MSK_8821C BIT(27)
  1764. #define BIT_TXBCN0ERR_MSK_8821C BIT(26)
  1765. #define BIT_TXBCN0OK_MSK_8821C BIT(25)
  1766. #define BIT_TSF_BIT32_TOGGLE_MSK_8821C BIT(24)
  1767. #define BIT_BCNDMAINT0_MSK_8821C BIT(20)
  1768. #define BIT_BCNDERR0_MSK_8821C BIT(16)
  1769. #define BIT_HSISR_IND_ON_INT_MSK_8821C BIT(15)
  1770. #define BIT_BCNDMAINT_E_MSK_8821C BIT(14)
  1771. #define BIT_CTWEND_MSK_8821C BIT(12)
  1772. #define BIT_HISR1_IND_MSK_8821C BIT(11)
  1773. #define BIT_C2HCMD_MSK_8821C BIT(10)
  1774. #define BIT_CPWM2_MSK_8821C BIT(9)
  1775. #define BIT_CPWM_MSK_8821C BIT(8)
  1776. #define BIT_HIGHDOK_MSK_8821C BIT(7)
  1777. #define BIT_MGTDOK_MSK_8821C BIT(6)
  1778. #define BIT_BKDOK_MSK_8821C BIT(5)
  1779. #define BIT_BEDOK_MSK_8821C BIT(4)
  1780. #define BIT_VIDOK_MSK_8821C BIT(3)
  1781. #define BIT_VODOK_MSK_8821C BIT(2)
  1782. #define BIT_RDU_MSK_8821C BIT(1)
  1783. #define BIT_RXOK_MSK_8821C BIT(0)
  1784. /* 2 REG_HISR0_8821C */
  1785. #define BIT_PSTIMEOUT2_8821C BIT(31)
  1786. #define BIT_PSTIMEOUT1_8821C BIT(30)
  1787. #define BIT_PSTIMEOUT_8821C BIT(29)
  1788. #define BIT_GTINT4_8821C BIT(28)
  1789. #define BIT_GTINT3_8821C BIT(27)
  1790. #define BIT_TXBCN0ERR_8821C BIT(26)
  1791. #define BIT_TXBCN0OK_8821C BIT(25)
  1792. #define BIT_TSF_BIT32_TOGGLE_8821C BIT(24)
  1793. #define BIT_BCNDMAINT0_8821C BIT(20)
  1794. #define BIT_BCNDERR0_8821C BIT(16)
  1795. #define BIT_HSISR_IND_ON_INT_8821C BIT(15)
  1796. #define BIT_BCNDMAINT_E_8821C BIT(14)
  1797. #define BIT_CTWEND_8821C BIT(12)
  1798. #define BIT_HISR1_IND_INT_8821C BIT(11)
  1799. #define BIT_C2HCMD_8821C BIT(10)
  1800. #define BIT_CPWM2_8821C BIT(9)
  1801. #define BIT_CPWM_8821C BIT(8)
  1802. #define BIT_HIGHDOK_8821C BIT(7)
  1803. #define BIT_MGTDOK_8821C BIT(6)
  1804. #define BIT_BKDOK_8821C BIT(5)
  1805. #define BIT_BEDOK_8821C BIT(4)
  1806. #define BIT_VIDOK_8821C BIT(3)
  1807. #define BIT_VODOK_8821C BIT(2)
  1808. #define BIT_RDU_8821C BIT(1)
  1809. #define BIT_RXOK_8821C BIT(0)
  1810. /* 2 REG_HIMR1_8821C */
  1811. #define BIT_TXFIFO_TH_INT_8821C BIT(30)
  1812. #define BIT_BTON_STS_UPDATE_MASK_8821C BIT(29)
  1813. #define BIT_MCU_ERR_MASK_8821C BIT(28)
  1814. #define BIT_BCNDMAINT7__MSK_8821C BIT(27)
  1815. #define BIT_BCNDMAINT6__MSK_8821C BIT(26)
  1816. #define BIT_BCNDMAINT5__MSK_8821C BIT(25)
  1817. #define BIT_BCNDMAINT4__MSK_8821C BIT(24)
  1818. #define BIT_BCNDMAINT3_MSK_8821C BIT(23)
  1819. #define BIT_BCNDMAINT2_MSK_8821C BIT(22)
  1820. #define BIT_BCNDMAINT1_MSK_8821C BIT(21)
  1821. #define BIT_BCNDERR7_MSK_8821C BIT(20)
  1822. #define BIT_BCNDERR6_MSK_8821C BIT(19)
  1823. #define BIT_BCNDERR5_MSK_8821C BIT(18)
  1824. #define BIT_BCNDERR4_MSK_8821C BIT(17)
  1825. #define BIT_BCNDERR3_MSK_8821C BIT(16)
  1826. #define BIT_BCNDERR2_MSK_8821C BIT(15)
  1827. #define BIT_BCNDERR1_MSK_8821C BIT(14)
  1828. #define BIT_ATIMEND_E_MSK_8821C BIT(13)
  1829. #define BIT_ATIMEND__MSK_8821C BIT(12)
  1830. #define BIT_TXERR_MSK_8821C BIT(11)
  1831. #define BIT_RXERR_MSK_8821C BIT(10)
  1832. #define BIT_TXFOVW_MSK_8821C BIT(9)
  1833. #define BIT_FOVW_MSK_8821C BIT(8)
  1834. #define BIT_CPU_MGQ_TXDONE_MSK_8821C BIT(5)
  1835. #define BIT_PS_TIMER_C_MSK_8821C BIT(4)
  1836. #define BIT_PS_TIMER_B_MSK_8821C BIT(3)
  1837. #define BIT_PS_TIMER_A_MSK_8821C BIT(2)
  1838. #define BIT_CPUMGQ_TX_TIMER_MSK_8821C BIT(1)
  1839. /* 2 REG_HISR1_8821C */
  1840. #define BIT_TXFIFO_TH_INT_8821C BIT(30)
  1841. #define BIT_BTON_STS_UPDATE_INT_8821C BIT(29)
  1842. #define BIT_MCU_ERR_8821C BIT(28)
  1843. #define BIT_BCNDMAINT7_8821C BIT(27)
  1844. #define BIT_BCNDMAINT6_8821C BIT(26)
  1845. #define BIT_BCNDMAINT5_8821C BIT(25)
  1846. #define BIT_BCNDMAINT4_8821C BIT(24)
  1847. #define BIT_BCNDMAINT3_8821C BIT(23)
  1848. #define BIT_BCNDMAINT2_8821C BIT(22)
  1849. #define BIT_BCNDMAINT1_8821C BIT(21)
  1850. #define BIT_BCNDERR7_8821C BIT(20)
  1851. #define BIT_BCNDERR6_8821C BIT(19)
  1852. #define BIT_BCNDERR5_8821C BIT(18)
  1853. #define BIT_BCNDERR4_8821C BIT(17)
  1854. #define BIT_BCNDERR3_8821C BIT(16)
  1855. #define BIT_BCNDERR2_8821C BIT(15)
  1856. #define BIT_BCNDERR1_8821C BIT(14)
  1857. #define BIT_ATIMEND_E_8821C BIT(13)
  1858. #define BIT_ATIMEND_8821C BIT(12)
  1859. #define BIT_TXERR_INT_8821C BIT(11)
  1860. #define BIT_RXERR_INT_8821C BIT(10)
  1861. #define BIT_TXFOVW_8821C BIT(9)
  1862. #define BIT_FOVW_8821C BIT(8)
  1863. /* 2 REG_NOT_VALID_8821C */
  1864. #define BIT_CPU_MGQ_TXDONE_8821C BIT(5)
  1865. #define BIT_PS_TIMER_C_8821C BIT(4)
  1866. #define BIT_PS_TIMER_B_8821C BIT(3)
  1867. #define BIT_PS_TIMER_A_8821C BIT(2)
  1868. #define BIT_CPUMGQ_TX_TIMER_8821C BIT(1)
  1869. /* 2 REG_DBG_PORT_SEL_8821C */
  1870. #define BIT_SHIFT_DEBUG_ST_8821C 0
  1871. #define BIT_MASK_DEBUG_ST_8821C 0xffffffffL
  1872. #define BIT_DEBUG_ST_8821C(x) \
  1873. (((x) & BIT_MASK_DEBUG_ST_8821C) << BIT_SHIFT_DEBUG_ST_8821C)
  1874. #define BITS_DEBUG_ST_8821C \
  1875. (BIT_MASK_DEBUG_ST_8821C << BIT_SHIFT_DEBUG_ST_8821C)
  1876. #define BIT_CLEAR_DEBUG_ST_8821C(x) ((x) & (~BITS_DEBUG_ST_8821C))
  1877. #define BIT_GET_DEBUG_ST_8821C(x) \
  1878. (((x) >> BIT_SHIFT_DEBUG_ST_8821C) & BIT_MASK_DEBUG_ST_8821C)
  1879. #define BIT_SET_DEBUG_ST_8821C(x, v) \
  1880. (BIT_CLEAR_DEBUG_ST_8821C(x) | BIT_DEBUG_ST_8821C(v))
  1881. /* 2 REG_PAD_CTRL2_8821C */
  1882. #define BIT_USB3_USB2_TRANSITION_8821C BIT(20)
  1883. #define BIT_SHIFT_USB23_SW_MODE_V1_8821C 18
  1884. #define BIT_MASK_USB23_SW_MODE_V1_8821C 0x3
  1885. #define BIT_USB23_SW_MODE_V1_8821C(x) \
  1886. (((x) & BIT_MASK_USB23_SW_MODE_V1_8821C) \
  1887. << BIT_SHIFT_USB23_SW_MODE_V1_8821C)
  1888. #define BITS_USB23_SW_MODE_V1_8821C \
  1889. (BIT_MASK_USB23_SW_MODE_V1_8821C << BIT_SHIFT_USB23_SW_MODE_V1_8821C)
  1890. #define BIT_CLEAR_USB23_SW_MODE_V1_8821C(x) \
  1891. ((x) & (~BITS_USB23_SW_MODE_V1_8821C))
  1892. #define BIT_GET_USB23_SW_MODE_V1_8821C(x) \
  1893. (((x) >> BIT_SHIFT_USB23_SW_MODE_V1_8821C) & \
  1894. BIT_MASK_USB23_SW_MODE_V1_8821C)
  1895. #define BIT_SET_USB23_SW_MODE_V1_8821C(x, v) \
  1896. (BIT_CLEAR_USB23_SW_MODE_V1_8821C(x) | BIT_USB23_SW_MODE_V1_8821C(v))
  1897. #define BIT_NO_PDN_CHIPOFF_V1_8821C BIT(17)
  1898. #define BIT_RSM_EN_V1_8821C BIT(16)
  1899. #define BIT_SHIFT_MATCH_CNT_8821C 8
  1900. #define BIT_MASK_MATCH_CNT_8821C 0xff
  1901. #define BIT_MATCH_CNT_8821C(x) \
  1902. (((x) & BIT_MASK_MATCH_CNT_8821C) << BIT_SHIFT_MATCH_CNT_8821C)
  1903. #define BITS_MATCH_CNT_8821C \
  1904. (BIT_MASK_MATCH_CNT_8821C << BIT_SHIFT_MATCH_CNT_8821C)
  1905. #define BIT_CLEAR_MATCH_CNT_8821C(x) ((x) & (~BITS_MATCH_CNT_8821C))
  1906. #define BIT_GET_MATCH_CNT_8821C(x) \
  1907. (((x) >> BIT_SHIFT_MATCH_CNT_8821C) & BIT_MASK_MATCH_CNT_8821C)
  1908. #define BIT_SET_MATCH_CNT_8821C(x, v) \
  1909. (BIT_CLEAR_MATCH_CNT_8821C(x) | BIT_MATCH_CNT_8821C(v))
  1910. #define BIT_LD_B12V_EN_8821C BIT(7)
  1911. #define BIT_EECS_IOSEL_V1_8821C BIT(6)
  1912. #define BIT_EECS_DATA_O_V1_8821C BIT(5)
  1913. #define BIT_EECS_DATA_I_V1_8821C BIT(4)
  1914. #define BIT_EESK_IOSEL_V1_8821C BIT(2)
  1915. #define BIT_EESK_DATA_O_V1_8821C BIT(1)
  1916. #define BIT_EESK_DATA_I_V1_8821C BIT(0)
  1917. /* 2 REG_NOT_VALID_8821C */
  1918. /* 2 REG_PMC_DBG_CTRL2_8821C */
  1919. #define BIT_SHIFT_EFUSE_BURN_GNT_8821C 24
  1920. #define BIT_MASK_EFUSE_BURN_GNT_8821C 0xff
  1921. #define BIT_EFUSE_BURN_GNT_8821C(x) \
  1922. (((x) & BIT_MASK_EFUSE_BURN_GNT_8821C) \
  1923. << BIT_SHIFT_EFUSE_BURN_GNT_8821C)
  1924. #define BITS_EFUSE_BURN_GNT_8821C \
  1925. (BIT_MASK_EFUSE_BURN_GNT_8821C << BIT_SHIFT_EFUSE_BURN_GNT_8821C)
  1926. #define BIT_CLEAR_EFUSE_BURN_GNT_8821C(x) ((x) & (~BITS_EFUSE_BURN_GNT_8821C))
  1927. #define BIT_GET_EFUSE_BURN_GNT_8821C(x) \
  1928. (((x) >> BIT_SHIFT_EFUSE_BURN_GNT_8821C) & \
  1929. BIT_MASK_EFUSE_BURN_GNT_8821C)
  1930. #define BIT_SET_EFUSE_BURN_GNT_8821C(x, v) \
  1931. (BIT_CLEAR_EFUSE_BURN_GNT_8821C(x) | BIT_EFUSE_BURN_GNT_8821C(v))
  1932. #define BIT_STOP_WL_PMC_8821C BIT(9)
  1933. #define BIT_STOP_SYM_PMC_8821C BIT(8)
  1934. #define BIT_BT_ACCESS_WL_PAGE0_8821C BIT(6)
  1935. #define BIT_REG_RST_WLPMC_8821C BIT(5)
  1936. #define BIT_REG_RST_PD12N_8821C BIT(4)
  1937. #define BIT_SYSON_DIS_WLREG_WRMSK_8821C BIT(3)
  1938. #define BIT_SYSON_DIS_PMCREG_WRMSK_8821C BIT(2)
  1939. #define BIT_SHIFT_SYSON_REG_ARB_8821C 0
  1940. #define BIT_MASK_SYSON_REG_ARB_8821C 0x3
  1941. #define BIT_SYSON_REG_ARB_8821C(x) \
  1942. (((x) & BIT_MASK_SYSON_REG_ARB_8821C) << BIT_SHIFT_SYSON_REG_ARB_8821C)
  1943. #define BITS_SYSON_REG_ARB_8821C \
  1944. (BIT_MASK_SYSON_REG_ARB_8821C << BIT_SHIFT_SYSON_REG_ARB_8821C)
  1945. #define BIT_CLEAR_SYSON_REG_ARB_8821C(x) ((x) & (~BITS_SYSON_REG_ARB_8821C))
  1946. #define BIT_GET_SYSON_REG_ARB_8821C(x) \
  1947. (((x) >> BIT_SHIFT_SYSON_REG_ARB_8821C) & BIT_MASK_SYSON_REG_ARB_8821C)
  1948. #define BIT_SET_SYSON_REG_ARB_8821C(x, v) \
  1949. (BIT_CLEAR_SYSON_REG_ARB_8821C(x) | BIT_SYSON_REG_ARB_8821C(v))
  1950. /* 2 REG_BIST_CTRL_8821C */
  1951. #define BIT_BIST_USB_DIS_8821C BIT(27)
  1952. #define BIT_BIST_PCI_DIS_8821C BIT(26)
  1953. #define BIT_BIST_BT_DIS_8821C BIT(25)
  1954. #define BIT_BIST_WL_DIS_8821C BIT(24)
  1955. #define BIT_SHIFT_BIST_RPT_SEL_8821C 16
  1956. #define BIT_MASK_BIST_RPT_SEL_8821C 0xf
  1957. #define BIT_BIST_RPT_SEL_8821C(x) \
  1958. (((x) & BIT_MASK_BIST_RPT_SEL_8821C) << BIT_SHIFT_BIST_RPT_SEL_8821C)
  1959. #define BITS_BIST_RPT_SEL_8821C \
  1960. (BIT_MASK_BIST_RPT_SEL_8821C << BIT_SHIFT_BIST_RPT_SEL_8821C)
  1961. #define BIT_CLEAR_BIST_RPT_SEL_8821C(x) ((x) & (~BITS_BIST_RPT_SEL_8821C))
  1962. #define BIT_GET_BIST_RPT_SEL_8821C(x) \
  1963. (((x) >> BIT_SHIFT_BIST_RPT_SEL_8821C) & BIT_MASK_BIST_RPT_SEL_8821C)
  1964. #define BIT_SET_BIST_RPT_SEL_8821C(x, v) \
  1965. (BIT_CLEAR_BIST_RPT_SEL_8821C(x) | BIT_BIST_RPT_SEL_8821C(v))
  1966. #define BIT_BIST_RESUME_PS_8821C BIT(4)
  1967. #define BIT_BIST_RESUME_8821C BIT(3)
  1968. #define BIT_BIST_NORMAL_8821C BIT(2)
  1969. #define BIT_BIST_RSTN_8821C BIT(1)
  1970. #define BIT_BIST_CLK_EN_8821C BIT(0)
  1971. /* 2 REG_BIST_RPT_8821C */
  1972. #define BIT_SHIFT_MBIST_REPORT_8821C 0
  1973. #define BIT_MASK_MBIST_REPORT_8821C 0xffffffffL
  1974. #define BIT_MBIST_REPORT_8821C(x) \
  1975. (((x) & BIT_MASK_MBIST_REPORT_8821C) << BIT_SHIFT_MBIST_REPORT_8821C)
  1976. #define BITS_MBIST_REPORT_8821C \
  1977. (BIT_MASK_MBIST_REPORT_8821C << BIT_SHIFT_MBIST_REPORT_8821C)
  1978. #define BIT_CLEAR_MBIST_REPORT_8821C(x) ((x) & (~BITS_MBIST_REPORT_8821C))
  1979. #define BIT_GET_MBIST_REPORT_8821C(x) \
  1980. (((x) >> BIT_SHIFT_MBIST_REPORT_8821C) & BIT_MASK_MBIST_REPORT_8821C)
  1981. #define BIT_SET_MBIST_REPORT_8821C(x, v) \
  1982. (BIT_CLEAR_MBIST_REPORT_8821C(x) | BIT_MBIST_REPORT_8821C(v))
  1983. /* 2 REG_MEM_CTRL_8821C */
  1984. #define BIT_UMEM_RME_8821C BIT(31)
  1985. #define BIT_SHIFT_BT_SPRAM_8821C 28
  1986. #define BIT_MASK_BT_SPRAM_8821C 0x3
  1987. #define BIT_BT_SPRAM_8821C(x) \
  1988. (((x) & BIT_MASK_BT_SPRAM_8821C) << BIT_SHIFT_BT_SPRAM_8821C)
  1989. #define BITS_BT_SPRAM_8821C \
  1990. (BIT_MASK_BT_SPRAM_8821C << BIT_SHIFT_BT_SPRAM_8821C)
  1991. #define BIT_CLEAR_BT_SPRAM_8821C(x) ((x) & (~BITS_BT_SPRAM_8821C))
  1992. #define BIT_GET_BT_SPRAM_8821C(x) \
  1993. (((x) >> BIT_SHIFT_BT_SPRAM_8821C) & BIT_MASK_BT_SPRAM_8821C)
  1994. #define BIT_SET_BT_SPRAM_8821C(x, v) \
  1995. (BIT_CLEAR_BT_SPRAM_8821C(x) | BIT_BT_SPRAM_8821C(v))
  1996. #define BIT_SHIFT_BT_ROM_8821C 24
  1997. #define BIT_MASK_BT_ROM_8821C 0xf
  1998. #define BIT_BT_ROM_8821C(x) \
  1999. (((x) & BIT_MASK_BT_ROM_8821C) << BIT_SHIFT_BT_ROM_8821C)
  2000. #define BITS_BT_ROM_8821C (BIT_MASK_BT_ROM_8821C << BIT_SHIFT_BT_ROM_8821C)
  2001. #define BIT_CLEAR_BT_ROM_8821C(x) ((x) & (~BITS_BT_ROM_8821C))
  2002. #define BIT_GET_BT_ROM_8821C(x) \
  2003. (((x) >> BIT_SHIFT_BT_ROM_8821C) & BIT_MASK_BT_ROM_8821C)
  2004. #define BIT_SET_BT_ROM_8821C(x, v) \
  2005. (BIT_CLEAR_BT_ROM_8821C(x) | BIT_BT_ROM_8821C(v))
  2006. #define BIT_SHIFT_PCI_DPRAM_8821C 10
  2007. #define BIT_MASK_PCI_DPRAM_8821C 0x3
  2008. #define BIT_PCI_DPRAM_8821C(x) \
  2009. (((x) & BIT_MASK_PCI_DPRAM_8821C) << BIT_SHIFT_PCI_DPRAM_8821C)
  2010. #define BITS_PCI_DPRAM_8821C \
  2011. (BIT_MASK_PCI_DPRAM_8821C << BIT_SHIFT_PCI_DPRAM_8821C)
  2012. #define BIT_CLEAR_PCI_DPRAM_8821C(x) ((x) & (~BITS_PCI_DPRAM_8821C))
  2013. #define BIT_GET_PCI_DPRAM_8821C(x) \
  2014. (((x) >> BIT_SHIFT_PCI_DPRAM_8821C) & BIT_MASK_PCI_DPRAM_8821C)
  2015. #define BIT_SET_PCI_DPRAM_8821C(x, v) \
  2016. (BIT_CLEAR_PCI_DPRAM_8821C(x) | BIT_PCI_DPRAM_8821C(v))
  2017. #define BIT_SHIFT_PCI_SPRAM_8821C 8
  2018. #define BIT_MASK_PCI_SPRAM_8821C 0x3
  2019. #define BIT_PCI_SPRAM_8821C(x) \
  2020. (((x) & BIT_MASK_PCI_SPRAM_8821C) << BIT_SHIFT_PCI_SPRAM_8821C)
  2021. #define BITS_PCI_SPRAM_8821C \
  2022. (BIT_MASK_PCI_SPRAM_8821C << BIT_SHIFT_PCI_SPRAM_8821C)
  2023. #define BIT_CLEAR_PCI_SPRAM_8821C(x) ((x) & (~BITS_PCI_SPRAM_8821C))
  2024. #define BIT_GET_PCI_SPRAM_8821C(x) \
  2025. (((x) >> BIT_SHIFT_PCI_SPRAM_8821C) & BIT_MASK_PCI_SPRAM_8821C)
  2026. #define BIT_SET_PCI_SPRAM_8821C(x, v) \
  2027. (BIT_CLEAR_PCI_SPRAM_8821C(x) | BIT_PCI_SPRAM_8821C(v))
  2028. #define BIT_SHIFT_USB_SPRAM_8821C 6
  2029. #define BIT_MASK_USB_SPRAM_8821C 0x3
  2030. #define BIT_USB_SPRAM_8821C(x) \
  2031. (((x) & BIT_MASK_USB_SPRAM_8821C) << BIT_SHIFT_USB_SPRAM_8821C)
  2032. #define BITS_USB_SPRAM_8821C \
  2033. (BIT_MASK_USB_SPRAM_8821C << BIT_SHIFT_USB_SPRAM_8821C)
  2034. #define BIT_CLEAR_USB_SPRAM_8821C(x) ((x) & (~BITS_USB_SPRAM_8821C))
  2035. #define BIT_GET_USB_SPRAM_8821C(x) \
  2036. (((x) >> BIT_SHIFT_USB_SPRAM_8821C) & BIT_MASK_USB_SPRAM_8821C)
  2037. #define BIT_SET_USB_SPRAM_8821C(x, v) \
  2038. (BIT_CLEAR_USB_SPRAM_8821C(x) | BIT_USB_SPRAM_8821C(v))
  2039. #define BIT_SHIFT_USB_SPRF_8821C 4
  2040. #define BIT_MASK_USB_SPRF_8821C 0x3
  2041. #define BIT_USB_SPRF_8821C(x) \
  2042. (((x) & BIT_MASK_USB_SPRF_8821C) << BIT_SHIFT_USB_SPRF_8821C)
  2043. #define BITS_USB_SPRF_8821C \
  2044. (BIT_MASK_USB_SPRF_8821C << BIT_SHIFT_USB_SPRF_8821C)
  2045. #define BIT_CLEAR_USB_SPRF_8821C(x) ((x) & (~BITS_USB_SPRF_8821C))
  2046. #define BIT_GET_USB_SPRF_8821C(x) \
  2047. (((x) >> BIT_SHIFT_USB_SPRF_8821C) & BIT_MASK_USB_SPRF_8821C)
  2048. #define BIT_SET_USB_SPRF_8821C(x, v) \
  2049. (BIT_CLEAR_USB_SPRF_8821C(x) | BIT_USB_SPRF_8821C(v))
  2050. #define BIT_SHIFT_MCU_ROM_8821C 0
  2051. #define BIT_MASK_MCU_ROM_8821C 0xf
  2052. #define BIT_MCU_ROM_8821C(x) \
  2053. (((x) & BIT_MASK_MCU_ROM_8821C) << BIT_SHIFT_MCU_ROM_8821C)
  2054. #define BITS_MCU_ROM_8821C (BIT_MASK_MCU_ROM_8821C << BIT_SHIFT_MCU_ROM_8821C)
  2055. #define BIT_CLEAR_MCU_ROM_8821C(x) ((x) & (~BITS_MCU_ROM_8821C))
  2056. #define BIT_GET_MCU_ROM_8821C(x) \
  2057. (((x) >> BIT_SHIFT_MCU_ROM_8821C) & BIT_MASK_MCU_ROM_8821C)
  2058. #define BIT_SET_MCU_ROM_8821C(x, v) \
  2059. (BIT_CLEAR_MCU_ROM_8821C(x) | BIT_MCU_ROM_8821C(v))
  2060. /* 2 REG_AFE_CTRL8_8821C */
  2061. #define BIT_SYN_AGPIO_8821C BIT(20)
  2062. #define BIT_XTAL_LP_8821C BIT(4)
  2063. #define BIT_XTAL_GM_SEP_8821C BIT(3)
  2064. #define BIT_SHIFT_XTAL_SEL_TOK_8821C 0
  2065. #define BIT_MASK_XTAL_SEL_TOK_8821C 0x7
  2066. #define BIT_XTAL_SEL_TOK_8821C(x) \
  2067. (((x) & BIT_MASK_XTAL_SEL_TOK_8821C) << BIT_SHIFT_XTAL_SEL_TOK_8821C)
  2068. #define BITS_XTAL_SEL_TOK_8821C \
  2069. (BIT_MASK_XTAL_SEL_TOK_8821C << BIT_SHIFT_XTAL_SEL_TOK_8821C)
  2070. #define BIT_CLEAR_XTAL_SEL_TOK_8821C(x) ((x) & (~BITS_XTAL_SEL_TOK_8821C))
  2071. #define BIT_GET_XTAL_SEL_TOK_8821C(x) \
  2072. (((x) >> BIT_SHIFT_XTAL_SEL_TOK_8821C) & BIT_MASK_XTAL_SEL_TOK_8821C)
  2073. #define BIT_SET_XTAL_SEL_TOK_8821C(x, v) \
  2074. (BIT_CLEAR_XTAL_SEL_TOK_8821C(x) | BIT_XTAL_SEL_TOK_8821C(v))
  2075. /* 2 REG_USB_SIE_INTF_8821C */
  2076. #define BIT_RD_SEL_8821C BIT(31)
  2077. #define BIT_USB_SIE_INTF_WE_V1_8821C BIT(30)
  2078. #define BIT_USB_SIE_INTF_BYIOREG_V1_8821C BIT(29)
  2079. #define BIT_USB_SIE_SELECT_8821C BIT(28)
  2080. #define BIT_SHIFT_USB_SIE_INTF_ADDR_V1_8821C 16
  2081. #define BIT_MASK_USB_SIE_INTF_ADDR_V1_8821C 0x1ff
  2082. #define BIT_USB_SIE_INTF_ADDR_V1_8821C(x) \
  2083. (((x) & BIT_MASK_USB_SIE_INTF_ADDR_V1_8821C) \
  2084. << BIT_SHIFT_USB_SIE_INTF_ADDR_V1_8821C)
  2085. #define BITS_USB_SIE_INTF_ADDR_V1_8821C \
  2086. (BIT_MASK_USB_SIE_INTF_ADDR_V1_8821C \
  2087. << BIT_SHIFT_USB_SIE_INTF_ADDR_V1_8821C)
  2088. #define BIT_CLEAR_USB_SIE_INTF_ADDR_V1_8821C(x) \
  2089. ((x) & (~BITS_USB_SIE_INTF_ADDR_V1_8821C))
  2090. #define BIT_GET_USB_SIE_INTF_ADDR_V1_8821C(x) \
  2091. (((x) >> BIT_SHIFT_USB_SIE_INTF_ADDR_V1_8821C) & \
  2092. BIT_MASK_USB_SIE_INTF_ADDR_V1_8821C)
  2093. #define BIT_SET_USB_SIE_INTF_ADDR_V1_8821C(x, v) \
  2094. (BIT_CLEAR_USB_SIE_INTF_ADDR_V1_8821C(x) | \
  2095. BIT_USB_SIE_INTF_ADDR_V1_8821C(v))
  2096. #define BIT_SHIFT_USB_SIE_INTF_RD_8821C 8
  2097. #define BIT_MASK_USB_SIE_INTF_RD_8821C 0xff
  2098. #define BIT_USB_SIE_INTF_RD_8821C(x) \
  2099. (((x) & BIT_MASK_USB_SIE_INTF_RD_8821C) \
  2100. << BIT_SHIFT_USB_SIE_INTF_RD_8821C)
  2101. #define BITS_USB_SIE_INTF_RD_8821C \
  2102. (BIT_MASK_USB_SIE_INTF_RD_8821C << BIT_SHIFT_USB_SIE_INTF_RD_8821C)
  2103. #define BIT_CLEAR_USB_SIE_INTF_RD_8821C(x) ((x) & (~BITS_USB_SIE_INTF_RD_8821C))
  2104. #define BIT_GET_USB_SIE_INTF_RD_8821C(x) \
  2105. (((x) >> BIT_SHIFT_USB_SIE_INTF_RD_8821C) & \
  2106. BIT_MASK_USB_SIE_INTF_RD_8821C)
  2107. #define BIT_SET_USB_SIE_INTF_RD_8821C(x, v) \
  2108. (BIT_CLEAR_USB_SIE_INTF_RD_8821C(x) | BIT_USB_SIE_INTF_RD_8821C(v))
  2109. #define BIT_SHIFT_USB_SIE_INTF_WD_8821C 0
  2110. #define BIT_MASK_USB_SIE_INTF_WD_8821C 0xff
  2111. #define BIT_USB_SIE_INTF_WD_8821C(x) \
  2112. (((x) & BIT_MASK_USB_SIE_INTF_WD_8821C) \
  2113. << BIT_SHIFT_USB_SIE_INTF_WD_8821C)
  2114. #define BITS_USB_SIE_INTF_WD_8821C \
  2115. (BIT_MASK_USB_SIE_INTF_WD_8821C << BIT_SHIFT_USB_SIE_INTF_WD_8821C)
  2116. #define BIT_CLEAR_USB_SIE_INTF_WD_8821C(x) ((x) & (~BITS_USB_SIE_INTF_WD_8821C))
  2117. #define BIT_GET_USB_SIE_INTF_WD_8821C(x) \
  2118. (((x) >> BIT_SHIFT_USB_SIE_INTF_WD_8821C) & \
  2119. BIT_MASK_USB_SIE_INTF_WD_8821C)
  2120. #define BIT_SET_USB_SIE_INTF_WD_8821C(x, v) \
  2121. (BIT_CLEAR_USB_SIE_INTF_WD_8821C(x) | BIT_USB_SIE_INTF_WD_8821C(v))
  2122. /* 2 REG_PCIE_MIO_INTF_8821C */
  2123. #define BIT_SHIFT_PCIE_MIO_ADDR_PAGE_8821C 16
  2124. #define BIT_MASK_PCIE_MIO_ADDR_PAGE_8821C 0x3
  2125. #define BIT_PCIE_MIO_ADDR_PAGE_8821C(x) \
  2126. (((x) & BIT_MASK_PCIE_MIO_ADDR_PAGE_8821C) \
  2127. << BIT_SHIFT_PCIE_MIO_ADDR_PAGE_8821C)
  2128. #define BITS_PCIE_MIO_ADDR_PAGE_8821C \
  2129. (BIT_MASK_PCIE_MIO_ADDR_PAGE_8821C \
  2130. << BIT_SHIFT_PCIE_MIO_ADDR_PAGE_8821C)
  2131. #define BIT_CLEAR_PCIE_MIO_ADDR_PAGE_8821C(x) \
  2132. ((x) & (~BITS_PCIE_MIO_ADDR_PAGE_8821C))
  2133. #define BIT_GET_PCIE_MIO_ADDR_PAGE_8821C(x) \
  2134. (((x) >> BIT_SHIFT_PCIE_MIO_ADDR_PAGE_8821C) & \
  2135. BIT_MASK_PCIE_MIO_ADDR_PAGE_8821C)
  2136. #define BIT_SET_PCIE_MIO_ADDR_PAGE_8821C(x, v) \
  2137. (BIT_CLEAR_PCIE_MIO_ADDR_PAGE_8821C(x) | \
  2138. BIT_PCIE_MIO_ADDR_PAGE_8821C(v))
  2139. #define BIT_PCIE_MIO_BYIOREG_8821C BIT(13)
  2140. #define BIT_PCIE_MIO_RE_8821C BIT(12)
  2141. #define BIT_SHIFT_PCIE_MIO_WE_8821C 8
  2142. #define BIT_MASK_PCIE_MIO_WE_8821C 0xf
  2143. #define BIT_PCIE_MIO_WE_8821C(x) \
  2144. (((x) & BIT_MASK_PCIE_MIO_WE_8821C) << BIT_SHIFT_PCIE_MIO_WE_8821C)
  2145. #define BITS_PCIE_MIO_WE_8821C \
  2146. (BIT_MASK_PCIE_MIO_WE_8821C << BIT_SHIFT_PCIE_MIO_WE_8821C)
  2147. #define BIT_CLEAR_PCIE_MIO_WE_8821C(x) ((x) & (~BITS_PCIE_MIO_WE_8821C))
  2148. #define BIT_GET_PCIE_MIO_WE_8821C(x) \
  2149. (((x) >> BIT_SHIFT_PCIE_MIO_WE_8821C) & BIT_MASK_PCIE_MIO_WE_8821C)
  2150. #define BIT_SET_PCIE_MIO_WE_8821C(x, v) \
  2151. (BIT_CLEAR_PCIE_MIO_WE_8821C(x) | BIT_PCIE_MIO_WE_8821C(v))
  2152. #define BIT_SHIFT_PCIE_MIO_ADDR_8821C 0
  2153. #define BIT_MASK_PCIE_MIO_ADDR_8821C 0xff
  2154. #define BIT_PCIE_MIO_ADDR_8821C(x) \
  2155. (((x) & BIT_MASK_PCIE_MIO_ADDR_8821C) << BIT_SHIFT_PCIE_MIO_ADDR_8821C)
  2156. #define BITS_PCIE_MIO_ADDR_8821C \
  2157. (BIT_MASK_PCIE_MIO_ADDR_8821C << BIT_SHIFT_PCIE_MIO_ADDR_8821C)
  2158. #define BIT_CLEAR_PCIE_MIO_ADDR_8821C(x) ((x) & (~BITS_PCIE_MIO_ADDR_8821C))
  2159. #define BIT_GET_PCIE_MIO_ADDR_8821C(x) \
  2160. (((x) >> BIT_SHIFT_PCIE_MIO_ADDR_8821C) & BIT_MASK_PCIE_MIO_ADDR_8821C)
  2161. #define BIT_SET_PCIE_MIO_ADDR_8821C(x, v) \
  2162. (BIT_CLEAR_PCIE_MIO_ADDR_8821C(x) | BIT_PCIE_MIO_ADDR_8821C(v))
  2163. /* 2 REG_PCIE_MIO_INTD_8821C */
  2164. #define BIT_SHIFT_PCIE_MIO_DATA_8821C 0
  2165. #define BIT_MASK_PCIE_MIO_DATA_8821C 0xffffffffL
  2166. #define BIT_PCIE_MIO_DATA_8821C(x) \
  2167. (((x) & BIT_MASK_PCIE_MIO_DATA_8821C) << BIT_SHIFT_PCIE_MIO_DATA_8821C)
  2168. #define BITS_PCIE_MIO_DATA_8821C \
  2169. (BIT_MASK_PCIE_MIO_DATA_8821C << BIT_SHIFT_PCIE_MIO_DATA_8821C)
  2170. #define BIT_CLEAR_PCIE_MIO_DATA_8821C(x) ((x) & (~BITS_PCIE_MIO_DATA_8821C))
  2171. #define BIT_GET_PCIE_MIO_DATA_8821C(x) \
  2172. (((x) >> BIT_SHIFT_PCIE_MIO_DATA_8821C) & BIT_MASK_PCIE_MIO_DATA_8821C)
  2173. #define BIT_SET_PCIE_MIO_DATA_8821C(x, v) \
  2174. (BIT_CLEAR_PCIE_MIO_DATA_8821C(x) | BIT_PCIE_MIO_DATA_8821C(v))
  2175. /* 2 REG_WLRF1_8821C */
  2176. #define BIT_SHIFT_WLRF1_CTRL_8821C 24
  2177. #define BIT_MASK_WLRF1_CTRL_8821C 0xff
  2178. #define BIT_WLRF1_CTRL_8821C(x) \
  2179. (((x) & BIT_MASK_WLRF1_CTRL_8821C) << BIT_SHIFT_WLRF1_CTRL_8821C)
  2180. #define BITS_WLRF1_CTRL_8821C \
  2181. (BIT_MASK_WLRF1_CTRL_8821C << BIT_SHIFT_WLRF1_CTRL_8821C)
  2182. #define BIT_CLEAR_WLRF1_CTRL_8821C(x) ((x) & (~BITS_WLRF1_CTRL_8821C))
  2183. #define BIT_GET_WLRF1_CTRL_8821C(x) \
  2184. (((x) >> BIT_SHIFT_WLRF1_CTRL_8821C) & BIT_MASK_WLRF1_CTRL_8821C)
  2185. #define BIT_SET_WLRF1_CTRL_8821C(x, v) \
  2186. (BIT_CLEAR_WLRF1_CTRL_8821C(x) | BIT_WLRF1_CTRL_8821C(v))
  2187. /* 2 REG_SYS_CFG1_8821C */
  2188. #define BIT_SHIFT_TRP_ICFG_8821C 28
  2189. #define BIT_MASK_TRP_ICFG_8821C 0xf
  2190. #define BIT_TRP_ICFG_8821C(x) \
  2191. (((x) & BIT_MASK_TRP_ICFG_8821C) << BIT_SHIFT_TRP_ICFG_8821C)
  2192. #define BITS_TRP_ICFG_8821C \
  2193. (BIT_MASK_TRP_ICFG_8821C << BIT_SHIFT_TRP_ICFG_8821C)
  2194. #define BIT_CLEAR_TRP_ICFG_8821C(x) ((x) & (~BITS_TRP_ICFG_8821C))
  2195. #define BIT_GET_TRP_ICFG_8821C(x) \
  2196. (((x) >> BIT_SHIFT_TRP_ICFG_8821C) & BIT_MASK_TRP_ICFG_8821C)
  2197. #define BIT_SET_TRP_ICFG_8821C(x, v) \
  2198. (BIT_CLEAR_TRP_ICFG_8821C(x) | BIT_TRP_ICFG_8821C(v))
  2199. #define BIT_RF_TYPE_ID_8821C BIT(27)
  2200. #define BIT_BD_HCI_SEL_8821C BIT(26)
  2201. #define BIT_BD_PKG_SEL_8821C BIT(25)
  2202. #define BIT_SPSLDO_SEL_8821C BIT(24)
  2203. #define BIT_RTL_ID_8821C BIT(23)
  2204. #define BIT_PAD_HWPD_IDN_8821C BIT(22)
  2205. #define BIT_TESTMODE_8821C BIT(20)
  2206. #define BIT_SHIFT_VENDOR_ID_8821C 16
  2207. #define BIT_MASK_VENDOR_ID_8821C 0xf
  2208. #define BIT_VENDOR_ID_8821C(x) \
  2209. (((x) & BIT_MASK_VENDOR_ID_8821C) << BIT_SHIFT_VENDOR_ID_8821C)
  2210. #define BITS_VENDOR_ID_8821C \
  2211. (BIT_MASK_VENDOR_ID_8821C << BIT_SHIFT_VENDOR_ID_8821C)
  2212. #define BIT_CLEAR_VENDOR_ID_8821C(x) ((x) & (~BITS_VENDOR_ID_8821C))
  2213. #define BIT_GET_VENDOR_ID_8821C(x) \
  2214. (((x) >> BIT_SHIFT_VENDOR_ID_8821C) & BIT_MASK_VENDOR_ID_8821C)
  2215. #define BIT_SET_VENDOR_ID_8821C(x, v) \
  2216. (BIT_CLEAR_VENDOR_ID_8821C(x) | BIT_VENDOR_ID_8821C(v))
  2217. #define BIT_SHIFT_CHIP_VER_8821C 12
  2218. #define BIT_MASK_CHIP_VER_8821C 0xf
  2219. #define BIT_CHIP_VER_8821C(x) \
  2220. (((x) & BIT_MASK_CHIP_VER_8821C) << BIT_SHIFT_CHIP_VER_8821C)
  2221. #define BITS_CHIP_VER_8821C \
  2222. (BIT_MASK_CHIP_VER_8821C << BIT_SHIFT_CHIP_VER_8821C)
  2223. #define BIT_CLEAR_CHIP_VER_8821C(x) ((x) & (~BITS_CHIP_VER_8821C))
  2224. #define BIT_GET_CHIP_VER_8821C(x) \
  2225. (((x) >> BIT_SHIFT_CHIP_VER_8821C) & BIT_MASK_CHIP_VER_8821C)
  2226. #define BIT_SET_CHIP_VER_8821C(x, v) \
  2227. (BIT_CLEAR_CHIP_VER_8821C(x) | BIT_CHIP_VER_8821C(v))
  2228. #define BIT_BD_MAC3_8821C BIT(11)
  2229. #define BIT_BD_MAC1_8821C BIT(10)
  2230. #define BIT_BD_MAC2_8821C BIT(9)
  2231. #define BIT_SIC_IDLE_8821C BIT(8)
  2232. #define BIT_SW_OFFLOAD_EN_8821C BIT(7)
  2233. #define BIT_OCP_SHUTDN_8821C BIT(6)
  2234. #define BIT_V15_VLD_8821C BIT(5)
  2235. #define BIT_PCIRSTB_8821C BIT(4)
  2236. #define BIT_PCLK_VLD_8821C BIT(3)
  2237. #define BIT_UCLK_VLD_8821C BIT(2)
  2238. #define BIT_ACLK_VLD_8821C BIT(1)
  2239. #define BIT_XCLK_VLD_8821C BIT(0)
  2240. /* 2 REG_SYS_STATUS1_8821C */
  2241. #define BIT_SHIFT_RF_RL_ID_8821C 28
  2242. #define BIT_MASK_RF_RL_ID_8821C 0xf
  2243. #define BIT_RF_RL_ID_8821C(x) \
  2244. (((x) & BIT_MASK_RF_RL_ID_8821C) << BIT_SHIFT_RF_RL_ID_8821C)
  2245. #define BITS_RF_RL_ID_8821C \
  2246. (BIT_MASK_RF_RL_ID_8821C << BIT_SHIFT_RF_RL_ID_8821C)
  2247. #define BIT_CLEAR_RF_RL_ID_8821C(x) ((x) & (~BITS_RF_RL_ID_8821C))
  2248. #define BIT_GET_RF_RL_ID_8821C(x) \
  2249. (((x) >> BIT_SHIFT_RF_RL_ID_8821C) & BIT_MASK_RF_RL_ID_8821C)
  2250. #define BIT_SET_RF_RL_ID_8821C(x, v) \
  2251. (BIT_CLEAR_RF_RL_ID_8821C(x) | BIT_RF_RL_ID_8821C(v))
  2252. #define BIT_HPHY_ICFG_8821C BIT(19)
  2253. #define BIT_SHIFT_SEL_0XC0_8821C 16
  2254. #define BIT_MASK_SEL_0XC0_8821C 0x3
  2255. #define BIT_SEL_0XC0_8821C(x) \
  2256. (((x) & BIT_MASK_SEL_0XC0_8821C) << BIT_SHIFT_SEL_0XC0_8821C)
  2257. #define BITS_SEL_0XC0_8821C \
  2258. (BIT_MASK_SEL_0XC0_8821C << BIT_SHIFT_SEL_0XC0_8821C)
  2259. #define BIT_CLEAR_SEL_0XC0_8821C(x) ((x) & (~BITS_SEL_0XC0_8821C))
  2260. #define BIT_GET_SEL_0XC0_8821C(x) \
  2261. (((x) >> BIT_SHIFT_SEL_0XC0_8821C) & BIT_MASK_SEL_0XC0_8821C)
  2262. #define BIT_SET_SEL_0XC0_8821C(x, v) \
  2263. (BIT_CLEAR_SEL_0XC0_8821C(x) | BIT_SEL_0XC0_8821C(v))
  2264. #define BIT_SHIFT_HCI_SEL_V4_8821C 12
  2265. #define BIT_MASK_HCI_SEL_V4_8821C 0x3
  2266. #define BIT_HCI_SEL_V4_8821C(x) \
  2267. (((x) & BIT_MASK_HCI_SEL_V4_8821C) << BIT_SHIFT_HCI_SEL_V4_8821C)
  2268. #define BITS_HCI_SEL_V4_8821C \
  2269. (BIT_MASK_HCI_SEL_V4_8821C << BIT_SHIFT_HCI_SEL_V4_8821C)
  2270. #define BIT_CLEAR_HCI_SEL_V4_8821C(x) ((x) & (~BITS_HCI_SEL_V4_8821C))
  2271. #define BIT_GET_HCI_SEL_V4_8821C(x) \
  2272. (((x) >> BIT_SHIFT_HCI_SEL_V4_8821C) & BIT_MASK_HCI_SEL_V4_8821C)
  2273. #define BIT_SET_HCI_SEL_V4_8821C(x, v) \
  2274. (BIT_CLEAR_HCI_SEL_V4_8821C(x) | BIT_HCI_SEL_V4_8821C(v))
  2275. #define BIT_USB_OPERATION_MODE_8821C BIT(10)
  2276. #define BIT_BT_PDN_8821C BIT(9)
  2277. #define BIT_AUTO_WLPON_8821C BIT(8)
  2278. #define BIT_WL_MODE_8821C BIT(7)
  2279. #define BIT_PKG_SEL_HCI_8821C BIT(6)
  2280. #define BIT_SHIFT_PAD_HCI_SEL_V2_8821C 3
  2281. #define BIT_MASK_PAD_HCI_SEL_V2_8821C 0x3
  2282. #define BIT_PAD_HCI_SEL_V2_8821C(x) \
  2283. (((x) & BIT_MASK_PAD_HCI_SEL_V2_8821C) \
  2284. << BIT_SHIFT_PAD_HCI_SEL_V2_8821C)
  2285. #define BITS_PAD_HCI_SEL_V2_8821C \
  2286. (BIT_MASK_PAD_HCI_SEL_V2_8821C << BIT_SHIFT_PAD_HCI_SEL_V2_8821C)
  2287. #define BIT_CLEAR_PAD_HCI_SEL_V2_8821C(x) ((x) & (~BITS_PAD_HCI_SEL_V2_8821C))
  2288. #define BIT_GET_PAD_HCI_SEL_V2_8821C(x) \
  2289. (((x) >> BIT_SHIFT_PAD_HCI_SEL_V2_8821C) & \
  2290. BIT_MASK_PAD_HCI_SEL_V2_8821C)
  2291. #define BIT_SET_PAD_HCI_SEL_V2_8821C(x, v) \
  2292. (BIT_CLEAR_PAD_HCI_SEL_V2_8821C(x) | BIT_PAD_HCI_SEL_V2_8821C(v))
  2293. #define BIT_SHIFT_EFS_HCI_SEL_8821C 0
  2294. #define BIT_MASK_EFS_HCI_SEL_8821C 0x3
  2295. #define BIT_EFS_HCI_SEL_8821C(x) \
  2296. (((x) & BIT_MASK_EFS_HCI_SEL_8821C) << BIT_SHIFT_EFS_HCI_SEL_8821C)
  2297. #define BITS_EFS_HCI_SEL_8821C \
  2298. (BIT_MASK_EFS_HCI_SEL_8821C << BIT_SHIFT_EFS_HCI_SEL_8821C)
  2299. #define BIT_CLEAR_EFS_HCI_SEL_8821C(x) ((x) & (~BITS_EFS_HCI_SEL_8821C))
  2300. #define BIT_GET_EFS_HCI_SEL_8821C(x) \
  2301. (((x) >> BIT_SHIFT_EFS_HCI_SEL_8821C) & BIT_MASK_EFS_HCI_SEL_8821C)
  2302. #define BIT_SET_EFS_HCI_SEL_8821C(x, v) \
  2303. (BIT_CLEAR_EFS_HCI_SEL_8821C(x) | BIT_EFS_HCI_SEL_8821C(v))
  2304. /* 2 REG_SYS_STATUS2_8821C */
  2305. #define BIT_SIO_ALDN_8821C BIT(19)
  2306. #define BIT_USB_ALDN_8821C BIT(18)
  2307. #define BIT_PCI_ALDN_8821C BIT(17)
  2308. #define BIT_SYS_ALDN_8821C BIT(16)
  2309. #define BIT_SHIFT_EPVID1_8821C 8
  2310. #define BIT_MASK_EPVID1_8821C 0xff
  2311. #define BIT_EPVID1_8821C(x) \
  2312. (((x) & BIT_MASK_EPVID1_8821C) << BIT_SHIFT_EPVID1_8821C)
  2313. #define BITS_EPVID1_8821C (BIT_MASK_EPVID1_8821C << BIT_SHIFT_EPVID1_8821C)
  2314. #define BIT_CLEAR_EPVID1_8821C(x) ((x) & (~BITS_EPVID1_8821C))
  2315. #define BIT_GET_EPVID1_8821C(x) \
  2316. (((x) >> BIT_SHIFT_EPVID1_8821C) & BIT_MASK_EPVID1_8821C)
  2317. #define BIT_SET_EPVID1_8821C(x, v) \
  2318. (BIT_CLEAR_EPVID1_8821C(x) | BIT_EPVID1_8821C(v))
  2319. #define BIT_SHIFT_EPVID0_8821C 0
  2320. #define BIT_MASK_EPVID0_8821C 0xff
  2321. #define BIT_EPVID0_8821C(x) \
  2322. (((x) & BIT_MASK_EPVID0_8821C) << BIT_SHIFT_EPVID0_8821C)
  2323. #define BITS_EPVID0_8821C (BIT_MASK_EPVID0_8821C << BIT_SHIFT_EPVID0_8821C)
  2324. #define BIT_CLEAR_EPVID0_8821C(x) ((x) & (~BITS_EPVID0_8821C))
  2325. #define BIT_GET_EPVID0_8821C(x) \
  2326. (((x) >> BIT_SHIFT_EPVID0_8821C) & BIT_MASK_EPVID0_8821C)
  2327. #define BIT_SET_EPVID0_8821C(x, v) \
  2328. (BIT_CLEAR_EPVID0_8821C(x) | BIT_EPVID0_8821C(v))
  2329. /* 2 REG_SYS_CFG2_8821C */
  2330. #define BIT_HCI_SEL_EMBEDDED_8821C BIT(8)
  2331. #define BIT_SHIFT_HW_ID_8821C 0
  2332. #define BIT_MASK_HW_ID_8821C 0xff
  2333. #define BIT_HW_ID_8821C(x) \
  2334. (((x) & BIT_MASK_HW_ID_8821C) << BIT_SHIFT_HW_ID_8821C)
  2335. #define BITS_HW_ID_8821C (BIT_MASK_HW_ID_8821C << BIT_SHIFT_HW_ID_8821C)
  2336. #define BIT_CLEAR_HW_ID_8821C(x) ((x) & (~BITS_HW_ID_8821C))
  2337. #define BIT_GET_HW_ID_8821C(x) \
  2338. (((x) >> BIT_SHIFT_HW_ID_8821C) & BIT_MASK_HW_ID_8821C)
  2339. #define BIT_SET_HW_ID_8821C(x, v) \
  2340. (BIT_CLEAR_HW_ID_8821C(x) | BIT_HW_ID_8821C(v))
  2341. /* 2 REG_SYS_CFG3_8821C */
  2342. /* 2 REG_NOT_VALID_8821C */
  2343. /* 2 REG_NOT_VALID_8821C */
  2344. /* 2 REG_NOT_VALID_8821C */
  2345. /* 2 REG_NOT_VALID_8821C */
  2346. /* 2 REG_NOT_VALID_8821C */
  2347. /* 2 REG_NOT_VALID_8821C */
  2348. /* 2 REG_NOT_VALID_8821C */
  2349. /* 2 REG_NOT_VALID_8821C */
  2350. /* 2 REG_NOT_VALID_8821C */
  2351. /* 2 REG_NOT_VALID_8821C */
  2352. /* 2 REG_NOT_VALID_8821C */
  2353. /* 2 REG_NOT_VALID_8821C */
  2354. /* 2 REG_NOT_VALID_8821C */
  2355. /* 2 REG_NOT_VALID_8821C */
  2356. /* 2 REG_NOT_VALID_8821C */
  2357. /* 2 REG_NOT_VALID_8821C */
  2358. /* 2 REG_NOT_VALID_8821C */
  2359. /* 2 REG_NOT_VALID_8821C */
  2360. /* 2 REG_NOT_VALID_8821C */
  2361. /* 2 REG_NOT_VALID_8821C */
  2362. /* 2 REG_NOT_VALID_8821C */
  2363. /* 2 REG_NOT_VALID_8821C */
  2364. /* 2 REG_NOT_VALID_8821C */
  2365. /* 2 REG_NOT_VALID_8821C */
  2366. /* 2 REG_NOT_VALID_8821C */
  2367. /* 2 REG_NOT_VALID_8821C */
  2368. /* 2 REG_NOT_VALID_8821C */
  2369. /* 2 REG_SYS_CFG5_8821C */
  2370. #define BIT_LPS_STATUS_8821C BIT(3)
  2371. #define BIT_HCI_TXDMA_BUSY_8821C BIT(2)
  2372. #define BIT_HCI_TXDMA_ALLOW_8821C BIT(1)
  2373. #define BIT_FW_CTRL_HCI_TXDMA_EN_8821C BIT(0)
  2374. /* 2 REG_NOT_VALID_8821C */
  2375. /* 2 REG_NOT_VALID_8821C */
  2376. /* 2 REG_NOT_VALID_8821C */
  2377. /* 2 REG_CPU_DMEM_CON_8821C */
  2378. #define BIT_WDT_AUTO_MODE_8821C BIT(22)
  2379. #define BIT_WDT_PLATFORM_EN_8821C BIT(21)
  2380. #define BIT_WDT_CPU_EN_8821C BIT(20)
  2381. #define BIT_WDT_OPT_IOWRAPPER_8821C BIT(19)
  2382. #define BIT_ANA_PORT_IDLE_8821C BIT(18)
  2383. #define BIT_MAC_PORT_IDLE_8821C BIT(17)
  2384. #define BIT_WL_PLATFORM_RST_8821C BIT(16)
  2385. #define BIT_WL_SECURITY_CLK_8821C BIT(15)
  2386. #define BIT_SHIFT_CPU_DMEM_CON_8821C 0
  2387. #define BIT_MASK_CPU_DMEM_CON_8821C 0xff
  2388. #define BIT_CPU_DMEM_CON_8821C(x) \
  2389. (((x) & BIT_MASK_CPU_DMEM_CON_8821C) << BIT_SHIFT_CPU_DMEM_CON_8821C)
  2390. #define BITS_CPU_DMEM_CON_8821C \
  2391. (BIT_MASK_CPU_DMEM_CON_8821C << BIT_SHIFT_CPU_DMEM_CON_8821C)
  2392. #define BIT_CLEAR_CPU_DMEM_CON_8821C(x) ((x) & (~BITS_CPU_DMEM_CON_8821C))
  2393. #define BIT_GET_CPU_DMEM_CON_8821C(x) \
  2394. (((x) >> BIT_SHIFT_CPU_DMEM_CON_8821C) & BIT_MASK_CPU_DMEM_CON_8821C)
  2395. #define BIT_SET_CPU_DMEM_CON_8821C(x, v) \
  2396. (BIT_CLEAR_CPU_DMEM_CON_8821C(x) | BIT_CPU_DMEM_CON_8821C(v))
  2397. /* 2 REG_NOT_VALID_8821C */
  2398. /* 2 REG_BOOT_REASON_8821C */
  2399. #define BIT_SHIFT_BOOT_REASON_V1_8821C 0
  2400. #define BIT_MASK_BOOT_REASON_V1_8821C 0x7
  2401. #define BIT_BOOT_REASON_V1_8821C(x) \
  2402. (((x) & BIT_MASK_BOOT_REASON_V1_8821C) \
  2403. << BIT_SHIFT_BOOT_REASON_V1_8821C)
  2404. #define BITS_BOOT_REASON_V1_8821C \
  2405. (BIT_MASK_BOOT_REASON_V1_8821C << BIT_SHIFT_BOOT_REASON_V1_8821C)
  2406. #define BIT_CLEAR_BOOT_REASON_V1_8821C(x) ((x) & (~BITS_BOOT_REASON_V1_8821C))
  2407. #define BIT_GET_BOOT_REASON_V1_8821C(x) \
  2408. (((x) >> BIT_SHIFT_BOOT_REASON_V1_8821C) & \
  2409. BIT_MASK_BOOT_REASON_V1_8821C)
  2410. #define BIT_SET_BOOT_REASON_V1_8821C(x, v) \
  2411. (BIT_CLEAR_BOOT_REASON_V1_8821C(x) | BIT_BOOT_REASON_V1_8821C(v))
  2412. /* 2 REG_NOT_VALID_8821C */
  2413. /* 2 REG_NOT_VALID_8821C */
  2414. /* 2 REG_NOT_VALID_8821C */
  2415. /* 2 REG_NOT_VALID_8821C */
  2416. /* 2 REG_NOT_VALID_8821C */
  2417. /* 2 REG_NOT_VALID_8821C */
  2418. /* 2 REG_NOT_VALID_8821C */
  2419. /* 2 REG_NFCPAD_CTRL_8821C */
  2420. #define BIT_PAD_SHUTDW_8821C BIT(18)
  2421. #define BIT_SYSON_NFC_PAD_8821C BIT(17)
  2422. #define BIT_NFC_INT_PAD_CTRL_8821C BIT(16)
  2423. #define BIT_NFC_RFDIS_PAD_CTRL_8821C BIT(15)
  2424. #define BIT_NFC_CLK_PAD_CTRL_8821C BIT(14)
  2425. #define BIT_NFC_DATA_PAD_CTRL_8821C BIT(13)
  2426. #define BIT_NFC_PAD_PULL_CTRL_8821C BIT(12)
  2427. #define BIT_SHIFT_NFCPAD_IO_SEL_8821C 8
  2428. #define BIT_MASK_NFCPAD_IO_SEL_8821C 0xf
  2429. #define BIT_NFCPAD_IO_SEL_8821C(x) \
  2430. (((x) & BIT_MASK_NFCPAD_IO_SEL_8821C) << BIT_SHIFT_NFCPAD_IO_SEL_8821C)
  2431. #define BITS_NFCPAD_IO_SEL_8821C \
  2432. (BIT_MASK_NFCPAD_IO_SEL_8821C << BIT_SHIFT_NFCPAD_IO_SEL_8821C)
  2433. #define BIT_CLEAR_NFCPAD_IO_SEL_8821C(x) ((x) & (~BITS_NFCPAD_IO_SEL_8821C))
  2434. #define BIT_GET_NFCPAD_IO_SEL_8821C(x) \
  2435. (((x) >> BIT_SHIFT_NFCPAD_IO_SEL_8821C) & BIT_MASK_NFCPAD_IO_SEL_8821C)
  2436. #define BIT_SET_NFCPAD_IO_SEL_8821C(x, v) \
  2437. (BIT_CLEAR_NFCPAD_IO_SEL_8821C(x) | BIT_NFCPAD_IO_SEL_8821C(v))
  2438. #define BIT_SHIFT_NFCPAD_OUT_8821C 4
  2439. #define BIT_MASK_NFCPAD_OUT_8821C 0xf
  2440. #define BIT_NFCPAD_OUT_8821C(x) \
  2441. (((x) & BIT_MASK_NFCPAD_OUT_8821C) << BIT_SHIFT_NFCPAD_OUT_8821C)
  2442. #define BITS_NFCPAD_OUT_8821C \
  2443. (BIT_MASK_NFCPAD_OUT_8821C << BIT_SHIFT_NFCPAD_OUT_8821C)
  2444. #define BIT_CLEAR_NFCPAD_OUT_8821C(x) ((x) & (~BITS_NFCPAD_OUT_8821C))
  2445. #define BIT_GET_NFCPAD_OUT_8821C(x) \
  2446. (((x) >> BIT_SHIFT_NFCPAD_OUT_8821C) & BIT_MASK_NFCPAD_OUT_8821C)
  2447. #define BIT_SET_NFCPAD_OUT_8821C(x, v) \
  2448. (BIT_CLEAR_NFCPAD_OUT_8821C(x) | BIT_NFCPAD_OUT_8821C(v))
  2449. #define BIT_SHIFT_NFCPAD_IN_8821C 0
  2450. #define BIT_MASK_NFCPAD_IN_8821C 0xf
  2451. #define BIT_NFCPAD_IN_8821C(x) \
  2452. (((x) & BIT_MASK_NFCPAD_IN_8821C) << BIT_SHIFT_NFCPAD_IN_8821C)
  2453. #define BITS_NFCPAD_IN_8821C \
  2454. (BIT_MASK_NFCPAD_IN_8821C << BIT_SHIFT_NFCPAD_IN_8821C)
  2455. #define BIT_CLEAR_NFCPAD_IN_8821C(x) ((x) & (~BITS_NFCPAD_IN_8821C))
  2456. #define BIT_GET_NFCPAD_IN_8821C(x) \
  2457. (((x) >> BIT_SHIFT_NFCPAD_IN_8821C) & BIT_MASK_NFCPAD_IN_8821C)
  2458. #define BIT_SET_NFCPAD_IN_8821C(x, v) \
  2459. (BIT_CLEAR_NFCPAD_IN_8821C(x) | BIT_NFCPAD_IN_8821C(v))
  2460. /* 2 REG_NOT_VALID_8821C */
  2461. /* 2 REG_HIMR2_8821C */
  2462. #define BIT_BCNDMAINT_P4_MSK_8821C BIT(31)
  2463. #define BIT_BCNDMAINT_P3_MSK_8821C BIT(30)
  2464. #define BIT_BCNDMAINT_P2_MSK_8821C BIT(29)
  2465. #define BIT_BCNDMAINT_P1_MSK_8821C BIT(28)
  2466. #define BIT_ATIMEND7_MSK_8821C BIT(22)
  2467. #define BIT_ATIMEND6_MSK_8821C BIT(21)
  2468. #define BIT_ATIMEND5_MSK_8821C BIT(20)
  2469. #define BIT_ATIMEND4_MSK_8821C BIT(19)
  2470. #define BIT_ATIMEND3_MSK_8821C BIT(18)
  2471. #define BIT_ATIMEND2_MSK_8821C BIT(17)
  2472. #define BIT_ATIMEND1_MSK_8821C BIT(16)
  2473. #define BIT_TXBCN7OK_MSK_8821C BIT(14)
  2474. #define BIT_TXBCN6OK_MSK_8821C BIT(13)
  2475. #define BIT_TXBCN5OK_MSK_8821C BIT(12)
  2476. #define BIT_TXBCN4OK_MSK_8821C BIT(11)
  2477. #define BIT_TXBCN3OK_MSK_8821C BIT(10)
  2478. #define BIT_TXBCN2OK_MSK_8821C BIT(9)
  2479. #define BIT_TXBCN1OK_MSK_V1_8821C BIT(8)
  2480. #define BIT_TXBCN7ERR_MSK_8821C BIT(6)
  2481. #define BIT_TXBCN6ERR_MSK_8821C BIT(5)
  2482. #define BIT_TXBCN5ERR_MSK_8821C BIT(4)
  2483. #define BIT_TXBCN4ERR_MSK_8821C BIT(3)
  2484. #define BIT_TXBCN3ERR_MSK_8821C BIT(2)
  2485. #define BIT_TXBCN2ERR_MSK_8821C BIT(1)
  2486. #define BIT_TXBCN1ERR_MSK_V1_8821C BIT(0)
  2487. /* 2 REG_HISR2_8821C */
  2488. #define BIT_BCNDMAINT_P4_8821C BIT(31)
  2489. #define BIT_BCNDMAINT_P3_8821C BIT(30)
  2490. #define BIT_BCNDMAINT_P2_8821C BIT(29)
  2491. #define BIT_BCNDMAINT_P1_8821C BIT(28)
  2492. #define BIT_ATIMEND7_8821C BIT(22)
  2493. #define BIT_ATIMEND6_8821C BIT(21)
  2494. #define BIT_ATIMEND5_8821C BIT(20)
  2495. #define BIT_ATIMEND4_8821C BIT(19)
  2496. #define BIT_ATIMEND3_8821C BIT(18)
  2497. #define BIT_ATIMEND2_8821C BIT(17)
  2498. #define BIT_ATIMEND1_8821C BIT(16)
  2499. #define BIT_TXBCN7OK_8821C BIT(14)
  2500. #define BIT_TXBCN6OK_8821C BIT(13)
  2501. #define BIT_TXBCN5OK_8821C BIT(12)
  2502. #define BIT_TXBCN4OK_8821C BIT(11)
  2503. #define BIT_TXBCN3OK_8821C BIT(10)
  2504. #define BIT_TXBCN2OK_8821C BIT(9)
  2505. #define BIT_TXBCN1OK_8821C BIT(8)
  2506. #define BIT_TXBCN7ERR_8821C BIT(6)
  2507. #define BIT_TXBCN6ERR_8821C BIT(5)
  2508. #define BIT_TXBCN5ERR_8821C BIT(4)
  2509. #define BIT_TXBCN4ERR_8821C BIT(3)
  2510. #define BIT_TXBCN3ERR_8821C BIT(2)
  2511. #define BIT_TXBCN2ERR_8821C BIT(1)
  2512. #define BIT_TXBCN1ERR_8821C BIT(0)
  2513. /* 2 REG_HIMR3_8821C */
  2514. #define BIT_WDT_PLATFORM_INT_MSK_8821C BIT(18)
  2515. #define BIT_WDT_CPU_INT_MSK_8821C BIT(17)
  2516. #define BIT_SETH2CDOK_MASK_8821C BIT(16)
  2517. #define BIT_H2C_CMD_FULL_MASK_8821C BIT(15)
  2518. #define BIT_PWR_INT_127_MASK_8821C BIT(14)
  2519. #define BIT_TXSHORTCUT_TXDESUPDATEOK_MASK_8821C BIT(13)
  2520. #define BIT_TXSHORTCUT_BKUPDATEOK_MASK_8821C BIT(12)
  2521. #define BIT_TXSHORTCUT_BEUPDATEOK_MASK_8821C BIT(11)
  2522. #define BIT_TXSHORTCUT_VIUPDATEOK_MAS_8821C BIT(10)
  2523. #define BIT_TXSHORTCUT_VOUPDATEOK_MASK_8821C BIT(9)
  2524. #define BIT_PWR_INT_127_MASK_V1_8821C BIT(8)
  2525. #define BIT_PWR_INT_126TO96_MASK_8821C BIT(7)
  2526. #define BIT_PWR_INT_95TO64_MASK_8821C BIT(6)
  2527. #define BIT_PWR_INT_63TO32_MASK_8821C BIT(5)
  2528. #define BIT_PWR_INT_31TO0_MASK_8821C BIT(4)
  2529. #define BIT_DDMA0_LP_INT_MSK_8821C BIT(1)
  2530. #define BIT_DDMA0_HP_INT_MSK_8821C BIT(0)
  2531. /* 2 REG_HISR3_8821C */
  2532. #define BIT_WDT_PLATFORM_INT_8821C BIT(18)
  2533. #define BIT_WDT_CPU_INT_8821C BIT(17)
  2534. #define BIT_SETH2CDOK_8821C BIT(16)
  2535. #define BIT_H2C_CMD_FULL_8821C BIT(15)
  2536. #define BIT_PWR_INT_127_8821C BIT(14)
  2537. #define BIT_TXSHORTCUT_TXDESUPDATEOK_8821C BIT(13)
  2538. #define BIT_TXSHORTCUT_BKUPDATEOK_8821C BIT(12)
  2539. #define BIT_TXSHORTCUT_BEUPDATEOK_8821C BIT(11)
  2540. #define BIT_TXSHORTCUT_VIUPDATEOK_8821C BIT(10)
  2541. #define BIT_TXSHORTCUT_VOUPDATEOK_8821C BIT(9)
  2542. #define BIT_PWR_INT_127_V1_8821C BIT(8)
  2543. #define BIT_PWR_INT_126TO96_8821C BIT(7)
  2544. #define BIT_PWR_INT_95TO64_8821C BIT(6)
  2545. #define BIT_PWR_INT_63TO32_8821C BIT(5)
  2546. #define BIT_PWR_INT_31TO0_8821C BIT(4)
  2547. #define BIT_DDMA0_LP_INT_8821C BIT(1)
  2548. #define BIT_DDMA0_HP_INT_8821C BIT(0)
  2549. /* 2 REG_SW_MDIO_8821C */
  2550. #define BIT_DIS_TIMEOUT_IO_8821C BIT(24)
  2551. /* 2 REG_NOT_VALID_8821C */
  2552. /* 2 REG_NOT_VALID_8821C */
  2553. /* 2 REG_NOT_VALID_8821C */
  2554. /* 2 REG_H2C_PKT_READADDR_8821C */
  2555. #define BIT_SHIFT_H2C_PKT_READADDR_8821C 0
  2556. #define BIT_MASK_H2C_PKT_READADDR_8821C 0x3ffff
  2557. #define BIT_H2C_PKT_READADDR_8821C(x) \
  2558. (((x) & BIT_MASK_H2C_PKT_READADDR_8821C) \
  2559. << BIT_SHIFT_H2C_PKT_READADDR_8821C)
  2560. #define BITS_H2C_PKT_READADDR_8821C \
  2561. (BIT_MASK_H2C_PKT_READADDR_8821C << BIT_SHIFT_H2C_PKT_READADDR_8821C)
  2562. #define BIT_CLEAR_H2C_PKT_READADDR_8821C(x) \
  2563. ((x) & (~BITS_H2C_PKT_READADDR_8821C))
  2564. #define BIT_GET_H2C_PKT_READADDR_8821C(x) \
  2565. (((x) >> BIT_SHIFT_H2C_PKT_READADDR_8821C) & \
  2566. BIT_MASK_H2C_PKT_READADDR_8821C)
  2567. #define BIT_SET_H2C_PKT_READADDR_8821C(x, v) \
  2568. (BIT_CLEAR_H2C_PKT_READADDR_8821C(x) | BIT_H2C_PKT_READADDR_8821C(v))
  2569. /* 2 REG_H2C_PKT_WRITEADDR_8821C */
  2570. #define BIT_SHIFT_H2C_PKT_WRITEADDR_8821C 0
  2571. #define BIT_MASK_H2C_PKT_WRITEADDR_8821C 0x3ffff
  2572. #define BIT_H2C_PKT_WRITEADDR_8821C(x) \
  2573. (((x) & BIT_MASK_H2C_PKT_WRITEADDR_8821C) \
  2574. << BIT_SHIFT_H2C_PKT_WRITEADDR_8821C)
  2575. #define BITS_H2C_PKT_WRITEADDR_8821C \
  2576. (BIT_MASK_H2C_PKT_WRITEADDR_8821C << BIT_SHIFT_H2C_PKT_WRITEADDR_8821C)
  2577. #define BIT_CLEAR_H2C_PKT_WRITEADDR_8821C(x) \
  2578. ((x) & (~BITS_H2C_PKT_WRITEADDR_8821C))
  2579. #define BIT_GET_H2C_PKT_WRITEADDR_8821C(x) \
  2580. (((x) >> BIT_SHIFT_H2C_PKT_WRITEADDR_8821C) & \
  2581. BIT_MASK_H2C_PKT_WRITEADDR_8821C)
  2582. #define BIT_SET_H2C_PKT_WRITEADDR_8821C(x, v) \
  2583. (BIT_CLEAR_H2C_PKT_WRITEADDR_8821C(x) | BIT_H2C_PKT_WRITEADDR_8821C(v))
  2584. /* 2 REG_MEM_PWR_CRTL_8821C */
  2585. #define BIT_MEM_BB_SD_8821C BIT(17)
  2586. #define BIT_MEM_BB_DS_8821C BIT(16)
  2587. #define BIT_MEM_BT_DS_8821C BIT(10)
  2588. #define BIT_MEM_SDIO_LS_8821C BIT(9)
  2589. #define BIT_MEM_SDIO_DS_8821C BIT(8)
  2590. #define BIT_MEM_USB_LS_8821C BIT(7)
  2591. #define BIT_MEM_USB_DS_8821C BIT(6)
  2592. #define BIT_MEM_PCI_LS_8821C BIT(5)
  2593. #define BIT_MEM_PCI_DS_8821C BIT(4)
  2594. #define BIT_MEM_WLMAC_LS_8821C BIT(3)
  2595. #define BIT_MEM_WLMAC_DS_8821C BIT(2)
  2596. #define BIT_MEM_WLMCU_LS_8821C BIT(1)
  2597. #define BIT_MEM_WLMCU_DS_8821C BIT(0)
  2598. /* 2 REG_NOT_VALID_8821C */
  2599. /* 2 REG_NOT_VALID_8821C */
  2600. /* 2 REG_NOT_VALID_8821C */
  2601. /* 2 REG_NOT_VALID_8821C */
  2602. /* 2 REG_NOT_VALID_8821C */
  2603. /* 2 REG_NOT_VALID_8821C */
  2604. /* 2 REG_NOT_VALID_8821C */
  2605. /* 2 REG_FW_DBG6_8821C */
  2606. #define BIT_SHIFT_FW_DBG6_8821C 0
  2607. #define BIT_MASK_FW_DBG6_8821C 0xffffffffL
  2608. #define BIT_FW_DBG6_8821C(x) \
  2609. (((x) & BIT_MASK_FW_DBG6_8821C) << BIT_SHIFT_FW_DBG6_8821C)
  2610. #define BITS_FW_DBG6_8821C (BIT_MASK_FW_DBG6_8821C << BIT_SHIFT_FW_DBG6_8821C)
  2611. #define BIT_CLEAR_FW_DBG6_8821C(x) ((x) & (~BITS_FW_DBG6_8821C))
  2612. #define BIT_GET_FW_DBG6_8821C(x) \
  2613. (((x) >> BIT_SHIFT_FW_DBG6_8821C) & BIT_MASK_FW_DBG6_8821C)
  2614. #define BIT_SET_FW_DBG6_8821C(x, v) \
  2615. (BIT_CLEAR_FW_DBG6_8821C(x) | BIT_FW_DBG6_8821C(v))
  2616. /* 2 REG_FW_DBG7_8821C */
  2617. #define BIT_SHIFT_FW_DBG7_8821C 0
  2618. #define BIT_MASK_FW_DBG7_8821C 0xffffffffL
  2619. #define BIT_FW_DBG7_8821C(x) \
  2620. (((x) & BIT_MASK_FW_DBG7_8821C) << BIT_SHIFT_FW_DBG7_8821C)
  2621. #define BITS_FW_DBG7_8821C (BIT_MASK_FW_DBG7_8821C << BIT_SHIFT_FW_DBG7_8821C)
  2622. #define BIT_CLEAR_FW_DBG7_8821C(x) ((x) & (~BITS_FW_DBG7_8821C))
  2623. #define BIT_GET_FW_DBG7_8821C(x) \
  2624. (((x) >> BIT_SHIFT_FW_DBG7_8821C) & BIT_MASK_FW_DBG7_8821C)
  2625. #define BIT_SET_FW_DBG7_8821C(x, v) \
  2626. (BIT_CLEAR_FW_DBG7_8821C(x) | BIT_FW_DBG7_8821C(v))
  2627. /* 2 REG_NOT_VALID_8821C */
  2628. /* 2 REG_NOT_VALID_8821C */
  2629. /* 2 REG_NOT_VALID_8821C */
  2630. /* 2 REG_NOT_VALID_8821C */
  2631. /* 2 REG_NOT_VALID_8821C */
  2632. /* 2 REG_NOT_VALID_8821C */
  2633. /* 2 REG_NOT_VALID_8821C */
  2634. /* 2 REG_NOT_VALID_8821C */
  2635. /* 2 REG_NOT_VALID_8821C */
  2636. /* 2 REG_NOT_VALID_8821C */
  2637. /* 2 REG_NOT_VALID_8821C */
  2638. /* 2 REG_NOT_VALID_8821C */
  2639. /* 2 REG_NOT_VALID_8821C */
  2640. /* 2 REG_NOT_VALID_8821C */
  2641. /* 2 REG_NOT_VALID_8821C */
  2642. /* 2 REG_NOT_VALID_8821C */
  2643. /* 2 REG_NOT_VALID_8821C */
  2644. /* 2 REG_NOT_VALID_8821C */
  2645. /* 2 REG_NOT_VALID_8821C */
  2646. /* 2 REG_NOT_VALID_8821C */
  2647. /* 2 REG_NOT_VALID_8821C */
  2648. /* 2 REG_NOT_VALID_8821C */
  2649. /* 2 REG_NOT_VALID_8821C */
  2650. /* 2 REG_NOT_VALID_8821C */
  2651. /* 2 REG_NOT_VALID_8821C */
  2652. /* 2 REG_NOT_VALID_8821C */
  2653. /* 2 REG_NOT_VALID_8821C */
  2654. /* 2 REG_NOT_VALID_8821C */
  2655. /* 2 REG_NOT_VALID_8821C */
  2656. /* 2 REG_NOT_VALID_8821C */
  2657. /* 2 REG_NOT_VALID_8821C */
  2658. /* 2 REG_NOT_VALID_8821C */
  2659. /* 2 REG_NOT_VALID_8821C */
  2660. /* 2 REG_NOT_VALID_8821C */
  2661. /* 2 REG_NOT_VALID_8821C */
  2662. /* 2 REG_NOT_VALID_8821C */
  2663. /* 2 REG_NOT_VALID_8821C */
  2664. /* 2 REG_NOT_VALID_8821C */
  2665. /* 2 REG_NOT_VALID_8821C */
  2666. /* 2 REG_NOT_VALID_8821C */
  2667. /* 2 REG_NOT_VALID_8821C */
  2668. /* 2 REG_NOT_VALID_8821C */
  2669. /* 2 REG_NOT_VALID_8821C */
  2670. /* 2 REG_NOT_VALID_8821C */
  2671. /* 2 REG_NOT_VALID_8821C */
  2672. /* 2 REG_NOT_VALID_8821C */
  2673. /* 2 REG_NOT_VALID_8821C */
  2674. /* 2 REG_NOT_VALID_8821C */
  2675. /* 2 REG_NOT_VALID_8821C */
  2676. /* 2 REG_NOT_VALID_8821C */
  2677. /* 2 REG_NOT_VALID_8821C */
  2678. /* 2 REG_NOT_VALID_8821C */
  2679. /* 2 REG_NOT_VALID_8821C */
  2680. /* 2 REG_NOT_VALID_8821C */
  2681. /* 2 REG_NOT_VALID_8821C */
  2682. /* 2 REG_NOT_VALID_8821C */
  2683. /* 2 REG_NOT_VALID_8821C */
  2684. /* 2 REG_NOT_VALID_8821C */
  2685. /* 2 REG_NOT_VALID_8821C */
  2686. /* 2 REG_NOT_VALID_8821C */
  2687. /* 2 REG_NOT_VALID_8821C */
  2688. /* 2 REG_NOT_VALID_8821C */
  2689. /* 2 REG_NOT_VALID_8821C */
  2690. /* 2 REG_NOT_VALID_8821C */
  2691. /* 2 REG_NOT_VALID_8821C */
  2692. /* 2 REG_CR_8821C */
  2693. #define BIT_SHIFT_LBMODE_8821C 24
  2694. #define BIT_MASK_LBMODE_8821C 0x1f
  2695. #define BIT_LBMODE_8821C(x) \
  2696. (((x) & BIT_MASK_LBMODE_8821C) << BIT_SHIFT_LBMODE_8821C)
  2697. #define BITS_LBMODE_8821C (BIT_MASK_LBMODE_8821C << BIT_SHIFT_LBMODE_8821C)
  2698. #define BIT_CLEAR_LBMODE_8821C(x) ((x) & (~BITS_LBMODE_8821C))
  2699. #define BIT_GET_LBMODE_8821C(x) \
  2700. (((x) >> BIT_SHIFT_LBMODE_8821C) & BIT_MASK_LBMODE_8821C)
  2701. #define BIT_SET_LBMODE_8821C(x, v) \
  2702. (BIT_CLEAR_LBMODE_8821C(x) | BIT_LBMODE_8821C(v))
  2703. #define BIT_SHIFT_NETYPE1_8821C 18
  2704. #define BIT_MASK_NETYPE1_8821C 0x3
  2705. #define BIT_NETYPE1_8821C(x) \
  2706. (((x) & BIT_MASK_NETYPE1_8821C) << BIT_SHIFT_NETYPE1_8821C)
  2707. #define BITS_NETYPE1_8821C (BIT_MASK_NETYPE1_8821C << BIT_SHIFT_NETYPE1_8821C)
  2708. #define BIT_CLEAR_NETYPE1_8821C(x) ((x) & (~BITS_NETYPE1_8821C))
  2709. #define BIT_GET_NETYPE1_8821C(x) \
  2710. (((x) >> BIT_SHIFT_NETYPE1_8821C) & BIT_MASK_NETYPE1_8821C)
  2711. #define BIT_SET_NETYPE1_8821C(x, v) \
  2712. (BIT_CLEAR_NETYPE1_8821C(x) | BIT_NETYPE1_8821C(v))
  2713. #define BIT_SHIFT_NETYPE0_8821C 16
  2714. #define BIT_MASK_NETYPE0_8821C 0x3
  2715. #define BIT_NETYPE0_8821C(x) \
  2716. (((x) & BIT_MASK_NETYPE0_8821C) << BIT_SHIFT_NETYPE0_8821C)
  2717. #define BITS_NETYPE0_8821C (BIT_MASK_NETYPE0_8821C << BIT_SHIFT_NETYPE0_8821C)
  2718. #define BIT_CLEAR_NETYPE0_8821C(x) ((x) & (~BITS_NETYPE0_8821C))
  2719. #define BIT_GET_NETYPE0_8821C(x) \
  2720. (((x) >> BIT_SHIFT_NETYPE0_8821C) & BIT_MASK_NETYPE0_8821C)
  2721. #define BIT_SET_NETYPE0_8821C(x, v) \
  2722. (BIT_CLEAR_NETYPE0_8821C(x) | BIT_NETYPE0_8821C(v))
  2723. #define BIT_COUNTER_STS_EN_8821C BIT(13)
  2724. #define BIT_I2C_MAILBOX_EN_8821C BIT(12)
  2725. #define BIT_SHCUT_EN_8821C BIT(11)
  2726. #define BIT_32K_CAL_TMR_EN_8821C BIT(10)
  2727. #define BIT_MAC_SEC_EN_8821C BIT(9)
  2728. #define BIT_ENSWBCN_8821C BIT(8)
  2729. #define BIT_MACRXEN_8821C BIT(7)
  2730. #define BIT_MACTXEN_8821C BIT(6)
  2731. #define BIT_SCHEDULE_EN_8821C BIT(5)
  2732. #define BIT_PROTOCOL_EN_8821C BIT(4)
  2733. #define BIT_RXDMA_EN_8821C BIT(3)
  2734. #define BIT_TXDMA_EN_8821C BIT(2)
  2735. #define BIT_HCI_RXDMA_EN_8821C BIT(1)
  2736. #define BIT_HCI_TXDMA_EN_8821C BIT(0)
  2737. /* 2 REG_PG_SIZE_8821C */
  2738. #define BIT_SHIFT_DBG_FIFO_SEL_8821C 16
  2739. #define BIT_MASK_DBG_FIFO_SEL_8821C 0xff
  2740. #define BIT_DBG_FIFO_SEL_8821C(x) \
  2741. (((x) & BIT_MASK_DBG_FIFO_SEL_8821C) << BIT_SHIFT_DBG_FIFO_SEL_8821C)
  2742. #define BITS_DBG_FIFO_SEL_8821C \
  2743. (BIT_MASK_DBG_FIFO_SEL_8821C << BIT_SHIFT_DBG_FIFO_SEL_8821C)
  2744. #define BIT_CLEAR_DBG_FIFO_SEL_8821C(x) ((x) & (~BITS_DBG_FIFO_SEL_8821C))
  2745. #define BIT_GET_DBG_FIFO_SEL_8821C(x) \
  2746. (((x) >> BIT_SHIFT_DBG_FIFO_SEL_8821C) & BIT_MASK_DBG_FIFO_SEL_8821C)
  2747. #define BIT_SET_DBG_FIFO_SEL_8821C(x, v) \
  2748. (BIT_CLEAR_DBG_FIFO_SEL_8821C(x) | BIT_DBG_FIFO_SEL_8821C(v))
  2749. /* 2 REG_PKT_BUFF_ACCESS_CTRL_8821C */
  2750. #define BIT_SHIFT_PKT_BUFF_ACCESS_CTRL_8821C 0
  2751. #define BIT_MASK_PKT_BUFF_ACCESS_CTRL_8821C 0xff
  2752. #define BIT_PKT_BUFF_ACCESS_CTRL_8821C(x) \
  2753. (((x) & BIT_MASK_PKT_BUFF_ACCESS_CTRL_8821C) \
  2754. << BIT_SHIFT_PKT_BUFF_ACCESS_CTRL_8821C)
  2755. #define BITS_PKT_BUFF_ACCESS_CTRL_8821C \
  2756. (BIT_MASK_PKT_BUFF_ACCESS_CTRL_8821C \
  2757. << BIT_SHIFT_PKT_BUFF_ACCESS_CTRL_8821C)
  2758. #define BIT_CLEAR_PKT_BUFF_ACCESS_CTRL_8821C(x) \
  2759. ((x) & (~BITS_PKT_BUFF_ACCESS_CTRL_8821C))
  2760. #define BIT_GET_PKT_BUFF_ACCESS_CTRL_8821C(x) \
  2761. (((x) >> BIT_SHIFT_PKT_BUFF_ACCESS_CTRL_8821C) & \
  2762. BIT_MASK_PKT_BUFF_ACCESS_CTRL_8821C)
  2763. #define BIT_SET_PKT_BUFF_ACCESS_CTRL_8821C(x, v) \
  2764. (BIT_CLEAR_PKT_BUFF_ACCESS_CTRL_8821C(x) | \
  2765. BIT_PKT_BUFF_ACCESS_CTRL_8821C(v))
  2766. /* 2 REG_TSF_CLK_STATE_8821C */
  2767. #define BIT_TSF_CLK_STABLE_8821C BIT(15)
  2768. /* 2 REG_TXDMA_PQ_MAP_8821C */
  2769. #define BIT_SHIFT_TXDMA_H2C_MAP_8821C 16
  2770. #define BIT_MASK_TXDMA_H2C_MAP_8821C 0x3
  2771. #define BIT_TXDMA_H2C_MAP_8821C(x) \
  2772. (((x) & BIT_MASK_TXDMA_H2C_MAP_8821C) << BIT_SHIFT_TXDMA_H2C_MAP_8821C)
  2773. #define BITS_TXDMA_H2C_MAP_8821C \
  2774. (BIT_MASK_TXDMA_H2C_MAP_8821C << BIT_SHIFT_TXDMA_H2C_MAP_8821C)
  2775. #define BIT_CLEAR_TXDMA_H2C_MAP_8821C(x) ((x) & (~BITS_TXDMA_H2C_MAP_8821C))
  2776. #define BIT_GET_TXDMA_H2C_MAP_8821C(x) \
  2777. (((x) >> BIT_SHIFT_TXDMA_H2C_MAP_8821C) & BIT_MASK_TXDMA_H2C_MAP_8821C)
  2778. #define BIT_SET_TXDMA_H2C_MAP_8821C(x, v) \
  2779. (BIT_CLEAR_TXDMA_H2C_MAP_8821C(x) | BIT_TXDMA_H2C_MAP_8821C(v))
  2780. #define BIT_SHIFT_TXDMA_HIQ_MAP_8821C 14
  2781. #define BIT_MASK_TXDMA_HIQ_MAP_8821C 0x3
  2782. #define BIT_TXDMA_HIQ_MAP_8821C(x) \
  2783. (((x) & BIT_MASK_TXDMA_HIQ_MAP_8821C) << BIT_SHIFT_TXDMA_HIQ_MAP_8821C)
  2784. #define BITS_TXDMA_HIQ_MAP_8821C \
  2785. (BIT_MASK_TXDMA_HIQ_MAP_8821C << BIT_SHIFT_TXDMA_HIQ_MAP_8821C)
  2786. #define BIT_CLEAR_TXDMA_HIQ_MAP_8821C(x) ((x) & (~BITS_TXDMA_HIQ_MAP_8821C))
  2787. #define BIT_GET_TXDMA_HIQ_MAP_8821C(x) \
  2788. (((x) >> BIT_SHIFT_TXDMA_HIQ_MAP_8821C) & BIT_MASK_TXDMA_HIQ_MAP_8821C)
  2789. #define BIT_SET_TXDMA_HIQ_MAP_8821C(x, v) \
  2790. (BIT_CLEAR_TXDMA_HIQ_MAP_8821C(x) | BIT_TXDMA_HIQ_MAP_8821C(v))
  2791. #define BIT_SHIFT_TXDMA_MGQ_MAP_8821C 12
  2792. #define BIT_MASK_TXDMA_MGQ_MAP_8821C 0x3
  2793. #define BIT_TXDMA_MGQ_MAP_8821C(x) \
  2794. (((x) & BIT_MASK_TXDMA_MGQ_MAP_8821C) << BIT_SHIFT_TXDMA_MGQ_MAP_8821C)
  2795. #define BITS_TXDMA_MGQ_MAP_8821C \
  2796. (BIT_MASK_TXDMA_MGQ_MAP_8821C << BIT_SHIFT_TXDMA_MGQ_MAP_8821C)
  2797. #define BIT_CLEAR_TXDMA_MGQ_MAP_8821C(x) ((x) & (~BITS_TXDMA_MGQ_MAP_8821C))
  2798. #define BIT_GET_TXDMA_MGQ_MAP_8821C(x) \
  2799. (((x) >> BIT_SHIFT_TXDMA_MGQ_MAP_8821C) & BIT_MASK_TXDMA_MGQ_MAP_8821C)
  2800. #define BIT_SET_TXDMA_MGQ_MAP_8821C(x, v) \
  2801. (BIT_CLEAR_TXDMA_MGQ_MAP_8821C(x) | BIT_TXDMA_MGQ_MAP_8821C(v))
  2802. #define BIT_SHIFT_TXDMA_BKQ_MAP_8821C 10
  2803. #define BIT_MASK_TXDMA_BKQ_MAP_8821C 0x3
  2804. #define BIT_TXDMA_BKQ_MAP_8821C(x) \
  2805. (((x) & BIT_MASK_TXDMA_BKQ_MAP_8821C) << BIT_SHIFT_TXDMA_BKQ_MAP_8821C)
  2806. #define BITS_TXDMA_BKQ_MAP_8821C \
  2807. (BIT_MASK_TXDMA_BKQ_MAP_8821C << BIT_SHIFT_TXDMA_BKQ_MAP_8821C)
  2808. #define BIT_CLEAR_TXDMA_BKQ_MAP_8821C(x) ((x) & (~BITS_TXDMA_BKQ_MAP_8821C))
  2809. #define BIT_GET_TXDMA_BKQ_MAP_8821C(x) \
  2810. (((x) >> BIT_SHIFT_TXDMA_BKQ_MAP_8821C) & BIT_MASK_TXDMA_BKQ_MAP_8821C)
  2811. #define BIT_SET_TXDMA_BKQ_MAP_8821C(x, v) \
  2812. (BIT_CLEAR_TXDMA_BKQ_MAP_8821C(x) | BIT_TXDMA_BKQ_MAP_8821C(v))
  2813. #define BIT_SHIFT_TXDMA_BEQ_MAP_8821C 8
  2814. #define BIT_MASK_TXDMA_BEQ_MAP_8821C 0x3
  2815. #define BIT_TXDMA_BEQ_MAP_8821C(x) \
  2816. (((x) & BIT_MASK_TXDMA_BEQ_MAP_8821C) << BIT_SHIFT_TXDMA_BEQ_MAP_8821C)
  2817. #define BITS_TXDMA_BEQ_MAP_8821C \
  2818. (BIT_MASK_TXDMA_BEQ_MAP_8821C << BIT_SHIFT_TXDMA_BEQ_MAP_8821C)
  2819. #define BIT_CLEAR_TXDMA_BEQ_MAP_8821C(x) ((x) & (~BITS_TXDMA_BEQ_MAP_8821C))
  2820. #define BIT_GET_TXDMA_BEQ_MAP_8821C(x) \
  2821. (((x) >> BIT_SHIFT_TXDMA_BEQ_MAP_8821C) & BIT_MASK_TXDMA_BEQ_MAP_8821C)
  2822. #define BIT_SET_TXDMA_BEQ_MAP_8821C(x, v) \
  2823. (BIT_CLEAR_TXDMA_BEQ_MAP_8821C(x) | BIT_TXDMA_BEQ_MAP_8821C(v))
  2824. #define BIT_SHIFT_TXDMA_VIQ_MAP_8821C 6
  2825. #define BIT_MASK_TXDMA_VIQ_MAP_8821C 0x3
  2826. #define BIT_TXDMA_VIQ_MAP_8821C(x) \
  2827. (((x) & BIT_MASK_TXDMA_VIQ_MAP_8821C) << BIT_SHIFT_TXDMA_VIQ_MAP_8821C)
  2828. #define BITS_TXDMA_VIQ_MAP_8821C \
  2829. (BIT_MASK_TXDMA_VIQ_MAP_8821C << BIT_SHIFT_TXDMA_VIQ_MAP_8821C)
  2830. #define BIT_CLEAR_TXDMA_VIQ_MAP_8821C(x) ((x) & (~BITS_TXDMA_VIQ_MAP_8821C))
  2831. #define BIT_GET_TXDMA_VIQ_MAP_8821C(x) \
  2832. (((x) >> BIT_SHIFT_TXDMA_VIQ_MAP_8821C) & BIT_MASK_TXDMA_VIQ_MAP_8821C)
  2833. #define BIT_SET_TXDMA_VIQ_MAP_8821C(x, v) \
  2834. (BIT_CLEAR_TXDMA_VIQ_MAP_8821C(x) | BIT_TXDMA_VIQ_MAP_8821C(v))
  2835. #define BIT_SHIFT_TXDMA_VOQ_MAP_8821C 4
  2836. #define BIT_MASK_TXDMA_VOQ_MAP_8821C 0x3
  2837. #define BIT_TXDMA_VOQ_MAP_8821C(x) \
  2838. (((x) & BIT_MASK_TXDMA_VOQ_MAP_8821C) << BIT_SHIFT_TXDMA_VOQ_MAP_8821C)
  2839. #define BITS_TXDMA_VOQ_MAP_8821C \
  2840. (BIT_MASK_TXDMA_VOQ_MAP_8821C << BIT_SHIFT_TXDMA_VOQ_MAP_8821C)
  2841. #define BIT_CLEAR_TXDMA_VOQ_MAP_8821C(x) ((x) & (~BITS_TXDMA_VOQ_MAP_8821C))
  2842. #define BIT_GET_TXDMA_VOQ_MAP_8821C(x) \
  2843. (((x) >> BIT_SHIFT_TXDMA_VOQ_MAP_8821C) & BIT_MASK_TXDMA_VOQ_MAP_8821C)
  2844. #define BIT_SET_TXDMA_VOQ_MAP_8821C(x, v) \
  2845. (BIT_CLEAR_TXDMA_VOQ_MAP_8821C(x) | BIT_TXDMA_VOQ_MAP_8821C(v))
  2846. #define BIT_RXDMA_AGG_EN_8821C BIT(2)
  2847. #define BIT_RXSHFT_EN_8821C BIT(1)
  2848. #define BIT_RXDMA_ARBBW_EN_8821C BIT(0)
  2849. /* 2 REG_NOT_VALID_8821C */
  2850. /* 2 REG_TRXFF_BNDY_8821C */
  2851. #define BIT_SHIFT_RXFFOVFL_RSV_V2_8821C 8
  2852. #define BIT_MASK_RXFFOVFL_RSV_V2_8821C 0xf
  2853. #define BIT_RXFFOVFL_RSV_V2_8821C(x) \
  2854. (((x) & BIT_MASK_RXFFOVFL_RSV_V2_8821C) \
  2855. << BIT_SHIFT_RXFFOVFL_RSV_V2_8821C)
  2856. #define BITS_RXFFOVFL_RSV_V2_8821C \
  2857. (BIT_MASK_RXFFOVFL_RSV_V2_8821C << BIT_SHIFT_RXFFOVFL_RSV_V2_8821C)
  2858. #define BIT_CLEAR_RXFFOVFL_RSV_V2_8821C(x) ((x) & (~BITS_RXFFOVFL_RSV_V2_8821C))
  2859. #define BIT_GET_RXFFOVFL_RSV_V2_8821C(x) \
  2860. (((x) >> BIT_SHIFT_RXFFOVFL_RSV_V2_8821C) & \
  2861. BIT_MASK_RXFFOVFL_RSV_V2_8821C)
  2862. #define BIT_SET_RXFFOVFL_RSV_V2_8821C(x, v) \
  2863. (BIT_CLEAR_RXFFOVFL_RSV_V2_8821C(x) | BIT_RXFFOVFL_RSV_V2_8821C(v))
  2864. /* 2 REG_PTA_I2C_MBOX_8821C */
  2865. /* 2 REG_NOT_VALID_8821C */
  2866. #define BIT_SHIFT_I2C_M_STATUS_8821C 8
  2867. #define BIT_MASK_I2C_M_STATUS_8821C 0xf
  2868. #define BIT_I2C_M_STATUS_8821C(x) \
  2869. (((x) & BIT_MASK_I2C_M_STATUS_8821C) << BIT_SHIFT_I2C_M_STATUS_8821C)
  2870. #define BITS_I2C_M_STATUS_8821C \
  2871. (BIT_MASK_I2C_M_STATUS_8821C << BIT_SHIFT_I2C_M_STATUS_8821C)
  2872. #define BIT_CLEAR_I2C_M_STATUS_8821C(x) ((x) & (~BITS_I2C_M_STATUS_8821C))
  2873. #define BIT_GET_I2C_M_STATUS_8821C(x) \
  2874. (((x) >> BIT_SHIFT_I2C_M_STATUS_8821C) & BIT_MASK_I2C_M_STATUS_8821C)
  2875. #define BIT_SET_I2C_M_STATUS_8821C(x, v) \
  2876. (BIT_CLEAR_I2C_M_STATUS_8821C(x) | BIT_I2C_M_STATUS_8821C(v))
  2877. #define BIT_SHIFT_I2C_M_BUS_GNT_FW_8821C 4
  2878. #define BIT_MASK_I2C_M_BUS_GNT_FW_8821C 0x7
  2879. #define BIT_I2C_M_BUS_GNT_FW_8821C(x) \
  2880. (((x) & BIT_MASK_I2C_M_BUS_GNT_FW_8821C) \
  2881. << BIT_SHIFT_I2C_M_BUS_GNT_FW_8821C)
  2882. #define BITS_I2C_M_BUS_GNT_FW_8821C \
  2883. (BIT_MASK_I2C_M_BUS_GNT_FW_8821C << BIT_SHIFT_I2C_M_BUS_GNT_FW_8821C)
  2884. #define BIT_CLEAR_I2C_M_BUS_GNT_FW_8821C(x) \
  2885. ((x) & (~BITS_I2C_M_BUS_GNT_FW_8821C))
  2886. #define BIT_GET_I2C_M_BUS_GNT_FW_8821C(x) \
  2887. (((x) >> BIT_SHIFT_I2C_M_BUS_GNT_FW_8821C) & \
  2888. BIT_MASK_I2C_M_BUS_GNT_FW_8821C)
  2889. #define BIT_SET_I2C_M_BUS_GNT_FW_8821C(x, v) \
  2890. (BIT_CLEAR_I2C_M_BUS_GNT_FW_8821C(x) | BIT_I2C_M_BUS_GNT_FW_8821C(v))
  2891. #define BIT_I2C_M_GNT_FW_8821C BIT(3)
  2892. #define BIT_SHIFT_I2C_M_SPEED_8821C 1
  2893. #define BIT_MASK_I2C_M_SPEED_8821C 0x3
  2894. #define BIT_I2C_M_SPEED_8821C(x) \
  2895. (((x) & BIT_MASK_I2C_M_SPEED_8821C) << BIT_SHIFT_I2C_M_SPEED_8821C)
  2896. #define BITS_I2C_M_SPEED_8821C \
  2897. (BIT_MASK_I2C_M_SPEED_8821C << BIT_SHIFT_I2C_M_SPEED_8821C)
  2898. #define BIT_CLEAR_I2C_M_SPEED_8821C(x) ((x) & (~BITS_I2C_M_SPEED_8821C))
  2899. #define BIT_GET_I2C_M_SPEED_8821C(x) \
  2900. (((x) >> BIT_SHIFT_I2C_M_SPEED_8821C) & BIT_MASK_I2C_M_SPEED_8821C)
  2901. #define BIT_SET_I2C_M_SPEED_8821C(x, v) \
  2902. (BIT_CLEAR_I2C_M_SPEED_8821C(x) | BIT_I2C_M_SPEED_8821C(v))
  2903. #define BIT_I2C_M_UNLOCK_8821C BIT(0)
  2904. /* 2 REG_RXFF_BNDY_8821C */
  2905. /* 2 REG_NOT_VALID_8821C */
  2906. #define BIT_SHIFT_RXFF0_BNDY_V2_8821C 0
  2907. #define BIT_MASK_RXFF0_BNDY_V2_8821C 0x3ffff
  2908. #define BIT_RXFF0_BNDY_V2_8821C(x) \
  2909. (((x) & BIT_MASK_RXFF0_BNDY_V2_8821C) << BIT_SHIFT_RXFF0_BNDY_V2_8821C)
  2910. #define BITS_RXFF0_BNDY_V2_8821C \
  2911. (BIT_MASK_RXFF0_BNDY_V2_8821C << BIT_SHIFT_RXFF0_BNDY_V2_8821C)
  2912. #define BIT_CLEAR_RXFF0_BNDY_V2_8821C(x) ((x) & (~BITS_RXFF0_BNDY_V2_8821C))
  2913. #define BIT_GET_RXFF0_BNDY_V2_8821C(x) \
  2914. (((x) >> BIT_SHIFT_RXFF0_BNDY_V2_8821C) & BIT_MASK_RXFF0_BNDY_V2_8821C)
  2915. #define BIT_SET_RXFF0_BNDY_V2_8821C(x, v) \
  2916. (BIT_CLEAR_RXFF0_BNDY_V2_8821C(x) | BIT_RXFF0_BNDY_V2_8821C(v))
  2917. /* 2 REG_FE1IMR_8821C */
  2918. #define BIT_FS_RXDMA2_DONE_INT_EN_8821C BIT(28)
  2919. #define BIT_FS_RXDONE3_INT_EN_8821C BIT(27)
  2920. #define BIT_FS_RXDONE2_INT_EN_8821C BIT(26)
  2921. #define BIT_FS_RX_BCN_P4_INT_EN_8821C BIT(25)
  2922. #define BIT_FS_RX_BCN_P3_INT_EN_8821C BIT(24)
  2923. #define BIT_FS_RX_BCN_P2_INT_EN_8821C BIT(23)
  2924. #define BIT_FS_RX_BCN_P1_INT_EN_8821C BIT(22)
  2925. #define BIT_FS_RX_BCN_P0_INT_EN_8821C BIT(21)
  2926. #define BIT_FS_RX_UMD0_INT_EN_8821C BIT(20)
  2927. #define BIT_FS_RX_UMD1_INT_EN_8821C BIT(19)
  2928. #define BIT_FS_RX_BMD0_INT_EN_8821C BIT(18)
  2929. #define BIT_FS_RX_BMD1_INT_EN_8821C BIT(17)
  2930. #define BIT_FS_RXDONE_INT_EN_8821C BIT(16)
  2931. #define BIT_FS_WWLAN_INT_EN_8821C BIT(15)
  2932. #define BIT_FS_SOUND_DONE_INT_EN_8821C BIT(14)
  2933. #define BIT_FS_LP_STBY_INT_EN_8821C BIT(13)
  2934. #define BIT_FS_TRL_MTR_INT_EN_8821C BIT(12)
  2935. #define BIT_FS_BF1_PRETO_INT_EN_8821C BIT(11)
  2936. #define BIT_FS_BF0_PRETO_INT_EN_8821C BIT(10)
  2937. #define BIT_FS_PTCL_RELEASE_MACID_INT_EN_8821C BIT(9)
  2938. #define BIT_FS_LTE_COEX_EN_8821C BIT(6)
  2939. #define BIT_FS_WLACTOFF_INT_EN_8821C BIT(5)
  2940. #define BIT_FS_WLACTON_INT_EN_8821C BIT(4)
  2941. #define BIT_FS_BTCMD_INT_EN_8821C BIT(3)
  2942. #define BIT_FS_REG_MAILBOX_TO_I2C_INT_EN_8821C BIT(2)
  2943. #define BIT_FS_TRPC_TO_INT_EN_V1_8821C BIT(1)
  2944. #define BIT_FS_RPC_O_T_INT_EN_V1_8821C BIT(0)
  2945. /* 2 REG_FE1ISR_8821C */
  2946. #define BIT_FS_RXDMA2_DONE_INT_8821C BIT(28)
  2947. #define BIT_FS_RXDONE3_INT_8821C BIT(27)
  2948. #define BIT_FS_RXDONE2_INT_8821C BIT(26)
  2949. #define BIT_FS_RX_BCN_P4_INT_8821C BIT(25)
  2950. #define BIT_FS_RX_BCN_P3_INT_8821C BIT(24)
  2951. #define BIT_FS_RX_BCN_P2_INT_8821C BIT(23)
  2952. #define BIT_FS_RX_BCN_P1_INT_8821C BIT(22)
  2953. #define BIT_FS_RX_BCN_P0_INT_8821C BIT(21)
  2954. #define BIT_FS_RX_UMD0_INT_8821C BIT(20)
  2955. #define BIT_FS_RX_UMD1_INT_8821C BIT(19)
  2956. #define BIT_FS_RX_BMD0_INT_8821C BIT(18)
  2957. #define BIT_FS_RX_BMD1_INT_8821C BIT(17)
  2958. #define BIT_FS_RXDONE_INT_8821C BIT(16)
  2959. #define BIT_FS_WWLAN_INT_8821C BIT(15)
  2960. #define BIT_FS_SOUND_DONE_INT_8821C BIT(14)
  2961. #define BIT_FS_LP_STBY_INT_8821C BIT(13)
  2962. #define BIT_FS_TRL_MTR_INT_8821C BIT(12)
  2963. #define BIT_FS_BF1_PRETO_INT_8821C BIT(11)
  2964. #define BIT_FS_BF0_PRETO_INT_8821C BIT(10)
  2965. #define BIT_FS_PTCL_RELEASE_MACID_INT_8821C BIT(9)
  2966. #define BIT_FS_LTE_COEX_INT_8821C BIT(6)
  2967. #define BIT_FS_WLACTOFF_INT_8821C BIT(5)
  2968. #define BIT_FS_WLACTON_INT_8821C BIT(4)
  2969. #define BIT_FS_BCN_RX_INT_INT_8821C BIT(3)
  2970. #define BIT_FS_MAILBOX_TO_I2C_INT_8821C BIT(2)
  2971. #define BIT_FS_TRPC_TO_INT_8821C BIT(1)
  2972. #define BIT_FS_RPC_O_T_INT_8821C BIT(0)
  2973. /* 2 REG_NOT_VALID_8821C */
  2974. /* 2 REG_CPWM_8821C */
  2975. #define BIT_CPWM_TOGGLING_8821C BIT(31)
  2976. #define BIT_SHIFT_CPWM_MOD_8821C 24
  2977. #define BIT_MASK_CPWM_MOD_8821C 0x7f
  2978. #define BIT_CPWM_MOD_8821C(x) \
  2979. (((x) & BIT_MASK_CPWM_MOD_8821C) << BIT_SHIFT_CPWM_MOD_8821C)
  2980. #define BITS_CPWM_MOD_8821C \
  2981. (BIT_MASK_CPWM_MOD_8821C << BIT_SHIFT_CPWM_MOD_8821C)
  2982. #define BIT_CLEAR_CPWM_MOD_8821C(x) ((x) & (~BITS_CPWM_MOD_8821C))
  2983. #define BIT_GET_CPWM_MOD_8821C(x) \
  2984. (((x) >> BIT_SHIFT_CPWM_MOD_8821C) & BIT_MASK_CPWM_MOD_8821C)
  2985. #define BIT_SET_CPWM_MOD_8821C(x, v) \
  2986. (BIT_CLEAR_CPWM_MOD_8821C(x) | BIT_CPWM_MOD_8821C(v))
  2987. /* 2 REG_FWIMR_8821C */
  2988. #define BIT_FS_TXBCNOK_MB7_INT_EN_8821C BIT(31)
  2989. #define BIT_FS_TXBCNOK_MB6_INT_EN_8821C BIT(30)
  2990. #define BIT_FS_TXBCNOK_MB5_INT_EN_8821C BIT(29)
  2991. #define BIT_FS_TXBCNOK_MB4_INT_EN_8821C BIT(28)
  2992. #define BIT_FS_TXBCNOK_MB3_INT_EN_8821C BIT(27)
  2993. #define BIT_FS_TXBCNOK_MB2_INT_EN_8821C BIT(26)
  2994. #define BIT_FS_TXBCNOK_MB1_INT_EN_8821C BIT(25)
  2995. #define BIT_FS_TXBCNOK_MB0_INT_EN_8821C BIT(24)
  2996. #define BIT_FS_TXBCNERR_MB7_INT_EN_8821C BIT(23)
  2997. #define BIT_FS_TXBCNERR_MB6_INT_EN_8821C BIT(22)
  2998. #define BIT_FS_TXBCNERR_MB5_INT_EN_8821C BIT(21)
  2999. #define BIT_FS_TXBCNERR_MB4_INT_EN_8821C BIT(20)
  3000. #define BIT_FS_TXBCNERR_MB3_INT_EN_8821C BIT(19)
  3001. #define BIT_FS_TXBCNERR_MB2_INT_EN_8821C BIT(18)
  3002. #define BIT_FS_TXBCNERR_MB1_INT_EN_8821C BIT(17)
  3003. #define BIT_FS_TXBCNERR_MB0_INT_EN_8821C BIT(16)
  3004. #define BIT_CPU_MGQ_TXDONE_INT_EN_8821C BIT(15)
  3005. #define BIT_SIFS_OVERSPEC_INT_EN_8821C BIT(14)
  3006. #define BIT_FS_MGNTQ_RPTR_RELEASE_INT_EN_8821C BIT(13)
  3007. #define BIT_FS_MGNTQFF_TO_INT_EN_8821C BIT(12)
  3008. #define BIT_FS_DDMA1_LP_INT_EN_8821C BIT(11)
  3009. #define BIT_FS_DDMA1_HP_INT_EN_8821C BIT(10)
  3010. #define BIT_FS_DDMA0_LP_INT_EN_8821C BIT(9)
  3011. #define BIT_FS_DDMA0_HP_INT_EN_8821C BIT(8)
  3012. #define BIT_FS_TRXRPT_INT_EN_8821C BIT(7)
  3013. #define BIT_FS_C2H_W_READY_INT_EN_8821C BIT(6)
  3014. #define BIT_FS_HRCV_INT_EN_8821C BIT(5)
  3015. #define BIT_FS_H2CCMD_INT_EN_8821C BIT(4)
  3016. #define BIT_FS_TXPKTIN_INT_EN_8821C BIT(3)
  3017. #define BIT_FS_ERRORHDL_INT_EN_8821C BIT(2)
  3018. #define BIT_FS_TXCCX_INT_EN_8821C BIT(1)
  3019. #define BIT_FS_TXCLOSE_INT_EN_8821C BIT(0)
  3020. /* 2 REG_FWISR_8821C */
  3021. #define BIT_FS_TXBCNOK_MB7_INT_8821C BIT(31)
  3022. #define BIT_FS_TXBCNOK_MB6_INT_8821C BIT(30)
  3023. #define BIT_FS_TXBCNOK_MB5_INT_8821C BIT(29)
  3024. #define BIT_FS_TXBCNOK_MB4_INT_8821C BIT(28)
  3025. #define BIT_FS_TXBCNOK_MB3_INT_8821C BIT(27)
  3026. #define BIT_FS_TXBCNOK_MB2_INT_8821C BIT(26)
  3027. #define BIT_FS_TXBCNOK_MB1_INT_8821C BIT(25)
  3028. #define BIT_FS_TXBCNOK_MB0_INT_8821C BIT(24)
  3029. #define BIT_FS_TXBCNERR_MB7_INT_8821C BIT(23)
  3030. #define BIT_FS_TXBCNERR_MB6_INT_8821C BIT(22)
  3031. #define BIT_FS_TXBCNERR_MB5_INT_8821C BIT(21)
  3032. #define BIT_FS_TXBCNERR_MB4_INT_8821C BIT(20)
  3033. #define BIT_FS_TXBCNERR_MB3_INT_8821C BIT(19)
  3034. #define BIT_FS_TXBCNERR_MB2_INT_8821C BIT(18)
  3035. #define BIT_FS_TXBCNERR_MB1_INT_8821C BIT(17)
  3036. #define BIT_FS_TXBCNERR_MB0_INT_8821C BIT(16)
  3037. #define BIT_CPU_MGQ_TXDONE_INT_8821C BIT(15)
  3038. #define BIT_SIFS_OVERSPEC_INT_8821C BIT(14)
  3039. #define BIT_FS_MGNTQ_RPTR_RELEASE_INT_8821C BIT(13)
  3040. #define BIT_FS_MGNTQFF_TO_INT_8821C BIT(12)
  3041. #define BIT_FS_DDMA1_LP_INT_8821C BIT(11)
  3042. #define BIT_FS_DDMA1_HP_INT_8821C BIT(10)
  3043. #define BIT_FS_DDMA0_LP_INT_8821C BIT(9)
  3044. #define BIT_FS_DDMA0_HP_INT_8821C BIT(8)
  3045. #define BIT_FS_TRXRPT_INT_8821C BIT(7)
  3046. #define BIT_FS_C2H_W_READY_INT_8821C BIT(6)
  3047. #define BIT_FS_HRCV_INT_8821C BIT(5)
  3048. #define BIT_FS_H2CCMD_INT_8821C BIT(4)
  3049. #define BIT_FS_TXPKTIN_INT_8821C BIT(3)
  3050. #define BIT_FS_ERRORHDL_INT_8821C BIT(2)
  3051. #define BIT_FS_TXCCX_INT_8821C BIT(1)
  3052. #define BIT_FS_TXCLOSE_INT_8821C BIT(0)
  3053. /* 2 REG_FTIMR_8821C */
  3054. #define BIT_PS_TIMER_C_EARLY_INT_EN_8821C BIT(23)
  3055. #define BIT_PS_TIMER_B_EARLY_INT_EN_8821C BIT(22)
  3056. #define BIT_PS_TIMER_A_EARLY_INT_EN_8821C BIT(21)
  3057. #define BIT_CPUMGQ_TX_TIMER_EARLY_INT_EN_8821C BIT(20)
  3058. #define BIT_PS_TIMER_C_INT_EN_8821C BIT(19)
  3059. #define BIT_PS_TIMER_B_INT_EN_8821C BIT(18)
  3060. #define BIT_PS_TIMER_A_INT_EN_8821C BIT(17)
  3061. #define BIT_CPUMGQ_TX_TIMER_INT_EN_8821C BIT(16)
  3062. #define BIT_FS_PS_TIMEOUT2_EN_8821C BIT(15)
  3063. #define BIT_FS_PS_TIMEOUT1_EN_8821C BIT(14)
  3064. #define BIT_FS_PS_TIMEOUT0_EN_8821C BIT(13)
  3065. #define BIT_FS_GTINT8_EN_8821C BIT(8)
  3066. #define BIT_FS_GTINT7_EN_8821C BIT(7)
  3067. #define BIT_FS_GTINT6_EN_8821C BIT(6)
  3068. #define BIT_FS_GTINT5_EN_8821C BIT(5)
  3069. #define BIT_FS_GTINT4_EN_8821C BIT(4)
  3070. #define BIT_FS_GTINT3_EN_8821C BIT(3)
  3071. #define BIT_FS_GTINT2_EN_8821C BIT(2)
  3072. #define BIT_FS_GTINT1_EN_8821C BIT(1)
  3073. #define BIT_FS_GTINT0_EN_8821C BIT(0)
  3074. /* 2 REG_FTISR_8821C */
  3075. #define BIT_PS_TIMER_C_EARLY__INT_8821C BIT(23)
  3076. #define BIT_PS_TIMER_B_EARLY__INT_8821C BIT(22)
  3077. #define BIT_PS_TIMER_A_EARLY__INT_8821C BIT(21)
  3078. #define BIT_CPUMGQ_TX_TIMER_EARLY_INT_8821C BIT(20)
  3079. #define BIT_PS_TIMER_C_INT_8821C BIT(19)
  3080. #define BIT_PS_TIMER_B_INT_8821C BIT(18)
  3081. #define BIT_PS_TIMER_A_INT_8821C BIT(17)
  3082. #define BIT_CPUMGQ_TX_TIMER_INT_8821C BIT(16)
  3083. #define BIT_FS_PS_TIMEOUT2_INT_8821C BIT(15)
  3084. #define BIT_FS_PS_TIMEOUT1_INT_8821C BIT(14)
  3085. #define BIT_FS_PS_TIMEOUT0_INT_8821C BIT(13)
  3086. #define BIT_FS_GTINT8_INT_8821C BIT(8)
  3087. #define BIT_FS_GTINT7_INT_8821C BIT(7)
  3088. #define BIT_FS_GTINT6_INT_8821C BIT(6)
  3089. #define BIT_FS_GTINT5_INT_8821C BIT(5)
  3090. #define BIT_FS_GTINT4_INT_8821C BIT(4)
  3091. #define BIT_FS_GTINT3_INT_8821C BIT(3)
  3092. #define BIT_FS_GTINT2_INT_8821C BIT(2)
  3093. #define BIT_FS_GTINT1_INT_8821C BIT(1)
  3094. #define BIT_FS_GTINT0_INT_8821C BIT(0)
  3095. /* 2 REG_PKTBUF_DBG_CTRL_8821C */
  3096. #define BIT_SHIFT_PKTBUF_WRITE_EN_8821C 24
  3097. #define BIT_MASK_PKTBUF_WRITE_EN_8821C 0xff
  3098. #define BIT_PKTBUF_WRITE_EN_8821C(x) \
  3099. (((x) & BIT_MASK_PKTBUF_WRITE_EN_8821C) \
  3100. << BIT_SHIFT_PKTBUF_WRITE_EN_8821C)
  3101. #define BITS_PKTBUF_WRITE_EN_8821C \
  3102. (BIT_MASK_PKTBUF_WRITE_EN_8821C << BIT_SHIFT_PKTBUF_WRITE_EN_8821C)
  3103. #define BIT_CLEAR_PKTBUF_WRITE_EN_8821C(x) ((x) & (~BITS_PKTBUF_WRITE_EN_8821C))
  3104. #define BIT_GET_PKTBUF_WRITE_EN_8821C(x) \
  3105. (((x) >> BIT_SHIFT_PKTBUF_WRITE_EN_8821C) & \
  3106. BIT_MASK_PKTBUF_WRITE_EN_8821C)
  3107. #define BIT_SET_PKTBUF_WRITE_EN_8821C(x, v) \
  3108. (BIT_CLEAR_PKTBUF_WRITE_EN_8821C(x) | BIT_PKTBUF_WRITE_EN_8821C(v))
  3109. #define BIT_TXRPTBUF_DBG_8821C BIT(23)
  3110. /* 2 REG_NOT_VALID_8821C */
  3111. #define BIT_TXPKTBUF_DBG_V2_8821C BIT(20)
  3112. #define BIT_RXPKTBUF_DBG_8821C BIT(16)
  3113. #define BIT_SHIFT_PKTBUF_DBG_ADDR_8821C 0
  3114. #define BIT_MASK_PKTBUF_DBG_ADDR_8821C 0x1fff
  3115. #define BIT_PKTBUF_DBG_ADDR_8821C(x) \
  3116. (((x) & BIT_MASK_PKTBUF_DBG_ADDR_8821C) \
  3117. << BIT_SHIFT_PKTBUF_DBG_ADDR_8821C)
  3118. #define BITS_PKTBUF_DBG_ADDR_8821C \
  3119. (BIT_MASK_PKTBUF_DBG_ADDR_8821C << BIT_SHIFT_PKTBUF_DBG_ADDR_8821C)
  3120. #define BIT_CLEAR_PKTBUF_DBG_ADDR_8821C(x) ((x) & (~BITS_PKTBUF_DBG_ADDR_8821C))
  3121. #define BIT_GET_PKTBUF_DBG_ADDR_8821C(x) \
  3122. (((x) >> BIT_SHIFT_PKTBUF_DBG_ADDR_8821C) & \
  3123. BIT_MASK_PKTBUF_DBG_ADDR_8821C)
  3124. #define BIT_SET_PKTBUF_DBG_ADDR_8821C(x, v) \
  3125. (BIT_CLEAR_PKTBUF_DBG_ADDR_8821C(x) | BIT_PKTBUF_DBG_ADDR_8821C(v))
  3126. /* 2 REG_PKTBUF_DBG_DATA_L_8821C */
  3127. #define BIT_SHIFT_PKTBUF_DBG_DATA_L_8821C 0
  3128. #define BIT_MASK_PKTBUF_DBG_DATA_L_8821C 0xffffffffL
  3129. #define BIT_PKTBUF_DBG_DATA_L_8821C(x) \
  3130. (((x) & BIT_MASK_PKTBUF_DBG_DATA_L_8821C) \
  3131. << BIT_SHIFT_PKTBUF_DBG_DATA_L_8821C)
  3132. #define BITS_PKTBUF_DBG_DATA_L_8821C \
  3133. (BIT_MASK_PKTBUF_DBG_DATA_L_8821C << BIT_SHIFT_PKTBUF_DBG_DATA_L_8821C)
  3134. #define BIT_CLEAR_PKTBUF_DBG_DATA_L_8821C(x) \
  3135. ((x) & (~BITS_PKTBUF_DBG_DATA_L_8821C))
  3136. #define BIT_GET_PKTBUF_DBG_DATA_L_8821C(x) \
  3137. (((x) >> BIT_SHIFT_PKTBUF_DBG_DATA_L_8821C) & \
  3138. BIT_MASK_PKTBUF_DBG_DATA_L_8821C)
  3139. #define BIT_SET_PKTBUF_DBG_DATA_L_8821C(x, v) \
  3140. (BIT_CLEAR_PKTBUF_DBG_DATA_L_8821C(x) | BIT_PKTBUF_DBG_DATA_L_8821C(v))
  3141. /* 2 REG_PKTBUF_DBG_DATA_H_8821C */
  3142. #define BIT_SHIFT_PKTBUF_DBG_DATA_H_8821C 0
  3143. #define BIT_MASK_PKTBUF_DBG_DATA_H_8821C 0xffffffffL
  3144. #define BIT_PKTBUF_DBG_DATA_H_8821C(x) \
  3145. (((x) & BIT_MASK_PKTBUF_DBG_DATA_H_8821C) \
  3146. << BIT_SHIFT_PKTBUF_DBG_DATA_H_8821C)
  3147. #define BITS_PKTBUF_DBG_DATA_H_8821C \
  3148. (BIT_MASK_PKTBUF_DBG_DATA_H_8821C << BIT_SHIFT_PKTBUF_DBG_DATA_H_8821C)
  3149. #define BIT_CLEAR_PKTBUF_DBG_DATA_H_8821C(x) \
  3150. ((x) & (~BITS_PKTBUF_DBG_DATA_H_8821C))
  3151. #define BIT_GET_PKTBUF_DBG_DATA_H_8821C(x) \
  3152. (((x) >> BIT_SHIFT_PKTBUF_DBG_DATA_H_8821C) & \
  3153. BIT_MASK_PKTBUF_DBG_DATA_H_8821C)
  3154. #define BIT_SET_PKTBUF_DBG_DATA_H_8821C(x, v) \
  3155. (BIT_CLEAR_PKTBUF_DBG_DATA_H_8821C(x) | BIT_PKTBUF_DBG_DATA_H_8821C(v))
  3156. /* 2 REG_CPWM2_8821C */
  3157. #define BIT_SHIFT_L0S_TO_RCVY_NUM_8821C 16
  3158. #define BIT_MASK_L0S_TO_RCVY_NUM_8821C 0xff
  3159. #define BIT_L0S_TO_RCVY_NUM_8821C(x) \
  3160. (((x) & BIT_MASK_L0S_TO_RCVY_NUM_8821C) \
  3161. << BIT_SHIFT_L0S_TO_RCVY_NUM_8821C)
  3162. #define BITS_L0S_TO_RCVY_NUM_8821C \
  3163. (BIT_MASK_L0S_TO_RCVY_NUM_8821C << BIT_SHIFT_L0S_TO_RCVY_NUM_8821C)
  3164. #define BIT_CLEAR_L0S_TO_RCVY_NUM_8821C(x) ((x) & (~BITS_L0S_TO_RCVY_NUM_8821C))
  3165. #define BIT_GET_L0S_TO_RCVY_NUM_8821C(x) \
  3166. (((x) >> BIT_SHIFT_L0S_TO_RCVY_NUM_8821C) & \
  3167. BIT_MASK_L0S_TO_RCVY_NUM_8821C)
  3168. #define BIT_SET_L0S_TO_RCVY_NUM_8821C(x, v) \
  3169. (BIT_CLEAR_L0S_TO_RCVY_NUM_8821C(x) | BIT_L0S_TO_RCVY_NUM_8821C(v))
  3170. #define BIT_CPWM2_TOGGLING_8821C BIT(15)
  3171. #define BIT_SHIFT_CPWM2_MOD_8821C 0
  3172. #define BIT_MASK_CPWM2_MOD_8821C 0x7fff
  3173. #define BIT_CPWM2_MOD_8821C(x) \
  3174. (((x) & BIT_MASK_CPWM2_MOD_8821C) << BIT_SHIFT_CPWM2_MOD_8821C)
  3175. #define BITS_CPWM2_MOD_8821C \
  3176. (BIT_MASK_CPWM2_MOD_8821C << BIT_SHIFT_CPWM2_MOD_8821C)
  3177. #define BIT_CLEAR_CPWM2_MOD_8821C(x) ((x) & (~BITS_CPWM2_MOD_8821C))
  3178. #define BIT_GET_CPWM2_MOD_8821C(x) \
  3179. (((x) >> BIT_SHIFT_CPWM2_MOD_8821C) & BIT_MASK_CPWM2_MOD_8821C)
  3180. #define BIT_SET_CPWM2_MOD_8821C(x, v) \
  3181. (BIT_CLEAR_CPWM2_MOD_8821C(x) | BIT_CPWM2_MOD_8821C(v))
  3182. /* 2 REG_TC0_CTRL_8821C */
  3183. #define BIT_TC0INT_EN_8821C BIT(26)
  3184. #define BIT_TC0MODE_8821C BIT(25)
  3185. #define BIT_TC0EN_8821C BIT(24)
  3186. #define BIT_SHIFT_TC0DATA_8821C 0
  3187. #define BIT_MASK_TC0DATA_8821C 0xffffff
  3188. #define BIT_TC0DATA_8821C(x) \
  3189. (((x) & BIT_MASK_TC0DATA_8821C) << BIT_SHIFT_TC0DATA_8821C)
  3190. #define BITS_TC0DATA_8821C (BIT_MASK_TC0DATA_8821C << BIT_SHIFT_TC0DATA_8821C)
  3191. #define BIT_CLEAR_TC0DATA_8821C(x) ((x) & (~BITS_TC0DATA_8821C))
  3192. #define BIT_GET_TC0DATA_8821C(x) \
  3193. (((x) >> BIT_SHIFT_TC0DATA_8821C) & BIT_MASK_TC0DATA_8821C)
  3194. #define BIT_SET_TC0DATA_8821C(x, v) \
  3195. (BIT_CLEAR_TC0DATA_8821C(x) | BIT_TC0DATA_8821C(v))
  3196. /* 2 REG_TC1_CTRL_8821C */
  3197. #define BIT_TC1INT_EN_8821C BIT(26)
  3198. #define BIT_TC1MODE_8821C BIT(25)
  3199. #define BIT_TC1EN_8821C BIT(24)
  3200. #define BIT_SHIFT_TC1DATA_8821C 0
  3201. #define BIT_MASK_TC1DATA_8821C 0xffffff
  3202. #define BIT_TC1DATA_8821C(x) \
  3203. (((x) & BIT_MASK_TC1DATA_8821C) << BIT_SHIFT_TC1DATA_8821C)
  3204. #define BITS_TC1DATA_8821C (BIT_MASK_TC1DATA_8821C << BIT_SHIFT_TC1DATA_8821C)
  3205. #define BIT_CLEAR_TC1DATA_8821C(x) ((x) & (~BITS_TC1DATA_8821C))
  3206. #define BIT_GET_TC1DATA_8821C(x) \
  3207. (((x) >> BIT_SHIFT_TC1DATA_8821C) & BIT_MASK_TC1DATA_8821C)
  3208. #define BIT_SET_TC1DATA_8821C(x, v) \
  3209. (BIT_CLEAR_TC1DATA_8821C(x) | BIT_TC1DATA_8821C(v))
  3210. /* 2 REG_TC2_CTRL_8821C */
  3211. #define BIT_TC2INT_EN_8821C BIT(26)
  3212. #define BIT_TC2MODE_8821C BIT(25)
  3213. #define BIT_TC2EN_8821C BIT(24)
  3214. #define BIT_SHIFT_TC2DATA_8821C 0
  3215. #define BIT_MASK_TC2DATA_8821C 0xffffff
  3216. #define BIT_TC2DATA_8821C(x) \
  3217. (((x) & BIT_MASK_TC2DATA_8821C) << BIT_SHIFT_TC2DATA_8821C)
  3218. #define BITS_TC2DATA_8821C (BIT_MASK_TC2DATA_8821C << BIT_SHIFT_TC2DATA_8821C)
  3219. #define BIT_CLEAR_TC2DATA_8821C(x) ((x) & (~BITS_TC2DATA_8821C))
  3220. #define BIT_GET_TC2DATA_8821C(x) \
  3221. (((x) >> BIT_SHIFT_TC2DATA_8821C) & BIT_MASK_TC2DATA_8821C)
  3222. #define BIT_SET_TC2DATA_8821C(x, v) \
  3223. (BIT_CLEAR_TC2DATA_8821C(x) | BIT_TC2DATA_8821C(v))
  3224. /* 2 REG_TC3_CTRL_8821C */
  3225. #define BIT_TC3INT_EN_8821C BIT(26)
  3226. #define BIT_TC3MODE_8821C BIT(25)
  3227. #define BIT_TC3EN_8821C BIT(24)
  3228. #define BIT_SHIFT_TC3DATA_8821C 0
  3229. #define BIT_MASK_TC3DATA_8821C 0xffffff
  3230. #define BIT_TC3DATA_8821C(x) \
  3231. (((x) & BIT_MASK_TC3DATA_8821C) << BIT_SHIFT_TC3DATA_8821C)
  3232. #define BITS_TC3DATA_8821C (BIT_MASK_TC3DATA_8821C << BIT_SHIFT_TC3DATA_8821C)
  3233. #define BIT_CLEAR_TC3DATA_8821C(x) ((x) & (~BITS_TC3DATA_8821C))
  3234. #define BIT_GET_TC3DATA_8821C(x) \
  3235. (((x) >> BIT_SHIFT_TC3DATA_8821C) & BIT_MASK_TC3DATA_8821C)
  3236. #define BIT_SET_TC3DATA_8821C(x, v) \
  3237. (BIT_CLEAR_TC3DATA_8821C(x) | BIT_TC3DATA_8821C(v))
  3238. /* 2 REG_TC4_CTRL_8821C */
  3239. #define BIT_TC4INT_EN_8821C BIT(26)
  3240. #define BIT_TC4MODE_8821C BIT(25)
  3241. #define BIT_TC4EN_8821C BIT(24)
  3242. #define BIT_SHIFT_TC4DATA_8821C 0
  3243. #define BIT_MASK_TC4DATA_8821C 0xffffff
  3244. #define BIT_TC4DATA_8821C(x) \
  3245. (((x) & BIT_MASK_TC4DATA_8821C) << BIT_SHIFT_TC4DATA_8821C)
  3246. #define BITS_TC4DATA_8821C (BIT_MASK_TC4DATA_8821C << BIT_SHIFT_TC4DATA_8821C)
  3247. #define BIT_CLEAR_TC4DATA_8821C(x) ((x) & (~BITS_TC4DATA_8821C))
  3248. #define BIT_GET_TC4DATA_8821C(x) \
  3249. (((x) >> BIT_SHIFT_TC4DATA_8821C) & BIT_MASK_TC4DATA_8821C)
  3250. #define BIT_SET_TC4DATA_8821C(x, v) \
  3251. (BIT_CLEAR_TC4DATA_8821C(x) | BIT_TC4DATA_8821C(v))
  3252. /* 2 REG_TCUNIT_BASE_8821C */
  3253. #define BIT_SHIFT_TCUNIT_BASE_8821C 0
  3254. #define BIT_MASK_TCUNIT_BASE_8821C 0x3fff
  3255. #define BIT_TCUNIT_BASE_8821C(x) \
  3256. (((x) & BIT_MASK_TCUNIT_BASE_8821C) << BIT_SHIFT_TCUNIT_BASE_8821C)
  3257. #define BITS_TCUNIT_BASE_8821C \
  3258. (BIT_MASK_TCUNIT_BASE_8821C << BIT_SHIFT_TCUNIT_BASE_8821C)
  3259. #define BIT_CLEAR_TCUNIT_BASE_8821C(x) ((x) & (~BITS_TCUNIT_BASE_8821C))
  3260. #define BIT_GET_TCUNIT_BASE_8821C(x) \
  3261. (((x) >> BIT_SHIFT_TCUNIT_BASE_8821C) & BIT_MASK_TCUNIT_BASE_8821C)
  3262. #define BIT_SET_TCUNIT_BASE_8821C(x, v) \
  3263. (BIT_CLEAR_TCUNIT_BASE_8821C(x) | BIT_TCUNIT_BASE_8821C(v))
  3264. /* 2 REG_TC5_CTRL_8821C */
  3265. #define BIT_TC5INT_EN_8821C BIT(26)
  3266. #define BIT_TC5MODE_8821C BIT(25)
  3267. #define BIT_TC5EN_8821C BIT(24)
  3268. #define BIT_SHIFT_TC5DATA_8821C 0
  3269. #define BIT_MASK_TC5DATA_8821C 0xffffff
  3270. #define BIT_TC5DATA_8821C(x) \
  3271. (((x) & BIT_MASK_TC5DATA_8821C) << BIT_SHIFT_TC5DATA_8821C)
  3272. #define BITS_TC5DATA_8821C (BIT_MASK_TC5DATA_8821C << BIT_SHIFT_TC5DATA_8821C)
  3273. #define BIT_CLEAR_TC5DATA_8821C(x) ((x) & (~BITS_TC5DATA_8821C))
  3274. #define BIT_GET_TC5DATA_8821C(x) \
  3275. (((x) >> BIT_SHIFT_TC5DATA_8821C) & BIT_MASK_TC5DATA_8821C)
  3276. #define BIT_SET_TC5DATA_8821C(x, v) \
  3277. (BIT_CLEAR_TC5DATA_8821C(x) | BIT_TC5DATA_8821C(v))
  3278. /* 2 REG_TC6_CTRL_8821C */
  3279. #define BIT_TC6INT_EN_8821C BIT(26)
  3280. #define BIT_TC6MODE_8821C BIT(25)
  3281. #define BIT_TC6EN_8821C BIT(24)
  3282. #define BIT_SHIFT_TC6DATA_8821C 0
  3283. #define BIT_MASK_TC6DATA_8821C 0xffffff
  3284. #define BIT_TC6DATA_8821C(x) \
  3285. (((x) & BIT_MASK_TC6DATA_8821C) << BIT_SHIFT_TC6DATA_8821C)
  3286. #define BITS_TC6DATA_8821C (BIT_MASK_TC6DATA_8821C << BIT_SHIFT_TC6DATA_8821C)
  3287. #define BIT_CLEAR_TC6DATA_8821C(x) ((x) & (~BITS_TC6DATA_8821C))
  3288. #define BIT_GET_TC6DATA_8821C(x) \
  3289. (((x) >> BIT_SHIFT_TC6DATA_8821C) & BIT_MASK_TC6DATA_8821C)
  3290. #define BIT_SET_TC6DATA_8821C(x, v) \
  3291. (BIT_CLEAR_TC6DATA_8821C(x) | BIT_TC6DATA_8821C(v))
  3292. /* 2 REG_MBIST_DRF_FAIL_8821C */
  3293. #define BIT_SHIFT_8051_MBIST_DRF_FAIL_8821C 26
  3294. #define BIT_MASK_8051_MBIST_DRF_FAIL_8821C 0x3f
  3295. #define BIT_8051_MBIST_DRF_FAIL_8821C(x) \
  3296. (((x) & BIT_MASK_8051_MBIST_DRF_FAIL_8821C) \
  3297. << BIT_SHIFT_8051_MBIST_DRF_FAIL_8821C)
  3298. #define BITS_8051_MBIST_DRF_FAIL_8821C \
  3299. (BIT_MASK_8051_MBIST_DRF_FAIL_8821C \
  3300. << BIT_SHIFT_8051_MBIST_DRF_FAIL_8821C)
  3301. #define BIT_CLEAR_8051_MBIST_DRF_FAIL_8821C(x) \
  3302. ((x) & (~BITS_8051_MBIST_DRF_FAIL_8821C))
  3303. #define BIT_GET_8051_MBIST_DRF_FAIL_8821C(x) \
  3304. (((x) >> BIT_SHIFT_8051_MBIST_DRF_FAIL_8821C) & \
  3305. BIT_MASK_8051_MBIST_DRF_FAIL_8821C)
  3306. #define BIT_SET_8051_MBIST_DRF_FAIL_8821C(x, v) \
  3307. (BIT_CLEAR_8051_MBIST_DRF_FAIL_8821C(x) | \
  3308. BIT_8051_MBIST_DRF_FAIL_8821C(v))
  3309. #define BIT_SHIFT_USB_MBIST_DRF_FAIL_8821C 24
  3310. #define BIT_MASK_USB_MBIST_DRF_FAIL_8821C 0x3
  3311. #define BIT_USB_MBIST_DRF_FAIL_8821C(x) \
  3312. (((x) & BIT_MASK_USB_MBIST_DRF_FAIL_8821C) \
  3313. << BIT_SHIFT_USB_MBIST_DRF_FAIL_8821C)
  3314. #define BITS_USB_MBIST_DRF_FAIL_8821C \
  3315. (BIT_MASK_USB_MBIST_DRF_FAIL_8821C \
  3316. << BIT_SHIFT_USB_MBIST_DRF_FAIL_8821C)
  3317. #define BIT_CLEAR_USB_MBIST_DRF_FAIL_8821C(x) \
  3318. ((x) & (~BITS_USB_MBIST_DRF_FAIL_8821C))
  3319. #define BIT_GET_USB_MBIST_DRF_FAIL_8821C(x) \
  3320. (((x) >> BIT_SHIFT_USB_MBIST_DRF_FAIL_8821C) & \
  3321. BIT_MASK_USB_MBIST_DRF_FAIL_8821C)
  3322. #define BIT_SET_USB_MBIST_DRF_FAIL_8821C(x, v) \
  3323. (BIT_CLEAR_USB_MBIST_DRF_FAIL_8821C(x) | \
  3324. BIT_USB_MBIST_DRF_FAIL_8821C(v))
  3325. #define BIT_SHIFT_PCIE_MBIST_DRF_FAIL_8821C 18
  3326. #define BIT_MASK_PCIE_MBIST_DRF_FAIL_8821C 0x3f
  3327. #define BIT_PCIE_MBIST_DRF_FAIL_8821C(x) \
  3328. (((x) & BIT_MASK_PCIE_MBIST_DRF_FAIL_8821C) \
  3329. << BIT_SHIFT_PCIE_MBIST_DRF_FAIL_8821C)
  3330. #define BITS_PCIE_MBIST_DRF_FAIL_8821C \
  3331. (BIT_MASK_PCIE_MBIST_DRF_FAIL_8821C \
  3332. << BIT_SHIFT_PCIE_MBIST_DRF_FAIL_8821C)
  3333. #define BIT_CLEAR_PCIE_MBIST_DRF_FAIL_8821C(x) \
  3334. ((x) & (~BITS_PCIE_MBIST_DRF_FAIL_8821C))
  3335. #define BIT_GET_PCIE_MBIST_DRF_FAIL_8821C(x) \
  3336. (((x) >> BIT_SHIFT_PCIE_MBIST_DRF_FAIL_8821C) & \
  3337. BIT_MASK_PCIE_MBIST_DRF_FAIL_8821C)
  3338. #define BIT_SET_PCIE_MBIST_DRF_FAIL_8821C(x, v) \
  3339. (BIT_CLEAR_PCIE_MBIST_DRF_FAIL_8821C(x) | \
  3340. BIT_PCIE_MBIST_DRF_FAIL_8821C(v))
  3341. #define BIT_SHIFT_MAC_MBIST_DRF_FAIL_8821C 0
  3342. #define BIT_MASK_MAC_MBIST_DRF_FAIL_8821C 0x3ffff
  3343. #define BIT_MAC_MBIST_DRF_FAIL_8821C(x) \
  3344. (((x) & BIT_MASK_MAC_MBIST_DRF_FAIL_8821C) \
  3345. << BIT_SHIFT_MAC_MBIST_DRF_FAIL_8821C)
  3346. #define BITS_MAC_MBIST_DRF_FAIL_8821C \
  3347. (BIT_MASK_MAC_MBIST_DRF_FAIL_8821C \
  3348. << BIT_SHIFT_MAC_MBIST_DRF_FAIL_8821C)
  3349. #define BIT_CLEAR_MAC_MBIST_DRF_FAIL_8821C(x) \
  3350. ((x) & (~BITS_MAC_MBIST_DRF_FAIL_8821C))
  3351. #define BIT_GET_MAC_MBIST_DRF_FAIL_8821C(x) \
  3352. (((x) >> BIT_SHIFT_MAC_MBIST_DRF_FAIL_8821C) & \
  3353. BIT_MASK_MAC_MBIST_DRF_FAIL_8821C)
  3354. #define BIT_SET_MAC_MBIST_DRF_FAIL_8821C(x, v) \
  3355. (BIT_CLEAR_MAC_MBIST_DRF_FAIL_8821C(x) | \
  3356. BIT_MAC_MBIST_DRF_FAIL_8821C(v))
  3357. /* 2 REG_MBIST_START_PAUSE_8821C */
  3358. #define BIT_SHIFT_8051_MBIST_START_PAUSE_V1_8821C 26
  3359. #define BIT_MASK_8051_MBIST_START_PAUSE_V1_8821C 0x3f
  3360. #define BIT_8051_MBIST_START_PAUSE_V1_8821C(x) \
  3361. (((x) & BIT_MASK_8051_MBIST_START_PAUSE_V1_8821C) \
  3362. << BIT_SHIFT_8051_MBIST_START_PAUSE_V1_8821C)
  3363. #define BITS_8051_MBIST_START_PAUSE_V1_8821C \
  3364. (BIT_MASK_8051_MBIST_START_PAUSE_V1_8821C \
  3365. << BIT_SHIFT_8051_MBIST_START_PAUSE_V1_8821C)
  3366. #define BIT_CLEAR_8051_MBIST_START_PAUSE_V1_8821C(x) \
  3367. ((x) & (~BITS_8051_MBIST_START_PAUSE_V1_8821C))
  3368. #define BIT_GET_8051_MBIST_START_PAUSE_V1_8821C(x) \
  3369. (((x) >> BIT_SHIFT_8051_MBIST_START_PAUSE_V1_8821C) & \
  3370. BIT_MASK_8051_MBIST_START_PAUSE_V1_8821C)
  3371. #define BIT_SET_8051_MBIST_START_PAUSE_V1_8821C(x, v) \
  3372. (BIT_CLEAR_8051_MBIST_START_PAUSE_V1_8821C(x) | \
  3373. BIT_8051_MBIST_START_PAUSE_V1_8821C(v))
  3374. #define BIT_SHIFT_USB_MBIST_START_PAUSE_V1_8821C 24
  3375. #define BIT_MASK_USB_MBIST_START_PAUSE_V1_8821C 0x3
  3376. #define BIT_USB_MBIST_START_PAUSE_V1_8821C(x) \
  3377. (((x) & BIT_MASK_USB_MBIST_START_PAUSE_V1_8821C) \
  3378. << BIT_SHIFT_USB_MBIST_START_PAUSE_V1_8821C)
  3379. #define BITS_USB_MBIST_START_PAUSE_V1_8821C \
  3380. (BIT_MASK_USB_MBIST_START_PAUSE_V1_8821C \
  3381. << BIT_SHIFT_USB_MBIST_START_PAUSE_V1_8821C)
  3382. #define BIT_CLEAR_USB_MBIST_START_PAUSE_V1_8821C(x) \
  3383. ((x) & (~BITS_USB_MBIST_START_PAUSE_V1_8821C))
  3384. #define BIT_GET_USB_MBIST_START_PAUSE_V1_8821C(x) \
  3385. (((x) >> BIT_SHIFT_USB_MBIST_START_PAUSE_V1_8821C) & \
  3386. BIT_MASK_USB_MBIST_START_PAUSE_V1_8821C)
  3387. #define BIT_SET_USB_MBIST_START_PAUSE_V1_8821C(x, v) \
  3388. (BIT_CLEAR_USB_MBIST_START_PAUSE_V1_8821C(x) | \
  3389. BIT_USB_MBIST_START_PAUSE_V1_8821C(v))
  3390. #define BIT_SHIFT_PCIE_MBIST_START_PAUSE_V1_8821C 18
  3391. #define BIT_MASK_PCIE_MBIST_START_PAUSE_V1_8821C 0x3f
  3392. #define BIT_PCIE_MBIST_START_PAUSE_V1_8821C(x) \
  3393. (((x) & BIT_MASK_PCIE_MBIST_START_PAUSE_V1_8821C) \
  3394. << BIT_SHIFT_PCIE_MBIST_START_PAUSE_V1_8821C)
  3395. #define BITS_PCIE_MBIST_START_PAUSE_V1_8821C \
  3396. (BIT_MASK_PCIE_MBIST_START_PAUSE_V1_8821C \
  3397. << BIT_SHIFT_PCIE_MBIST_START_PAUSE_V1_8821C)
  3398. #define BIT_CLEAR_PCIE_MBIST_START_PAUSE_V1_8821C(x) \
  3399. ((x) & (~BITS_PCIE_MBIST_START_PAUSE_V1_8821C))
  3400. #define BIT_GET_PCIE_MBIST_START_PAUSE_V1_8821C(x) \
  3401. (((x) >> BIT_SHIFT_PCIE_MBIST_START_PAUSE_V1_8821C) & \
  3402. BIT_MASK_PCIE_MBIST_START_PAUSE_V1_8821C)
  3403. #define BIT_SET_PCIE_MBIST_START_PAUSE_V1_8821C(x, v) \
  3404. (BIT_CLEAR_PCIE_MBIST_START_PAUSE_V1_8821C(x) | \
  3405. BIT_PCIE_MBIST_START_PAUSE_V1_8821C(v))
  3406. #define BIT_SHIFT_MAC_MBIST_START_PAUSE_V1_8821C 0
  3407. #define BIT_MASK_MAC_MBIST_START_PAUSE_V1_8821C 0x3ffff
  3408. #define BIT_MAC_MBIST_START_PAUSE_V1_8821C(x) \
  3409. (((x) & BIT_MASK_MAC_MBIST_START_PAUSE_V1_8821C) \
  3410. << BIT_SHIFT_MAC_MBIST_START_PAUSE_V1_8821C)
  3411. #define BITS_MAC_MBIST_START_PAUSE_V1_8821C \
  3412. (BIT_MASK_MAC_MBIST_START_PAUSE_V1_8821C \
  3413. << BIT_SHIFT_MAC_MBIST_START_PAUSE_V1_8821C)
  3414. #define BIT_CLEAR_MAC_MBIST_START_PAUSE_V1_8821C(x) \
  3415. ((x) & (~BITS_MAC_MBIST_START_PAUSE_V1_8821C))
  3416. #define BIT_GET_MAC_MBIST_START_PAUSE_V1_8821C(x) \
  3417. (((x) >> BIT_SHIFT_MAC_MBIST_START_PAUSE_V1_8821C) & \
  3418. BIT_MASK_MAC_MBIST_START_PAUSE_V1_8821C)
  3419. #define BIT_SET_MAC_MBIST_START_PAUSE_V1_8821C(x, v) \
  3420. (BIT_CLEAR_MAC_MBIST_START_PAUSE_V1_8821C(x) | \
  3421. BIT_MAC_MBIST_START_PAUSE_V1_8821C(v))
  3422. /* 2 REG_MBIST_DONE_8821C */
  3423. #define BIT_SHIFT_8051_MBIST_DONE_V1_8821C 26
  3424. #define BIT_MASK_8051_MBIST_DONE_V1_8821C 0x3f
  3425. #define BIT_8051_MBIST_DONE_V1_8821C(x) \
  3426. (((x) & BIT_MASK_8051_MBIST_DONE_V1_8821C) \
  3427. << BIT_SHIFT_8051_MBIST_DONE_V1_8821C)
  3428. #define BITS_8051_MBIST_DONE_V1_8821C \
  3429. (BIT_MASK_8051_MBIST_DONE_V1_8821C \
  3430. << BIT_SHIFT_8051_MBIST_DONE_V1_8821C)
  3431. #define BIT_CLEAR_8051_MBIST_DONE_V1_8821C(x) \
  3432. ((x) & (~BITS_8051_MBIST_DONE_V1_8821C))
  3433. #define BIT_GET_8051_MBIST_DONE_V1_8821C(x) \
  3434. (((x) >> BIT_SHIFT_8051_MBIST_DONE_V1_8821C) & \
  3435. BIT_MASK_8051_MBIST_DONE_V1_8821C)
  3436. #define BIT_SET_8051_MBIST_DONE_V1_8821C(x, v) \
  3437. (BIT_CLEAR_8051_MBIST_DONE_V1_8821C(x) | \
  3438. BIT_8051_MBIST_DONE_V1_8821C(v))
  3439. #define BIT_SHIFT_USB_MBIST_DONE_V1_8821C 24
  3440. #define BIT_MASK_USB_MBIST_DONE_V1_8821C 0x3
  3441. #define BIT_USB_MBIST_DONE_V1_8821C(x) \
  3442. (((x) & BIT_MASK_USB_MBIST_DONE_V1_8821C) \
  3443. << BIT_SHIFT_USB_MBIST_DONE_V1_8821C)
  3444. #define BITS_USB_MBIST_DONE_V1_8821C \
  3445. (BIT_MASK_USB_MBIST_DONE_V1_8821C << BIT_SHIFT_USB_MBIST_DONE_V1_8821C)
  3446. #define BIT_CLEAR_USB_MBIST_DONE_V1_8821C(x) \
  3447. ((x) & (~BITS_USB_MBIST_DONE_V1_8821C))
  3448. #define BIT_GET_USB_MBIST_DONE_V1_8821C(x) \
  3449. (((x) >> BIT_SHIFT_USB_MBIST_DONE_V1_8821C) & \
  3450. BIT_MASK_USB_MBIST_DONE_V1_8821C)
  3451. #define BIT_SET_USB_MBIST_DONE_V1_8821C(x, v) \
  3452. (BIT_CLEAR_USB_MBIST_DONE_V1_8821C(x) | BIT_USB_MBIST_DONE_V1_8821C(v))
  3453. #define BIT_SHIFT_PCIE_MBIST_DONE_V1_8821C 18
  3454. #define BIT_MASK_PCIE_MBIST_DONE_V1_8821C 0x3f
  3455. #define BIT_PCIE_MBIST_DONE_V1_8821C(x) \
  3456. (((x) & BIT_MASK_PCIE_MBIST_DONE_V1_8821C) \
  3457. << BIT_SHIFT_PCIE_MBIST_DONE_V1_8821C)
  3458. #define BITS_PCIE_MBIST_DONE_V1_8821C \
  3459. (BIT_MASK_PCIE_MBIST_DONE_V1_8821C \
  3460. << BIT_SHIFT_PCIE_MBIST_DONE_V1_8821C)
  3461. #define BIT_CLEAR_PCIE_MBIST_DONE_V1_8821C(x) \
  3462. ((x) & (~BITS_PCIE_MBIST_DONE_V1_8821C))
  3463. #define BIT_GET_PCIE_MBIST_DONE_V1_8821C(x) \
  3464. (((x) >> BIT_SHIFT_PCIE_MBIST_DONE_V1_8821C) & \
  3465. BIT_MASK_PCIE_MBIST_DONE_V1_8821C)
  3466. #define BIT_SET_PCIE_MBIST_DONE_V1_8821C(x, v) \
  3467. (BIT_CLEAR_PCIE_MBIST_DONE_V1_8821C(x) | \
  3468. BIT_PCIE_MBIST_DONE_V1_8821C(v))
  3469. #define BIT_SHIFT_MAC_MBIST_DONE_V1_8821C 0
  3470. #define BIT_MASK_MAC_MBIST_DONE_V1_8821C 0x3ffff
  3471. #define BIT_MAC_MBIST_DONE_V1_8821C(x) \
  3472. (((x) & BIT_MASK_MAC_MBIST_DONE_V1_8821C) \
  3473. << BIT_SHIFT_MAC_MBIST_DONE_V1_8821C)
  3474. #define BITS_MAC_MBIST_DONE_V1_8821C \
  3475. (BIT_MASK_MAC_MBIST_DONE_V1_8821C << BIT_SHIFT_MAC_MBIST_DONE_V1_8821C)
  3476. #define BIT_CLEAR_MAC_MBIST_DONE_V1_8821C(x) \
  3477. ((x) & (~BITS_MAC_MBIST_DONE_V1_8821C))
  3478. #define BIT_GET_MAC_MBIST_DONE_V1_8821C(x) \
  3479. (((x) >> BIT_SHIFT_MAC_MBIST_DONE_V1_8821C) & \
  3480. BIT_MASK_MAC_MBIST_DONE_V1_8821C)
  3481. #define BIT_SET_MAC_MBIST_DONE_V1_8821C(x, v) \
  3482. (BIT_CLEAR_MAC_MBIST_DONE_V1_8821C(x) | BIT_MAC_MBIST_DONE_V1_8821C(v))
  3483. /* 2 REG_MBIST_READ_BIST_RPT_8821C */
  3484. #define BIT_SHIFT_MBIST_READ_BIST_RPT_8821C 0
  3485. #define BIT_MASK_MBIST_READ_BIST_RPT_8821C 0xffffffffL
  3486. #define BIT_MBIST_READ_BIST_RPT_8821C(x) \
  3487. (((x) & BIT_MASK_MBIST_READ_BIST_RPT_8821C) \
  3488. << BIT_SHIFT_MBIST_READ_BIST_RPT_8821C)
  3489. #define BITS_MBIST_READ_BIST_RPT_8821C \
  3490. (BIT_MASK_MBIST_READ_BIST_RPT_8821C \
  3491. << BIT_SHIFT_MBIST_READ_BIST_RPT_8821C)
  3492. #define BIT_CLEAR_MBIST_READ_BIST_RPT_8821C(x) \
  3493. ((x) & (~BITS_MBIST_READ_BIST_RPT_8821C))
  3494. #define BIT_GET_MBIST_READ_BIST_RPT_8821C(x) \
  3495. (((x) >> BIT_SHIFT_MBIST_READ_BIST_RPT_8821C) & \
  3496. BIT_MASK_MBIST_READ_BIST_RPT_8821C)
  3497. #define BIT_SET_MBIST_READ_BIST_RPT_8821C(x, v) \
  3498. (BIT_CLEAR_MBIST_READ_BIST_RPT_8821C(x) | \
  3499. BIT_MBIST_READ_BIST_RPT_8821C(v))
  3500. /* 2 REG_AES_DECRPT_DATA_8821C */
  3501. #define BIT_SHIFT_IPS_CFG_ADDR_8821C 0
  3502. #define BIT_MASK_IPS_CFG_ADDR_8821C 0xff
  3503. #define BIT_IPS_CFG_ADDR_8821C(x) \
  3504. (((x) & BIT_MASK_IPS_CFG_ADDR_8821C) << BIT_SHIFT_IPS_CFG_ADDR_8821C)
  3505. #define BITS_IPS_CFG_ADDR_8821C \
  3506. (BIT_MASK_IPS_CFG_ADDR_8821C << BIT_SHIFT_IPS_CFG_ADDR_8821C)
  3507. #define BIT_CLEAR_IPS_CFG_ADDR_8821C(x) ((x) & (~BITS_IPS_CFG_ADDR_8821C))
  3508. #define BIT_GET_IPS_CFG_ADDR_8821C(x) \
  3509. (((x) >> BIT_SHIFT_IPS_CFG_ADDR_8821C) & BIT_MASK_IPS_CFG_ADDR_8821C)
  3510. #define BIT_SET_IPS_CFG_ADDR_8821C(x, v) \
  3511. (BIT_CLEAR_IPS_CFG_ADDR_8821C(x) | BIT_IPS_CFG_ADDR_8821C(v))
  3512. /* 2 REG_AES_DECRPT_CFG_8821C */
  3513. #define BIT_SHIFT_IPS_CFG_DATA_8821C 0
  3514. #define BIT_MASK_IPS_CFG_DATA_8821C 0xffffffffL
  3515. #define BIT_IPS_CFG_DATA_8821C(x) \
  3516. (((x) & BIT_MASK_IPS_CFG_DATA_8821C) << BIT_SHIFT_IPS_CFG_DATA_8821C)
  3517. #define BITS_IPS_CFG_DATA_8821C \
  3518. (BIT_MASK_IPS_CFG_DATA_8821C << BIT_SHIFT_IPS_CFG_DATA_8821C)
  3519. #define BIT_CLEAR_IPS_CFG_DATA_8821C(x) ((x) & (~BITS_IPS_CFG_DATA_8821C))
  3520. #define BIT_GET_IPS_CFG_DATA_8821C(x) \
  3521. (((x) >> BIT_SHIFT_IPS_CFG_DATA_8821C) & BIT_MASK_IPS_CFG_DATA_8821C)
  3522. #define BIT_SET_IPS_CFG_DATA_8821C(x, v) \
  3523. (BIT_CLEAR_IPS_CFG_DATA_8821C(x) | BIT_IPS_CFG_DATA_8821C(v))
  3524. /* 2 REG_NOT_VALID_8821C */
  3525. /* 2 REG_NOT_VALID_8821C */
  3526. /* 2 REG_TMETER_8821C */
  3527. #define BIT_TEMP_VALID_8821C BIT(31)
  3528. #define BIT_SHIFT_TEMP_VALUE_8821C 24
  3529. #define BIT_MASK_TEMP_VALUE_8821C 0x3f
  3530. #define BIT_TEMP_VALUE_8821C(x) \
  3531. (((x) & BIT_MASK_TEMP_VALUE_8821C) << BIT_SHIFT_TEMP_VALUE_8821C)
  3532. #define BITS_TEMP_VALUE_8821C \
  3533. (BIT_MASK_TEMP_VALUE_8821C << BIT_SHIFT_TEMP_VALUE_8821C)
  3534. #define BIT_CLEAR_TEMP_VALUE_8821C(x) ((x) & (~BITS_TEMP_VALUE_8821C))
  3535. #define BIT_GET_TEMP_VALUE_8821C(x) \
  3536. (((x) >> BIT_SHIFT_TEMP_VALUE_8821C) & BIT_MASK_TEMP_VALUE_8821C)
  3537. #define BIT_SET_TEMP_VALUE_8821C(x, v) \
  3538. (BIT_CLEAR_TEMP_VALUE_8821C(x) | BIT_TEMP_VALUE_8821C(v))
  3539. #define BIT_SHIFT_REG_TMETER_TIMER_8821C 8
  3540. #define BIT_MASK_REG_TMETER_TIMER_8821C 0xfff
  3541. #define BIT_REG_TMETER_TIMER_8821C(x) \
  3542. (((x) & BIT_MASK_REG_TMETER_TIMER_8821C) \
  3543. << BIT_SHIFT_REG_TMETER_TIMER_8821C)
  3544. #define BITS_REG_TMETER_TIMER_8821C \
  3545. (BIT_MASK_REG_TMETER_TIMER_8821C << BIT_SHIFT_REG_TMETER_TIMER_8821C)
  3546. #define BIT_CLEAR_REG_TMETER_TIMER_8821C(x) \
  3547. ((x) & (~BITS_REG_TMETER_TIMER_8821C))
  3548. #define BIT_GET_REG_TMETER_TIMER_8821C(x) \
  3549. (((x) >> BIT_SHIFT_REG_TMETER_TIMER_8821C) & \
  3550. BIT_MASK_REG_TMETER_TIMER_8821C)
  3551. #define BIT_SET_REG_TMETER_TIMER_8821C(x, v) \
  3552. (BIT_CLEAR_REG_TMETER_TIMER_8821C(x) | BIT_REG_TMETER_TIMER_8821C(v))
  3553. #define BIT_SHIFT_REG_TEMP_DELTA_8821C 2
  3554. #define BIT_MASK_REG_TEMP_DELTA_8821C 0x3f
  3555. #define BIT_REG_TEMP_DELTA_8821C(x) \
  3556. (((x) & BIT_MASK_REG_TEMP_DELTA_8821C) \
  3557. << BIT_SHIFT_REG_TEMP_DELTA_8821C)
  3558. #define BITS_REG_TEMP_DELTA_8821C \
  3559. (BIT_MASK_REG_TEMP_DELTA_8821C << BIT_SHIFT_REG_TEMP_DELTA_8821C)
  3560. #define BIT_CLEAR_REG_TEMP_DELTA_8821C(x) ((x) & (~BITS_REG_TEMP_DELTA_8821C))
  3561. #define BIT_GET_REG_TEMP_DELTA_8821C(x) \
  3562. (((x) >> BIT_SHIFT_REG_TEMP_DELTA_8821C) & \
  3563. BIT_MASK_REG_TEMP_DELTA_8821C)
  3564. #define BIT_SET_REG_TEMP_DELTA_8821C(x, v) \
  3565. (BIT_CLEAR_REG_TEMP_DELTA_8821C(x) | BIT_REG_TEMP_DELTA_8821C(v))
  3566. #define BIT_REG_TMETER_EN_8821C BIT(0)
  3567. /* 2 REG_OSC_32K_CTRL_8821C */
  3568. #define BIT_SHIFT_OSC_32K_CLKGEN_0_8821C 16
  3569. #define BIT_MASK_OSC_32K_CLKGEN_0_8821C 0xffff
  3570. #define BIT_OSC_32K_CLKGEN_0_8821C(x) \
  3571. (((x) & BIT_MASK_OSC_32K_CLKGEN_0_8821C) \
  3572. << BIT_SHIFT_OSC_32K_CLKGEN_0_8821C)
  3573. #define BITS_OSC_32K_CLKGEN_0_8821C \
  3574. (BIT_MASK_OSC_32K_CLKGEN_0_8821C << BIT_SHIFT_OSC_32K_CLKGEN_0_8821C)
  3575. #define BIT_CLEAR_OSC_32K_CLKGEN_0_8821C(x) \
  3576. ((x) & (~BITS_OSC_32K_CLKGEN_0_8821C))
  3577. #define BIT_GET_OSC_32K_CLKGEN_0_8821C(x) \
  3578. (((x) >> BIT_SHIFT_OSC_32K_CLKGEN_0_8821C) & \
  3579. BIT_MASK_OSC_32K_CLKGEN_0_8821C)
  3580. #define BIT_SET_OSC_32K_CLKGEN_0_8821C(x, v) \
  3581. (BIT_CLEAR_OSC_32K_CLKGEN_0_8821C(x) | BIT_OSC_32K_CLKGEN_0_8821C(v))
  3582. #define BIT_SHIFT_OSC_32K_RES_COMP_8821C 4
  3583. #define BIT_MASK_OSC_32K_RES_COMP_8821C 0x3
  3584. #define BIT_OSC_32K_RES_COMP_8821C(x) \
  3585. (((x) & BIT_MASK_OSC_32K_RES_COMP_8821C) \
  3586. << BIT_SHIFT_OSC_32K_RES_COMP_8821C)
  3587. #define BITS_OSC_32K_RES_COMP_8821C \
  3588. (BIT_MASK_OSC_32K_RES_COMP_8821C << BIT_SHIFT_OSC_32K_RES_COMP_8821C)
  3589. #define BIT_CLEAR_OSC_32K_RES_COMP_8821C(x) \
  3590. ((x) & (~BITS_OSC_32K_RES_COMP_8821C))
  3591. #define BIT_GET_OSC_32K_RES_COMP_8821C(x) \
  3592. (((x) >> BIT_SHIFT_OSC_32K_RES_COMP_8821C) & \
  3593. BIT_MASK_OSC_32K_RES_COMP_8821C)
  3594. #define BIT_SET_OSC_32K_RES_COMP_8821C(x, v) \
  3595. (BIT_CLEAR_OSC_32K_RES_COMP_8821C(x) | BIT_OSC_32K_RES_COMP_8821C(v))
  3596. #define BIT_OSC_32K_OUT_SEL_8821C BIT(3)
  3597. #define BIT_ISO_WL_2_OSC_32K_8821C BIT(1)
  3598. #define BIT_POW_CKGEN_8821C BIT(0)
  3599. /* 2 REG_32K_CAL_REG1_8821C */
  3600. #define BIT_CAL_32K_REG_WR_8821C BIT(31)
  3601. #define BIT_CAL_32K_DBG_SEL_8821C BIT(22)
  3602. #define BIT_SHIFT_CAL_32K_REG_ADDR_8821C 16
  3603. #define BIT_MASK_CAL_32K_REG_ADDR_8821C 0x3f
  3604. #define BIT_CAL_32K_REG_ADDR_8821C(x) \
  3605. (((x) & BIT_MASK_CAL_32K_REG_ADDR_8821C) \
  3606. << BIT_SHIFT_CAL_32K_REG_ADDR_8821C)
  3607. #define BITS_CAL_32K_REG_ADDR_8821C \
  3608. (BIT_MASK_CAL_32K_REG_ADDR_8821C << BIT_SHIFT_CAL_32K_REG_ADDR_8821C)
  3609. #define BIT_CLEAR_CAL_32K_REG_ADDR_8821C(x) \
  3610. ((x) & (~BITS_CAL_32K_REG_ADDR_8821C))
  3611. #define BIT_GET_CAL_32K_REG_ADDR_8821C(x) \
  3612. (((x) >> BIT_SHIFT_CAL_32K_REG_ADDR_8821C) & \
  3613. BIT_MASK_CAL_32K_REG_ADDR_8821C)
  3614. #define BIT_SET_CAL_32K_REG_ADDR_8821C(x, v) \
  3615. (BIT_CLEAR_CAL_32K_REG_ADDR_8821C(x) | BIT_CAL_32K_REG_ADDR_8821C(v))
  3616. #define BIT_SHIFT_CAL_32K_REG_DATA_8821C 0
  3617. #define BIT_MASK_CAL_32K_REG_DATA_8821C 0xffff
  3618. #define BIT_CAL_32K_REG_DATA_8821C(x) \
  3619. (((x) & BIT_MASK_CAL_32K_REG_DATA_8821C) \
  3620. << BIT_SHIFT_CAL_32K_REG_DATA_8821C)
  3621. #define BITS_CAL_32K_REG_DATA_8821C \
  3622. (BIT_MASK_CAL_32K_REG_DATA_8821C << BIT_SHIFT_CAL_32K_REG_DATA_8821C)
  3623. #define BIT_CLEAR_CAL_32K_REG_DATA_8821C(x) \
  3624. ((x) & (~BITS_CAL_32K_REG_DATA_8821C))
  3625. #define BIT_GET_CAL_32K_REG_DATA_8821C(x) \
  3626. (((x) >> BIT_SHIFT_CAL_32K_REG_DATA_8821C) & \
  3627. BIT_MASK_CAL_32K_REG_DATA_8821C)
  3628. #define BIT_SET_CAL_32K_REG_DATA_8821C(x, v) \
  3629. (BIT_CLEAR_CAL_32K_REG_DATA_8821C(x) | BIT_CAL_32K_REG_DATA_8821C(v))
  3630. /* 2 REG_NOT_VALID_8821C */
  3631. /* 2 REG_C2HEVT_8821C */
  3632. #define BIT_SHIFT_C2HEVT_MSG_V1_8821C 0
  3633. #define BIT_MASK_C2HEVT_MSG_V1_8821C 0xffffffffL
  3634. #define BIT_C2HEVT_MSG_V1_8821C(x) \
  3635. (((x) & BIT_MASK_C2HEVT_MSG_V1_8821C) << BIT_SHIFT_C2HEVT_MSG_V1_8821C)
  3636. #define BITS_C2HEVT_MSG_V1_8821C \
  3637. (BIT_MASK_C2HEVT_MSG_V1_8821C << BIT_SHIFT_C2HEVT_MSG_V1_8821C)
  3638. #define BIT_CLEAR_C2HEVT_MSG_V1_8821C(x) ((x) & (~BITS_C2HEVT_MSG_V1_8821C))
  3639. #define BIT_GET_C2HEVT_MSG_V1_8821C(x) \
  3640. (((x) >> BIT_SHIFT_C2HEVT_MSG_V1_8821C) & BIT_MASK_C2HEVT_MSG_V1_8821C)
  3641. #define BIT_SET_C2HEVT_MSG_V1_8821C(x, v) \
  3642. (BIT_CLEAR_C2HEVT_MSG_V1_8821C(x) | BIT_C2HEVT_MSG_V1_8821C(v))
  3643. /* 2 REG_C2HEVT_1_8821C */
  3644. #define BIT_SHIFT_C2HEVT_MSG_1_8821C 0
  3645. #define BIT_MASK_C2HEVT_MSG_1_8821C 0xffffffffL
  3646. #define BIT_C2HEVT_MSG_1_8821C(x) \
  3647. (((x) & BIT_MASK_C2HEVT_MSG_1_8821C) << BIT_SHIFT_C2HEVT_MSG_1_8821C)
  3648. #define BITS_C2HEVT_MSG_1_8821C \
  3649. (BIT_MASK_C2HEVT_MSG_1_8821C << BIT_SHIFT_C2HEVT_MSG_1_8821C)
  3650. #define BIT_CLEAR_C2HEVT_MSG_1_8821C(x) ((x) & (~BITS_C2HEVT_MSG_1_8821C))
  3651. #define BIT_GET_C2HEVT_MSG_1_8821C(x) \
  3652. (((x) >> BIT_SHIFT_C2HEVT_MSG_1_8821C) & BIT_MASK_C2HEVT_MSG_1_8821C)
  3653. #define BIT_SET_C2HEVT_MSG_1_8821C(x, v) \
  3654. (BIT_CLEAR_C2HEVT_MSG_1_8821C(x) | BIT_C2HEVT_MSG_1_8821C(v))
  3655. /* 2 REG_C2HEVT_2_8821C */
  3656. #define BIT_SHIFT_C2HEVT_MSG_2_8821C 0
  3657. #define BIT_MASK_C2HEVT_MSG_2_8821C 0xffffffffL
  3658. #define BIT_C2HEVT_MSG_2_8821C(x) \
  3659. (((x) & BIT_MASK_C2HEVT_MSG_2_8821C) << BIT_SHIFT_C2HEVT_MSG_2_8821C)
  3660. #define BITS_C2HEVT_MSG_2_8821C \
  3661. (BIT_MASK_C2HEVT_MSG_2_8821C << BIT_SHIFT_C2HEVT_MSG_2_8821C)
  3662. #define BIT_CLEAR_C2HEVT_MSG_2_8821C(x) ((x) & (~BITS_C2HEVT_MSG_2_8821C))
  3663. #define BIT_GET_C2HEVT_MSG_2_8821C(x) \
  3664. (((x) >> BIT_SHIFT_C2HEVT_MSG_2_8821C) & BIT_MASK_C2HEVT_MSG_2_8821C)
  3665. #define BIT_SET_C2HEVT_MSG_2_8821C(x, v) \
  3666. (BIT_CLEAR_C2HEVT_MSG_2_8821C(x) | BIT_C2HEVT_MSG_2_8821C(v))
  3667. /* 2 REG_C2HEVT_3_8821C */
  3668. #define BIT_SHIFT_C2HEVT_MSG_3_8821C 0
  3669. #define BIT_MASK_C2HEVT_MSG_3_8821C 0xffffffffL
  3670. #define BIT_C2HEVT_MSG_3_8821C(x) \
  3671. (((x) & BIT_MASK_C2HEVT_MSG_3_8821C) << BIT_SHIFT_C2HEVT_MSG_3_8821C)
  3672. #define BITS_C2HEVT_MSG_3_8821C \
  3673. (BIT_MASK_C2HEVT_MSG_3_8821C << BIT_SHIFT_C2HEVT_MSG_3_8821C)
  3674. #define BIT_CLEAR_C2HEVT_MSG_3_8821C(x) ((x) & (~BITS_C2HEVT_MSG_3_8821C))
  3675. #define BIT_GET_C2HEVT_MSG_3_8821C(x) \
  3676. (((x) >> BIT_SHIFT_C2HEVT_MSG_3_8821C) & BIT_MASK_C2HEVT_MSG_3_8821C)
  3677. #define BIT_SET_C2HEVT_MSG_3_8821C(x, v) \
  3678. (BIT_CLEAR_C2HEVT_MSG_3_8821C(x) | BIT_C2HEVT_MSG_3_8821C(v))
  3679. /* 2 REG_NOT_VALID_8821C */
  3680. /* 2 REG_NOT_VALID_8821C */
  3681. /* 2 REG_SW_DEFINED_PAGE1_8821C */
  3682. #define BIT_SHIFT_SW_DEFINED_PAGE1_V1_8821C 0
  3683. #define BIT_MASK_SW_DEFINED_PAGE1_V1_8821C 0xffffffffL
  3684. #define BIT_SW_DEFINED_PAGE1_V1_8821C(x) \
  3685. (((x) & BIT_MASK_SW_DEFINED_PAGE1_V1_8821C) \
  3686. << BIT_SHIFT_SW_DEFINED_PAGE1_V1_8821C)
  3687. #define BITS_SW_DEFINED_PAGE1_V1_8821C \
  3688. (BIT_MASK_SW_DEFINED_PAGE1_V1_8821C \
  3689. << BIT_SHIFT_SW_DEFINED_PAGE1_V1_8821C)
  3690. #define BIT_CLEAR_SW_DEFINED_PAGE1_V1_8821C(x) \
  3691. ((x) & (~BITS_SW_DEFINED_PAGE1_V1_8821C))
  3692. #define BIT_GET_SW_DEFINED_PAGE1_V1_8821C(x) \
  3693. (((x) >> BIT_SHIFT_SW_DEFINED_PAGE1_V1_8821C) & \
  3694. BIT_MASK_SW_DEFINED_PAGE1_V1_8821C)
  3695. #define BIT_SET_SW_DEFINED_PAGE1_V1_8821C(x, v) \
  3696. (BIT_CLEAR_SW_DEFINED_PAGE1_V1_8821C(x) | \
  3697. BIT_SW_DEFINED_PAGE1_V1_8821C(v))
  3698. /* 2 REG_SW_DEFINED_PAGE2_8821C */
  3699. #define BIT_SHIFT_SW_DEFINED_PAGE2_8821C 0
  3700. #define BIT_MASK_SW_DEFINED_PAGE2_8821C 0xffffffffL
  3701. #define BIT_SW_DEFINED_PAGE2_8821C(x) \
  3702. (((x) & BIT_MASK_SW_DEFINED_PAGE2_8821C) \
  3703. << BIT_SHIFT_SW_DEFINED_PAGE2_8821C)
  3704. #define BITS_SW_DEFINED_PAGE2_8821C \
  3705. (BIT_MASK_SW_DEFINED_PAGE2_8821C << BIT_SHIFT_SW_DEFINED_PAGE2_8821C)
  3706. #define BIT_CLEAR_SW_DEFINED_PAGE2_8821C(x) \
  3707. ((x) & (~BITS_SW_DEFINED_PAGE2_8821C))
  3708. #define BIT_GET_SW_DEFINED_PAGE2_8821C(x) \
  3709. (((x) >> BIT_SHIFT_SW_DEFINED_PAGE2_8821C) & \
  3710. BIT_MASK_SW_DEFINED_PAGE2_8821C)
  3711. #define BIT_SET_SW_DEFINED_PAGE2_8821C(x, v) \
  3712. (BIT_CLEAR_SW_DEFINED_PAGE2_8821C(x) | BIT_SW_DEFINED_PAGE2_8821C(v))
  3713. /* 2 REG_MCUTST_I_8821C */
  3714. #define BIT_SHIFT_MCUDMSG_I_8821C 0
  3715. #define BIT_MASK_MCUDMSG_I_8821C 0xffffffffL
  3716. #define BIT_MCUDMSG_I_8821C(x) \
  3717. (((x) & BIT_MASK_MCUDMSG_I_8821C) << BIT_SHIFT_MCUDMSG_I_8821C)
  3718. #define BITS_MCUDMSG_I_8821C \
  3719. (BIT_MASK_MCUDMSG_I_8821C << BIT_SHIFT_MCUDMSG_I_8821C)
  3720. #define BIT_CLEAR_MCUDMSG_I_8821C(x) ((x) & (~BITS_MCUDMSG_I_8821C))
  3721. #define BIT_GET_MCUDMSG_I_8821C(x) \
  3722. (((x) >> BIT_SHIFT_MCUDMSG_I_8821C) & BIT_MASK_MCUDMSG_I_8821C)
  3723. #define BIT_SET_MCUDMSG_I_8821C(x, v) \
  3724. (BIT_CLEAR_MCUDMSG_I_8821C(x) | BIT_MCUDMSG_I_8821C(v))
  3725. /* 2 REG_MCUTST_II_8821C */
  3726. #define BIT_SHIFT_MCUDMSG_II_8821C 0
  3727. #define BIT_MASK_MCUDMSG_II_8821C 0xffffffffL
  3728. #define BIT_MCUDMSG_II_8821C(x) \
  3729. (((x) & BIT_MASK_MCUDMSG_II_8821C) << BIT_SHIFT_MCUDMSG_II_8821C)
  3730. #define BITS_MCUDMSG_II_8821C \
  3731. (BIT_MASK_MCUDMSG_II_8821C << BIT_SHIFT_MCUDMSG_II_8821C)
  3732. #define BIT_CLEAR_MCUDMSG_II_8821C(x) ((x) & (~BITS_MCUDMSG_II_8821C))
  3733. #define BIT_GET_MCUDMSG_II_8821C(x) \
  3734. (((x) >> BIT_SHIFT_MCUDMSG_II_8821C) & BIT_MASK_MCUDMSG_II_8821C)
  3735. #define BIT_SET_MCUDMSG_II_8821C(x, v) \
  3736. (BIT_CLEAR_MCUDMSG_II_8821C(x) | BIT_MCUDMSG_II_8821C(v))
  3737. /* 2 REG_FMETHR_8821C */
  3738. #define BIT_FMSG_INT_8821C BIT(31)
  3739. #define BIT_SHIFT_FW_MSG_8821C 0
  3740. #define BIT_MASK_FW_MSG_8821C 0xffffffffL
  3741. #define BIT_FW_MSG_8821C(x) \
  3742. (((x) & BIT_MASK_FW_MSG_8821C) << BIT_SHIFT_FW_MSG_8821C)
  3743. #define BITS_FW_MSG_8821C (BIT_MASK_FW_MSG_8821C << BIT_SHIFT_FW_MSG_8821C)
  3744. #define BIT_CLEAR_FW_MSG_8821C(x) ((x) & (~BITS_FW_MSG_8821C))
  3745. #define BIT_GET_FW_MSG_8821C(x) \
  3746. (((x) >> BIT_SHIFT_FW_MSG_8821C) & BIT_MASK_FW_MSG_8821C)
  3747. #define BIT_SET_FW_MSG_8821C(x, v) \
  3748. (BIT_CLEAR_FW_MSG_8821C(x) | BIT_FW_MSG_8821C(v))
  3749. /* 2 REG_HMETFR_8821C */
  3750. #define BIT_SHIFT_HRCV_MSG_8821C 24
  3751. #define BIT_MASK_HRCV_MSG_8821C 0xff
  3752. #define BIT_HRCV_MSG_8821C(x) \
  3753. (((x) & BIT_MASK_HRCV_MSG_8821C) << BIT_SHIFT_HRCV_MSG_8821C)
  3754. #define BITS_HRCV_MSG_8821C \
  3755. (BIT_MASK_HRCV_MSG_8821C << BIT_SHIFT_HRCV_MSG_8821C)
  3756. #define BIT_CLEAR_HRCV_MSG_8821C(x) ((x) & (~BITS_HRCV_MSG_8821C))
  3757. #define BIT_GET_HRCV_MSG_8821C(x) \
  3758. (((x) >> BIT_SHIFT_HRCV_MSG_8821C) & BIT_MASK_HRCV_MSG_8821C)
  3759. #define BIT_SET_HRCV_MSG_8821C(x, v) \
  3760. (BIT_CLEAR_HRCV_MSG_8821C(x) | BIT_HRCV_MSG_8821C(v))
  3761. #define BIT_INT_BOX3_8821C BIT(3)
  3762. #define BIT_INT_BOX2_8821C BIT(2)
  3763. #define BIT_INT_BOX1_8821C BIT(1)
  3764. #define BIT_INT_BOX0_8821C BIT(0)
  3765. /* 2 REG_HMEBOX0_8821C */
  3766. #define BIT_SHIFT_HOST_MSG_0_8821C 0
  3767. #define BIT_MASK_HOST_MSG_0_8821C 0xffffffffL
  3768. #define BIT_HOST_MSG_0_8821C(x) \
  3769. (((x) & BIT_MASK_HOST_MSG_0_8821C) << BIT_SHIFT_HOST_MSG_0_8821C)
  3770. #define BITS_HOST_MSG_0_8821C \
  3771. (BIT_MASK_HOST_MSG_0_8821C << BIT_SHIFT_HOST_MSG_0_8821C)
  3772. #define BIT_CLEAR_HOST_MSG_0_8821C(x) ((x) & (~BITS_HOST_MSG_0_8821C))
  3773. #define BIT_GET_HOST_MSG_0_8821C(x) \
  3774. (((x) >> BIT_SHIFT_HOST_MSG_0_8821C) & BIT_MASK_HOST_MSG_0_8821C)
  3775. #define BIT_SET_HOST_MSG_0_8821C(x, v) \
  3776. (BIT_CLEAR_HOST_MSG_0_8821C(x) | BIT_HOST_MSG_0_8821C(v))
  3777. /* 2 REG_HMEBOX1_8821C */
  3778. #define BIT_SHIFT_HOST_MSG_1_8821C 0
  3779. #define BIT_MASK_HOST_MSG_1_8821C 0xffffffffL
  3780. #define BIT_HOST_MSG_1_8821C(x) \
  3781. (((x) & BIT_MASK_HOST_MSG_1_8821C) << BIT_SHIFT_HOST_MSG_1_8821C)
  3782. #define BITS_HOST_MSG_1_8821C \
  3783. (BIT_MASK_HOST_MSG_1_8821C << BIT_SHIFT_HOST_MSG_1_8821C)
  3784. #define BIT_CLEAR_HOST_MSG_1_8821C(x) ((x) & (~BITS_HOST_MSG_1_8821C))
  3785. #define BIT_GET_HOST_MSG_1_8821C(x) \
  3786. (((x) >> BIT_SHIFT_HOST_MSG_1_8821C) & BIT_MASK_HOST_MSG_1_8821C)
  3787. #define BIT_SET_HOST_MSG_1_8821C(x, v) \
  3788. (BIT_CLEAR_HOST_MSG_1_8821C(x) | BIT_HOST_MSG_1_8821C(v))
  3789. /* 2 REG_HMEBOX2_8821C */
  3790. #define BIT_SHIFT_HOST_MSG_2_8821C 0
  3791. #define BIT_MASK_HOST_MSG_2_8821C 0xffffffffL
  3792. #define BIT_HOST_MSG_2_8821C(x) \
  3793. (((x) & BIT_MASK_HOST_MSG_2_8821C) << BIT_SHIFT_HOST_MSG_2_8821C)
  3794. #define BITS_HOST_MSG_2_8821C \
  3795. (BIT_MASK_HOST_MSG_2_8821C << BIT_SHIFT_HOST_MSG_2_8821C)
  3796. #define BIT_CLEAR_HOST_MSG_2_8821C(x) ((x) & (~BITS_HOST_MSG_2_8821C))
  3797. #define BIT_GET_HOST_MSG_2_8821C(x) \
  3798. (((x) >> BIT_SHIFT_HOST_MSG_2_8821C) & BIT_MASK_HOST_MSG_2_8821C)
  3799. #define BIT_SET_HOST_MSG_2_8821C(x, v) \
  3800. (BIT_CLEAR_HOST_MSG_2_8821C(x) | BIT_HOST_MSG_2_8821C(v))
  3801. /* 2 REG_HMEBOX3_8821C */
  3802. #define BIT_SHIFT_HOST_MSG_3_8821C 0
  3803. #define BIT_MASK_HOST_MSG_3_8821C 0xffffffffL
  3804. #define BIT_HOST_MSG_3_8821C(x) \
  3805. (((x) & BIT_MASK_HOST_MSG_3_8821C) << BIT_SHIFT_HOST_MSG_3_8821C)
  3806. #define BITS_HOST_MSG_3_8821C \
  3807. (BIT_MASK_HOST_MSG_3_8821C << BIT_SHIFT_HOST_MSG_3_8821C)
  3808. #define BIT_CLEAR_HOST_MSG_3_8821C(x) ((x) & (~BITS_HOST_MSG_3_8821C))
  3809. #define BIT_GET_HOST_MSG_3_8821C(x) \
  3810. (((x) >> BIT_SHIFT_HOST_MSG_3_8821C) & BIT_MASK_HOST_MSG_3_8821C)
  3811. #define BIT_SET_HOST_MSG_3_8821C(x, v) \
  3812. (BIT_CLEAR_HOST_MSG_3_8821C(x) | BIT_HOST_MSG_3_8821C(v))
  3813. /* 2 REG_NOT_VALID_8821C */
  3814. /* 2 REG_NOT_VALID_8821C */
  3815. /* 2 REG_BB_ACCESS_CTRL_8821C */
  3816. #define BIT_SHIFT_BB_WRITE_READ_8821C 30
  3817. #define BIT_MASK_BB_WRITE_READ_8821C 0x3
  3818. #define BIT_BB_WRITE_READ_8821C(x) \
  3819. (((x) & BIT_MASK_BB_WRITE_READ_8821C) << BIT_SHIFT_BB_WRITE_READ_8821C)
  3820. #define BITS_BB_WRITE_READ_8821C \
  3821. (BIT_MASK_BB_WRITE_READ_8821C << BIT_SHIFT_BB_WRITE_READ_8821C)
  3822. #define BIT_CLEAR_BB_WRITE_READ_8821C(x) ((x) & (~BITS_BB_WRITE_READ_8821C))
  3823. #define BIT_GET_BB_WRITE_READ_8821C(x) \
  3824. (((x) >> BIT_SHIFT_BB_WRITE_READ_8821C) & BIT_MASK_BB_WRITE_READ_8821C)
  3825. #define BIT_SET_BB_WRITE_READ_8821C(x, v) \
  3826. (BIT_CLEAR_BB_WRITE_READ_8821C(x) | BIT_BB_WRITE_READ_8821C(v))
  3827. #define BIT_SHIFT_BB_WRITE_EN_8821C 12
  3828. #define BIT_MASK_BB_WRITE_EN_8821C 0xf
  3829. #define BIT_BB_WRITE_EN_8821C(x) \
  3830. (((x) & BIT_MASK_BB_WRITE_EN_8821C) << BIT_SHIFT_BB_WRITE_EN_8821C)
  3831. #define BITS_BB_WRITE_EN_8821C \
  3832. (BIT_MASK_BB_WRITE_EN_8821C << BIT_SHIFT_BB_WRITE_EN_8821C)
  3833. #define BIT_CLEAR_BB_WRITE_EN_8821C(x) ((x) & (~BITS_BB_WRITE_EN_8821C))
  3834. #define BIT_GET_BB_WRITE_EN_8821C(x) \
  3835. (((x) >> BIT_SHIFT_BB_WRITE_EN_8821C) & BIT_MASK_BB_WRITE_EN_8821C)
  3836. #define BIT_SET_BB_WRITE_EN_8821C(x, v) \
  3837. (BIT_CLEAR_BB_WRITE_EN_8821C(x) | BIT_BB_WRITE_EN_8821C(v))
  3838. #define BIT_SHIFT_BB_ADDR_8821C 2
  3839. #define BIT_MASK_BB_ADDR_8821C 0x1ff
  3840. #define BIT_BB_ADDR_8821C(x) \
  3841. (((x) & BIT_MASK_BB_ADDR_8821C) << BIT_SHIFT_BB_ADDR_8821C)
  3842. #define BITS_BB_ADDR_8821C (BIT_MASK_BB_ADDR_8821C << BIT_SHIFT_BB_ADDR_8821C)
  3843. #define BIT_CLEAR_BB_ADDR_8821C(x) ((x) & (~BITS_BB_ADDR_8821C))
  3844. #define BIT_GET_BB_ADDR_8821C(x) \
  3845. (((x) >> BIT_SHIFT_BB_ADDR_8821C) & BIT_MASK_BB_ADDR_8821C)
  3846. #define BIT_SET_BB_ADDR_8821C(x, v) \
  3847. (BIT_CLEAR_BB_ADDR_8821C(x) | BIT_BB_ADDR_8821C(v))
  3848. #define BIT_BB_ERRACC_8821C BIT(0)
  3849. /* 2 REG_BB_ACCESS_DATA_8821C */
  3850. #define BIT_SHIFT_BB_DATA_8821C 0
  3851. #define BIT_MASK_BB_DATA_8821C 0xffffffffL
  3852. #define BIT_BB_DATA_8821C(x) \
  3853. (((x) & BIT_MASK_BB_DATA_8821C) << BIT_SHIFT_BB_DATA_8821C)
  3854. #define BITS_BB_DATA_8821C (BIT_MASK_BB_DATA_8821C << BIT_SHIFT_BB_DATA_8821C)
  3855. #define BIT_CLEAR_BB_DATA_8821C(x) ((x) & (~BITS_BB_DATA_8821C))
  3856. #define BIT_GET_BB_DATA_8821C(x) \
  3857. (((x) >> BIT_SHIFT_BB_DATA_8821C) & BIT_MASK_BB_DATA_8821C)
  3858. #define BIT_SET_BB_DATA_8821C(x, v) \
  3859. (BIT_CLEAR_BB_DATA_8821C(x) | BIT_BB_DATA_8821C(v))
  3860. /* 2 REG_HMEBOX_E0_8821C */
  3861. #define BIT_SHIFT_HMEBOX_E0_8821C 0
  3862. #define BIT_MASK_HMEBOX_E0_8821C 0xffffffffL
  3863. #define BIT_HMEBOX_E0_8821C(x) \
  3864. (((x) & BIT_MASK_HMEBOX_E0_8821C) << BIT_SHIFT_HMEBOX_E0_8821C)
  3865. #define BITS_HMEBOX_E0_8821C \
  3866. (BIT_MASK_HMEBOX_E0_8821C << BIT_SHIFT_HMEBOX_E0_8821C)
  3867. #define BIT_CLEAR_HMEBOX_E0_8821C(x) ((x) & (~BITS_HMEBOX_E0_8821C))
  3868. #define BIT_GET_HMEBOX_E0_8821C(x) \
  3869. (((x) >> BIT_SHIFT_HMEBOX_E0_8821C) & BIT_MASK_HMEBOX_E0_8821C)
  3870. #define BIT_SET_HMEBOX_E0_8821C(x, v) \
  3871. (BIT_CLEAR_HMEBOX_E0_8821C(x) | BIT_HMEBOX_E0_8821C(v))
  3872. /* 2 REG_HMEBOX_E1_8821C */
  3873. #define BIT_SHIFT_HMEBOX_E1_8821C 0
  3874. #define BIT_MASK_HMEBOX_E1_8821C 0xffffffffL
  3875. #define BIT_HMEBOX_E1_8821C(x) \
  3876. (((x) & BIT_MASK_HMEBOX_E1_8821C) << BIT_SHIFT_HMEBOX_E1_8821C)
  3877. #define BITS_HMEBOX_E1_8821C \
  3878. (BIT_MASK_HMEBOX_E1_8821C << BIT_SHIFT_HMEBOX_E1_8821C)
  3879. #define BIT_CLEAR_HMEBOX_E1_8821C(x) ((x) & (~BITS_HMEBOX_E1_8821C))
  3880. #define BIT_GET_HMEBOX_E1_8821C(x) \
  3881. (((x) >> BIT_SHIFT_HMEBOX_E1_8821C) & BIT_MASK_HMEBOX_E1_8821C)
  3882. #define BIT_SET_HMEBOX_E1_8821C(x, v) \
  3883. (BIT_CLEAR_HMEBOX_E1_8821C(x) | BIT_HMEBOX_E1_8821C(v))
  3884. /* 2 REG_HMEBOX_E2_8821C */
  3885. #define BIT_SHIFT_HMEBOX_E2_8821C 0
  3886. #define BIT_MASK_HMEBOX_E2_8821C 0xffffffffL
  3887. #define BIT_HMEBOX_E2_8821C(x) \
  3888. (((x) & BIT_MASK_HMEBOX_E2_8821C) << BIT_SHIFT_HMEBOX_E2_8821C)
  3889. #define BITS_HMEBOX_E2_8821C \
  3890. (BIT_MASK_HMEBOX_E2_8821C << BIT_SHIFT_HMEBOX_E2_8821C)
  3891. #define BIT_CLEAR_HMEBOX_E2_8821C(x) ((x) & (~BITS_HMEBOX_E2_8821C))
  3892. #define BIT_GET_HMEBOX_E2_8821C(x) \
  3893. (((x) >> BIT_SHIFT_HMEBOX_E2_8821C) & BIT_MASK_HMEBOX_E2_8821C)
  3894. #define BIT_SET_HMEBOX_E2_8821C(x, v) \
  3895. (BIT_CLEAR_HMEBOX_E2_8821C(x) | BIT_HMEBOX_E2_8821C(v))
  3896. /* 2 REG_HMEBOX_E3_8821C */
  3897. #define BIT_SHIFT_HMEBOX_E3_8821C 0
  3898. #define BIT_MASK_HMEBOX_E3_8821C 0xffffffffL
  3899. #define BIT_HMEBOX_E3_8821C(x) \
  3900. (((x) & BIT_MASK_HMEBOX_E3_8821C) << BIT_SHIFT_HMEBOX_E3_8821C)
  3901. #define BITS_HMEBOX_E3_8821C \
  3902. (BIT_MASK_HMEBOX_E3_8821C << BIT_SHIFT_HMEBOX_E3_8821C)
  3903. #define BIT_CLEAR_HMEBOX_E3_8821C(x) ((x) & (~BITS_HMEBOX_E3_8821C))
  3904. #define BIT_GET_HMEBOX_E3_8821C(x) \
  3905. (((x) >> BIT_SHIFT_HMEBOX_E3_8821C) & BIT_MASK_HMEBOX_E3_8821C)
  3906. #define BIT_SET_HMEBOX_E3_8821C(x, v) \
  3907. (BIT_CLEAR_HMEBOX_E3_8821C(x) | BIT_HMEBOX_E3_8821C(v))
  3908. /* 2 REG_CR_EXT_8821C */
  3909. #define BIT_SHIFT_PHY_REQ_DELAY_8821C 24
  3910. #define BIT_MASK_PHY_REQ_DELAY_8821C 0xf
  3911. #define BIT_PHY_REQ_DELAY_8821C(x) \
  3912. (((x) & BIT_MASK_PHY_REQ_DELAY_8821C) << BIT_SHIFT_PHY_REQ_DELAY_8821C)
  3913. #define BITS_PHY_REQ_DELAY_8821C \
  3914. (BIT_MASK_PHY_REQ_DELAY_8821C << BIT_SHIFT_PHY_REQ_DELAY_8821C)
  3915. #define BIT_CLEAR_PHY_REQ_DELAY_8821C(x) ((x) & (~BITS_PHY_REQ_DELAY_8821C))
  3916. #define BIT_GET_PHY_REQ_DELAY_8821C(x) \
  3917. (((x) >> BIT_SHIFT_PHY_REQ_DELAY_8821C) & BIT_MASK_PHY_REQ_DELAY_8821C)
  3918. #define BIT_SET_PHY_REQ_DELAY_8821C(x, v) \
  3919. (BIT_CLEAR_PHY_REQ_DELAY_8821C(x) | BIT_PHY_REQ_DELAY_8821C(v))
  3920. /* 2 REG_NOT_VALID_8821C */
  3921. #define BIT_SPD_DOWN_8821C BIT(16)
  3922. /* 2 REG_NOT_VALID_8821C */
  3923. #define BIT_SHIFT_NETYPE4_8821C 4
  3924. #define BIT_MASK_NETYPE4_8821C 0x3
  3925. #define BIT_NETYPE4_8821C(x) \
  3926. (((x) & BIT_MASK_NETYPE4_8821C) << BIT_SHIFT_NETYPE4_8821C)
  3927. #define BITS_NETYPE4_8821C (BIT_MASK_NETYPE4_8821C << BIT_SHIFT_NETYPE4_8821C)
  3928. #define BIT_CLEAR_NETYPE4_8821C(x) ((x) & (~BITS_NETYPE4_8821C))
  3929. #define BIT_GET_NETYPE4_8821C(x) \
  3930. (((x) >> BIT_SHIFT_NETYPE4_8821C) & BIT_MASK_NETYPE4_8821C)
  3931. #define BIT_SET_NETYPE4_8821C(x, v) \
  3932. (BIT_CLEAR_NETYPE4_8821C(x) | BIT_NETYPE4_8821C(v))
  3933. #define BIT_SHIFT_NETYPE3_8821C 2
  3934. #define BIT_MASK_NETYPE3_8821C 0x3
  3935. #define BIT_NETYPE3_8821C(x) \
  3936. (((x) & BIT_MASK_NETYPE3_8821C) << BIT_SHIFT_NETYPE3_8821C)
  3937. #define BITS_NETYPE3_8821C (BIT_MASK_NETYPE3_8821C << BIT_SHIFT_NETYPE3_8821C)
  3938. #define BIT_CLEAR_NETYPE3_8821C(x) ((x) & (~BITS_NETYPE3_8821C))
  3939. #define BIT_GET_NETYPE3_8821C(x) \
  3940. (((x) >> BIT_SHIFT_NETYPE3_8821C) & BIT_MASK_NETYPE3_8821C)
  3941. #define BIT_SET_NETYPE3_8821C(x, v) \
  3942. (BIT_CLEAR_NETYPE3_8821C(x) | BIT_NETYPE3_8821C(v))
  3943. #define BIT_SHIFT_NETYPE2_8821C 0
  3944. #define BIT_MASK_NETYPE2_8821C 0x3
  3945. #define BIT_NETYPE2_8821C(x) \
  3946. (((x) & BIT_MASK_NETYPE2_8821C) << BIT_SHIFT_NETYPE2_8821C)
  3947. #define BITS_NETYPE2_8821C (BIT_MASK_NETYPE2_8821C << BIT_SHIFT_NETYPE2_8821C)
  3948. #define BIT_CLEAR_NETYPE2_8821C(x) ((x) & (~BITS_NETYPE2_8821C))
  3949. #define BIT_GET_NETYPE2_8821C(x) \
  3950. (((x) >> BIT_SHIFT_NETYPE2_8821C) & BIT_MASK_NETYPE2_8821C)
  3951. #define BIT_SET_NETYPE2_8821C(x, v) \
  3952. (BIT_CLEAR_NETYPE2_8821C(x) | BIT_NETYPE2_8821C(v))
  3953. /* 2 REG_NOT_VALID_8821C */
  3954. /* 2 REG_NOT_VALID_8821C */
  3955. /* 2 REG_NOT_VALID_8821C */
  3956. /* 2 REG_NOT_VALID_8821C */
  3957. /* 2 REG_FWFF_8821C */
  3958. #define BIT_SHIFT_PKTNUM_TH_V1_8821C 24
  3959. #define BIT_MASK_PKTNUM_TH_V1_8821C 0xff
  3960. #define BIT_PKTNUM_TH_V1_8821C(x) \
  3961. (((x) & BIT_MASK_PKTNUM_TH_V1_8821C) << BIT_SHIFT_PKTNUM_TH_V1_8821C)
  3962. #define BITS_PKTNUM_TH_V1_8821C \
  3963. (BIT_MASK_PKTNUM_TH_V1_8821C << BIT_SHIFT_PKTNUM_TH_V1_8821C)
  3964. #define BIT_CLEAR_PKTNUM_TH_V1_8821C(x) ((x) & (~BITS_PKTNUM_TH_V1_8821C))
  3965. #define BIT_GET_PKTNUM_TH_V1_8821C(x) \
  3966. (((x) >> BIT_SHIFT_PKTNUM_TH_V1_8821C) & BIT_MASK_PKTNUM_TH_V1_8821C)
  3967. #define BIT_SET_PKTNUM_TH_V1_8821C(x, v) \
  3968. (BIT_CLEAR_PKTNUM_TH_V1_8821C(x) | BIT_PKTNUM_TH_V1_8821C(v))
  3969. #define BIT_SHIFT_TIMER_TH_8821C 16
  3970. #define BIT_MASK_TIMER_TH_8821C 0xff
  3971. #define BIT_TIMER_TH_8821C(x) \
  3972. (((x) & BIT_MASK_TIMER_TH_8821C) << BIT_SHIFT_TIMER_TH_8821C)
  3973. #define BITS_TIMER_TH_8821C \
  3974. (BIT_MASK_TIMER_TH_8821C << BIT_SHIFT_TIMER_TH_8821C)
  3975. #define BIT_CLEAR_TIMER_TH_8821C(x) ((x) & (~BITS_TIMER_TH_8821C))
  3976. #define BIT_GET_TIMER_TH_8821C(x) \
  3977. (((x) >> BIT_SHIFT_TIMER_TH_8821C) & BIT_MASK_TIMER_TH_8821C)
  3978. #define BIT_SET_TIMER_TH_8821C(x, v) \
  3979. (BIT_CLEAR_TIMER_TH_8821C(x) | BIT_TIMER_TH_8821C(v))
  3980. #define BIT_SHIFT_RXPKT1ENADDR_8821C 0
  3981. #define BIT_MASK_RXPKT1ENADDR_8821C 0xffff
  3982. #define BIT_RXPKT1ENADDR_8821C(x) \
  3983. (((x) & BIT_MASK_RXPKT1ENADDR_8821C) << BIT_SHIFT_RXPKT1ENADDR_8821C)
  3984. #define BITS_RXPKT1ENADDR_8821C \
  3985. (BIT_MASK_RXPKT1ENADDR_8821C << BIT_SHIFT_RXPKT1ENADDR_8821C)
  3986. #define BIT_CLEAR_RXPKT1ENADDR_8821C(x) ((x) & (~BITS_RXPKT1ENADDR_8821C))
  3987. #define BIT_GET_RXPKT1ENADDR_8821C(x) \
  3988. (((x) >> BIT_SHIFT_RXPKT1ENADDR_8821C) & BIT_MASK_RXPKT1ENADDR_8821C)
  3989. #define BIT_SET_RXPKT1ENADDR_8821C(x, v) \
  3990. (BIT_CLEAR_RXPKT1ENADDR_8821C(x) | BIT_RXPKT1ENADDR_8821C(v))
  3991. /* 2 REG_RXFF_PTR_V1_8821C */
  3992. /* 2 REG_NOT_VALID_8821C */
  3993. #define BIT_SHIFT_RXFF0_RDPTR_V2_8821C 0
  3994. #define BIT_MASK_RXFF0_RDPTR_V2_8821C 0x3ffff
  3995. #define BIT_RXFF0_RDPTR_V2_8821C(x) \
  3996. (((x) & BIT_MASK_RXFF0_RDPTR_V2_8821C) \
  3997. << BIT_SHIFT_RXFF0_RDPTR_V2_8821C)
  3998. #define BITS_RXFF0_RDPTR_V2_8821C \
  3999. (BIT_MASK_RXFF0_RDPTR_V2_8821C << BIT_SHIFT_RXFF0_RDPTR_V2_8821C)
  4000. #define BIT_CLEAR_RXFF0_RDPTR_V2_8821C(x) ((x) & (~BITS_RXFF0_RDPTR_V2_8821C))
  4001. #define BIT_GET_RXFF0_RDPTR_V2_8821C(x) \
  4002. (((x) >> BIT_SHIFT_RXFF0_RDPTR_V2_8821C) & \
  4003. BIT_MASK_RXFF0_RDPTR_V2_8821C)
  4004. #define BIT_SET_RXFF0_RDPTR_V2_8821C(x, v) \
  4005. (BIT_CLEAR_RXFF0_RDPTR_V2_8821C(x) | BIT_RXFF0_RDPTR_V2_8821C(v))
  4006. /* 2 REG_RXFF_WTR_V1_8821C */
  4007. /* 2 REG_NOT_VALID_8821C */
  4008. #define BIT_SHIFT_RXFF0_WTPTR_V2_8821C 0
  4009. #define BIT_MASK_RXFF0_WTPTR_V2_8821C 0x3ffff
  4010. #define BIT_RXFF0_WTPTR_V2_8821C(x) \
  4011. (((x) & BIT_MASK_RXFF0_WTPTR_V2_8821C) \
  4012. << BIT_SHIFT_RXFF0_WTPTR_V2_8821C)
  4013. #define BITS_RXFF0_WTPTR_V2_8821C \
  4014. (BIT_MASK_RXFF0_WTPTR_V2_8821C << BIT_SHIFT_RXFF0_WTPTR_V2_8821C)
  4015. #define BIT_CLEAR_RXFF0_WTPTR_V2_8821C(x) ((x) & (~BITS_RXFF0_WTPTR_V2_8821C))
  4016. #define BIT_GET_RXFF0_WTPTR_V2_8821C(x) \
  4017. (((x) >> BIT_SHIFT_RXFF0_WTPTR_V2_8821C) & \
  4018. BIT_MASK_RXFF0_WTPTR_V2_8821C)
  4019. #define BIT_SET_RXFF0_WTPTR_V2_8821C(x, v) \
  4020. (BIT_CLEAR_RXFF0_WTPTR_V2_8821C(x) | BIT_RXFF0_WTPTR_V2_8821C(v))
  4021. /* 2 REG_FE2IMR_8821C */
  4022. #define BIT__FE4ISR__IND_MSK_8821C BIT(29)
  4023. #define BIT_FS_TXSC_DESC_DONE_INT_EN_8821C BIT(28)
  4024. #define BIT_FS_TXSC_BKDONE_INT_EN_8821C BIT(27)
  4025. #define BIT_FS_TXSC_BEDONE_INT_EN_8821C BIT(26)
  4026. #define BIT_FS_TXSC_VIDONE_INT_EN_8821C BIT(25)
  4027. #define BIT_FS_TXSC_VODONE_INT_EN_8821C BIT(24)
  4028. #define BIT_FS_ATIM_MB7_INT_EN_8821C BIT(23)
  4029. #define BIT_FS_ATIM_MB6_INT_EN_8821C BIT(22)
  4030. #define BIT_FS_ATIM_MB5_INT_EN_8821C BIT(21)
  4031. #define BIT_FS_ATIM_MB4_INT_EN_8821C BIT(20)
  4032. #define BIT_FS_ATIM_MB3_INT_EN_8821C BIT(19)
  4033. #define BIT_FS_ATIM_MB2_INT_EN_8821C BIT(18)
  4034. #define BIT_FS_ATIM_MB1_INT_EN_8821C BIT(17)
  4035. #define BIT_FS_ATIM_MB0_INT_EN_8821C BIT(16)
  4036. #define BIT_FS_TBTT4INT_EN_8821C BIT(11)
  4037. #define BIT_FS_TBTT3INT_EN_8821C BIT(10)
  4038. #define BIT_FS_TBTT2INT_EN_8821C BIT(9)
  4039. #define BIT_FS_TBTT1INT_EN_8821C BIT(8)
  4040. #define BIT_FS_TBTT0_MB7INT_EN_8821C BIT(7)
  4041. #define BIT_FS_TBTT0_MB6INT_EN_8821C BIT(6)
  4042. #define BIT_FS_TBTT0_MB5INT_EN_8821C BIT(5)
  4043. #define BIT_FS_TBTT0_MB4INT_EN_8821C BIT(4)
  4044. #define BIT_FS_TBTT0_MB3INT_EN_8821C BIT(3)
  4045. #define BIT_FS_TBTT0_MB2INT_EN_8821C BIT(2)
  4046. #define BIT_FS_TBTT0_MB1INT_EN_8821C BIT(1)
  4047. #define BIT_FS_TBTT0_INT_EN_8821C BIT(0)
  4048. /* 2 REG_FE2ISR_8821C */
  4049. #define BIT__FE4ISR__IND_INT_8821C BIT(29)
  4050. #define BIT_FS_TXSC_DESC_DONE_INT_8821C BIT(28)
  4051. #define BIT_FS_TXSC_BKDONE_INT_8821C BIT(27)
  4052. #define BIT_FS_TXSC_BEDONE_INT_8821C BIT(26)
  4053. #define BIT_FS_TXSC_VIDONE_INT_8821C BIT(25)
  4054. #define BIT_FS_TXSC_VODONE_INT_8821C BIT(24)
  4055. #define BIT_FS_ATIM_MB7_INT_8821C BIT(23)
  4056. #define BIT_FS_ATIM_MB6_INT_8821C BIT(22)
  4057. #define BIT_FS_ATIM_MB5_INT_8821C BIT(21)
  4058. #define BIT_FS_ATIM_MB4_INT_8821C BIT(20)
  4059. #define BIT_FS_ATIM_MB3_INT_8821C BIT(19)
  4060. #define BIT_FS_ATIM_MB2_INT_8821C BIT(18)
  4061. #define BIT_FS_ATIM_MB1_INT_8821C BIT(17)
  4062. #define BIT_FS_ATIM_MB0_INT_8821C BIT(16)
  4063. #define BIT_FS_TBTT4INT_8821C BIT(11)
  4064. #define BIT_FS_TBTT3INT_8821C BIT(10)
  4065. #define BIT_FS_TBTT2INT_8821C BIT(9)
  4066. #define BIT_FS_TBTT1INT_8821C BIT(8)
  4067. #define BIT_FS_TBTT0_MB7INT_8821C BIT(7)
  4068. #define BIT_FS_TBTT0_MB6INT_8821C BIT(6)
  4069. #define BIT_FS_TBTT0_MB5INT_8821C BIT(5)
  4070. #define BIT_FS_TBTT0_MB4INT_8821C BIT(4)
  4071. #define BIT_FS_TBTT0_MB3INT_8821C BIT(3)
  4072. #define BIT_FS_TBTT0_MB2INT_8821C BIT(2)
  4073. #define BIT_FS_TBTT0_MB1INT_8821C BIT(1)
  4074. #define BIT_FS_TBTT0_INT_8821C BIT(0)
  4075. /* 2 REG_FE3IMR_8821C */
  4076. #define BIT_FS_CLI3_MTI_BCNIVLEAR_INT__EN_8821C BIT(31)
  4077. #define BIT_FS_CLI2_MTI_BCNIVLEAR_INT__EN_8821C BIT(30)
  4078. #define BIT_FS_CLI1_MTI_BCNIVLEAR_INT__EN_8821C BIT(29)
  4079. #define BIT_FS_CLI0_MTI_BCNIVLEAR_INT__EN_8821C BIT(28)
  4080. #define BIT_FS_BCNDMA4_INT_EN_8821C BIT(27)
  4081. #define BIT_FS_BCNDMA3_INT_EN_8821C BIT(26)
  4082. #define BIT_FS_BCNDMA2_INT_EN_8821C BIT(25)
  4083. #define BIT_FS_BCNDMA1_INT_EN_8821C BIT(24)
  4084. #define BIT_FS_BCNDMA0_MB7_INT_EN_8821C BIT(23)
  4085. #define BIT_FS_BCNDMA0_MB6_INT_EN_8821C BIT(22)
  4086. #define BIT_FS_BCNDMA0_MB5_INT_EN_8821C BIT(21)
  4087. #define BIT_FS_BCNDMA0_MB4_INT_EN_8821C BIT(20)
  4088. #define BIT_FS_BCNDMA0_MB3_INT_EN_8821C BIT(19)
  4089. #define BIT_FS_BCNDMA0_MB2_INT_EN_8821C BIT(18)
  4090. #define BIT_FS_BCNDMA0_MB1_INT_EN_8821C BIT(17)
  4091. #define BIT_FS_BCNDMA0_INT_EN_8821C BIT(16)
  4092. #define BIT_FS_MTI_BCNIVLEAR_INT__EN_8821C BIT(15)
  4093. #define BIT_FS_BCNERLY4_INT_EN_8821C BIT(11)
  4094. #define BIT_FS_BCNERLY3_INT_EN_8821C BIT(10)
  4095. #define BIT_FS_BCNERLY2_INT_EN_8821C BIT(9)
  4096. #define BIT_FS_BCNERLY1_INT_EN_8821C BIT(8)
  4097. #define BIT_FS_BCNERLY0_MB7INT_EN_8821C BIT(7)
  4098. #define BIT_FS_BCNERLY0_MB6INT_EN_8821C BIT(6)
  4099. #define BIT_FS_BCNERLY0_MB5INT_EN_8821C BIT(5)
  4100. #define BIT_FS_BCNERLY0_MB4INT_EN_8821C BIT(4)
  4101. #define BIT_FS_BCNERLY0_MB3INT_EN_8821C BIT(3)
  4102. #define BIT_FS_BCNERLY0_MB2INT_EN_8821C BIT(2)
  4103. #define BIT_FS_BCNERLY0_MB1INT_EN_8821C BIT(1)
  4104. #define BIT_FS_BCNERLY0_INT_EN_8821C BIT(0)
  4105. /* 2 REG_FE3ISR_8821C */
  4106. #define BIT_FS_CLI3_MTI_BCNIVLEAR_INT_8821C BIT(31)
  4107. #define BIT_FS_CLI2_MTI_BCNIVLEAR_INT_8821C BIT(30)
  4108. #define BIT_FS_CLI1_MTI_BCNIVLEAR_INT_8821C BIT(29)
  4109. #define BIT_FS_CLI0_MTI_BCNIVLEAR_INT_8821C BIT(28)
  4110. #define BIT_FS_BCNDMA4_INT_8821C BIT(27)
  4111. #define BIT_FS_BCNDMA3_INT_8821C BIT(26)
  4112. #define BIT_FS_BCNDMA2_INT_8821C BIT(25)
  4113. #define BIT_FS_BCNDMA1_INT_8821C BIT(24)
  4114. #define BIT_FS_BCNDMA0_MB7_INT_8821C BIT(23)
  4115. #define BIT_FS_BCNDMA0_MB6_INT_8821C BIT(22)
  4116. #define BIT_FS_BCNDMA0_MB5_INT_8821C BIT(21)
  4117. #define BIT_FS_BCNDMA0_MB4_INT_8821C BIT(20)
  4118. #define BIT_FS_BCNDMA0_MB3_INT_8821C BIT(19)
  4119. #define BIT_FS_BCNDMA0_MB2_INT_8821C BIT(18)
  4120. #define BIT_FS_BCNDMA0_MB1_INT_8821C BIT(17)
  4121. #define BIT_FS_BCNDMA0_INT_8821C BIT(16)
  4122. #define BIT_FS_MTI_BCNIVLEAR_INT_8821C BIT(15)
  4123. #define BIT_FS_BCNERLY4_INT_8821C BIT(11)
  4124. #define BIT_FS_BCNERLY3_INT_8821C BIT(10)
  4125. #define BIT_FS_BCNERLY2_INT_8821C BIT(9)
  4126. #define BIT_FS_BCNERLY1_INT_8821C BIT(8)
  4127. #define BIT_FS_BCNERLY0_MB7INT_8821C BIT(7)
  4128. #define BIT_FS_BCNERLY0_MB6INT_8821C BIT(6)
  4129. #define BIT_FS_BCNERLY0_MB5INT_8821C BIT(5)
  4130. #define BIT_FS_BCNERLY0_MB4INT_8821C BIT(4)
  4131. #define BIT_FS_BCNERLY0_MB3INT_8821C BIT(3)
  4132. #define BIT_FS_BCNERLY0_MB2INT_8821C BIT(2)
  4133. #define BIT_FS_BCNERLY0_MB1INT_8821C BIT(1)
  4134. #define BIT_FS_BCNERLY0_INT_8821C BIT(0)
  4135. /* 2 REG_FE4IMR_8821C */
  4136. #define BIT_FS_CLI3_TXPKTIN_INT_EN_8821C BIT(19)
  4137. #define BIT_FS_CLI2_TXPKTIN_INT_EN_8821C BIT(18)
  4138. #define BIT_FS_CLI1_TXPKTIN_INT_EN_8821C BIT(17)
  4139. #define BIT_FS_CLI0_TXPKTIN_INT_EN_8821C BIT(16)
  4140. #define BIT_FS_CLI3_RX_UMD0_INT_EN_8821C BIT(15)
  4141. #define BIT_FS_CLI3_RX_UMD1_INT_EN_8821C BIT(14)
  4142. #define BIT_FS_CLI3_RX_BMD0_INT_EN_8821C BIT(13)
  4143. #define BIT_FS_CLI3_RX_BMD1_INT_EN_8821C BIT(12)
  4144. #define BIT_FS_CLI2_RX_UMD0_INT_EN_8821C BIT(11)
  4145. #define BIT_FS_CLI2_RX_UMD1_INT_EN_8821C BIT(10)
  4146. #define BIT_FS_CLI2_RX_BMD0_INT_EN_8821C BIT(9)
  4147. #define BIT_FS_CLI2_RX_BMD1_INT_EN_8821C BIT(8)
  4148. #define BIT_FS_CLI1_RX_UMD0_INT_EN_8821C BIT(7)
  4149. #define BIT_FS_CLI1_RX_UMD1_INT_EN_8821C BIT(6)
  4150. #define BIT_FS_CLI1_RX_BMD0_INT_EN_8821C BIT(5)
  4151. #define BIT_FS_CLI1_RX_BMD1_INT_EN_8821C BIT(4)
  4152. #define BIT_FS_CLI0_RX_UMD0_INT_EN_8821C BIT(3)
  4153. #define BIT_FS_CLI0_RX_UMD1_INT_EN_8821C BIT(2)
  4154. #define BIT_FS_CLI0_RX_BMD0_INT_EN_8821C BIT(1)
  4155. #define BIT_FS_CLI0_RX_BMD1_INT_EN_8821C BIT(0)
  4156. /* 2 REG_FE4ISR_8821C */
  4157. #define BIT_FS_CLI3_TXPKTIN_INT_8821C BIT(19)
  4158. #define BIT_FS_CLI2_TXPKTIN_INT_8821C BIT(18)
  4159. #define BIT_FS_CLI1_TXPKTIN_INT_8821C BIT(17)
  4160. #define BIT_FS_CLI0_TXPKTIN_INT_8821C BIT(16)
  4161. #define BIT_FS_CLI3_RX_UMD0_INT_8821C BIT(15)
  4162. #define BIT_FS_CLI3_RX_UMD1_INT_8821C BIT(14)
  4163. #define BIT_FS_CLI3_RX_BMD0_INT_8821C BIT(13)
  4164. #define BIT_FS_CLI3_RX_BMD1_INT_8821C BIT(12)
  4165. #define BIT_FS_CLI2_RX_UMD0_INT_8821C BIT(11)
  4166. #define BIT_FS_CLI2_RX_UMD1_INT_8821C BIT(10)
  4167. #define BIT_FS_CLI2_RX_BMD0_INT_8821C BIT(9)
  4168. #define BIT_FS_CLI2_RX_BMD1_INT_8821C BIT(8)
  4169. #define BIT_FS_CLI1_RX_UMD0_INT_8821C BIT(7)
  4170. #define BIT_FS_CLI1_RX_UMD1_INT_8821C BIT(6)
  4171. #define BIT_FS_CLI1_RX_BMD0_INT_8821C BIT(5)
  4172. #define BIT_FS_CLI1_RX_BMD1_INT_8821C BIT(4)
  4173. #define BIT_FS_CLI0_RX_UMD0_INT_8821C BIT(3)
  4174. #define BIT_FS_CLI0_RX_UMD1_INT_8821C BIT(2)
  4175. #define BIT_FS_CLI0_RX_BMD0_INT_8821C BIT(1)
  4176. #define BIT_FS_CLI0_RX_BMD1_INT_8821C BIT(0)
  4177. /* 2 REG_FT1IMR_8821C */
  4178. #define BIT__FT2ISR__IND_MSK_8821C BIT(30)
  4179. #define BIT_FTM_PTT_INT_EN_8821C BIT(29)
  4180. #define BIT_RXFTMREQ_INT_EN_8821C BIT(28)
  4181. #define BIT_RXFTM_INT_EN_8821C BIT(27)
  4182. #define BIT_TXFTM_INT_EN_8821C BIT(26)
  4183. #define BIT_FS_H2C_CMD_OK_INT_EN_8821C BIT(25)
  4184. #define BIT_FS_H2C_CMD_FULL_INT_EN_8821C BIT(24)
  4185. #define BIT_FS_MACID_PWRCHANGE5_INT_EN_8821C BIT(23)
  4186. #define BIT_FS_MACID_PWRCHANGE4_INT_EN_8821C BIT(22)
  4187. #define BIT_FS_MACID_PWRCHANGE3_INT_EN_8821C BIT(21)
  4188. #define BIT_FS_MACID_PWRCHANGE2_INT_EN_8821C BIT(20)
  4189. #define BIT_FS_MACID_PWRCHANGE1_INT_EN_8821C BIT(19)
  4190. #define BIT_FS_MACID_PWRCHANGE0_INT_EN_8821C BIT(18)
  4191. #define BIT_FS_CTWEND2_INT_EN_8821C BIT(17)
  4192. #define BIT_FS_CTWEND1_INT_EN_8821C BIT(16)
  4193. #define BIT_FS_CTWEND0_INT_EN_8821C BIT(15)
  4194. #define BIT_FS_TX_NULL1_INT_EN_8821C BIT(14)
  4195. #define BIT_FS_TX_NULL0_INT_EN_8821C BIT(13)
  4196. #define BIT_FS_TSF_BIT32_TOGGLE_EN_8821C BIT(12)
  4197. #define BIT_FS_P2P_RFON2_INT_EN_8821C BIT(11)
  4198. #define BIT_FS_P2P_RFOFF2_INT_EN_8821C BIT(10)
  4199. #define BIT_FS_P2P_RFON1_INT_EN_8821C BIT(9)
  4200. #define BIT_FS_P2P_RFOFF1_INT_EN_8821C BIT(8)
  4201. #define BIT_FS_P2P_RFON0_INT_EN_8821C BIT(7)
  4202. #define BIT_FS_P2P_RFOFF0_INT_EN_8821C BIT(6)
  4203. #define BIT_FS_RX_UAPSDMD1_EN_8821C BIT(5)
  4204. #define BIT_FS_RX_UAPSDMD0_EN_8821C BIT(4)
  4205. #define BIT_FS_TRIGGER_PKT_EN_8821C BIT(3)
  4206. #define BIT_FS_EOSP_INT_EN_8821C BIT(2)
  4207. #define BIT_FS_RPWM2_INT_EN_8821C BIT(1)
  4208. #define BIT_FS_RPWM_INT_EN_8821C BIT(0)
  4209. /* 2 REG_FT1ISR_8821C */
  4210. #define BIT__FT2ISR__IND_INT_8821C BIT(30)
  4211. #define BIT_FTM_PTT_INT_8821C BIT(29)
  4212. #define BIT_RXFTMREQ_INT_8821C BIT(28)
  4213. #define BIT_RXFTM_INT_8821C BIT(27)
  4214. #define BIT_TXFTM_INT_8821C BIT(26)
  4215. #define BIT_FS_H2C_CMD_OK_INT_8821C BIT(25)
  4216. #define BIT_FS_H2C_CMD_FULL_INT_8821C BIT(24)
  4217. #define BIT_FS_MACID_PWRCHANGE5_INT_8821C BIT(23)
  4218. #define BIT_FS_MACID_PWRCHANGE4_INT_8821C BIT(22)
  4219. #define BIT_FS_MACID_PWRCHANGE3_INT_8821C BIT(21)
  4220. #define BIT_FS_MACID_PWRCHANGE2_INT_8821C BIT(20)
  4221. #define BIT_FS_MACID_PWRCHANGE1_INT_8821C BIT(19)
  4222. #define BIT_FS_MACID_PWRCHANGE0_INT_8821C BIT(18)
  4223. #define BIT_FS_CTWEND2_INT_8821C BIT(17)
  4224. #define BIT_FS_CTWEND1_INT_8821C BIT(16)
  4225. #define BIT_FS_CTWEND0_INT_8821C BIT(15)
  4226. #define BIT_FS_TX_NULL1_INT_8821C BIT(14)
  4227. #define BIT_FS_TX_NULL0_INT_8821C BIT(13)
  4228. #define BIT_FS_TSF_BIT32_TOGGLE_INT_8821C BIT(12)
  4229. #define BIT_FS_P2P_RFON2_INT_8821C BIT(11)
  4230. #define BIT_FS_P2P_RFOFF2_INT_8821C BIT(10)
  4231. #define BIT_FS_P2P_RFON1_INT_8821C BIT(9)
  4232. #define BIT_FS_P2P_RFOFF1_INT_8821C BIT(8)
  4233. #define BIT_FS_P2P_RFON0_INT_8821C BIT(7)
  4234. #define BIT_FS_P2P_RFOFF0_INT_8821C BIT(6)
  4235. #define BIT_FS_RX_UAPSDMD1_INT_8821C BIT(5)
  4236. #define BIT_FS_RX_UAPSDMD0_INT_8821C BIT(4)
  4237. #define BIT_FS_TRIGGER_PKT_INT_8821C BIT(3)
  4238. #define BIT_FS_EOSP_INT_8821C BIT(2)
  4239. #define BIT_FS_RPWM2_INT_8821C BIT(1)
  4240. #define BIT_FS_RPWM_INT_8821C BIT(0)
  4241. /* 2 REG_SPWR0_8821C */
  4242. #define BIT_SHIFT_MID_31TO0_8821C 0
  4243. #define BIT_MASK_MID_31TO0_8821C 0xffffffffL
  4244. #define BIT_MID_31TO0_8821C(x) \
  4245. (((x) & BIT_MASK_MID_31TO0_8821C) << BIT_SHIFT_MID_31TO0_8821C)
  4246. #define BITS_MID_31TO0_8821C \
  4247. (BIT_MASK_MID_31TO0_8821C << BIT_SHIFT_MID_31TO0_8821C)
  4248. #define BIT_CLEAR_MID_31TO0_8821C(x) ((x) & (~BITS_MID_31TO0_8821C))
  4249. #define BIT_GET_MID_31TO0_8821C(x) \
  4250. (((x) >> BIT_SHIFT_MID_31TO0_8821C) & BIT_MASK_MID_31TO0_8821C)
  4251. #define BIT_SET_MID_31TO0_8821C(x, v) \
  4252. (BIT_CLEAR_MID_31TO0_8821C(x) | BIT_MID_31TO0_8821C(v))
  4253. /* 2 REG_SPWR1_8821C */
  4254. #define BIT_SHIFT_MID_63TO32_8821C 0
  4255. #define BIT_MASK_MID_63TO32_8821C 0xffffffffL
  4256. #define BIT_MID_63TO32_8821C(x) \
  4257. (((x) & BIT_MASK_MID_63TO32_8821C) << BIT_SHIFT_MID_63TO32_8821C)
  4258. #define BITS_MID_63TO32_8821C \
  4259. (BIT_MASK_MID_63TO32_8821C << BIT_SHIFT_MID_63TO32_8821C)
  4260. #define BIT_CLEAR_MID_63TO32_8821C(x) ((x) & (~BITS_MID_63TO32_8821C))
  4261. #define BIT_GET_MID_63TO32_8821C(x) \
  4262. (((x) >> BIT_SHIFT_MID_63TO32_8821C) & BIT_MASK_MID_63TO32_8821C)
  4263. #define BIT_SET_MID_63TO32_8821C(x, v) \
  4264. (BIT_CLEAR_MID_63TO32_8821C(x) | BIT_MID_63TO32_8821C(v))
  4265. /* 2 REG_SPWR2_8821C */
  4266. #define BIT_SHIFT_MID_95O64_8821C 0
  4267. #define BIT_MASK_MID_95O64_8821C 0xffffffffL
  4268. #define BIT_MID_95O64_8821C(x) \
  4269. (((x) & BIT_MASK_MID_95O64_8821C) << BIT_SHIFT_MID_95O64_8821C)
  4270. #define BITS_MID_95O64_8821C \
  4271. (BIT_MASK_MID_95O64_8821C << BIT_SHIFT_MID_95O64_8821C)
  4272. #define BIT_CLEAR_MID_95O64_8821C(x) ((x) & (~BITS_MID_95O64_8821C))
  4273. #define BIT_GET_MID_95O64_8821C(x) \
  4274. (((x) >> BIT_SHIFT_MID_95O64_8821C) & BIT_MASK_MID_95O64_8821C)
  4275. #define BIT_SET_MID_95O64_8821C(x, v) \
  4276. (BIT_CLEAR_MID_95O64_8821C(x) | BIT_MID_95O64_8821C(v))
  4277. /* 2 REG_SPWR3_8821C */
  4278. #define BIT_SHIFT_MID_127TO96_8821C 0
  4279. #define BIT_MASK_MID_127TO96_8821C 0xffffffffL
  4280. #define BIT_MID_127TO96_8821C(x) \
  4281. (((x) & BIT_MASK_MID_127TO96_8821C) << BIT_SHIFT_MID_127TO96_8821C)
  4282. #define BITS_MID_127TO96_8821C \
  4283. (BIT_MASK_MID_127TO96_8821C << BIT_SHIFT_MID_127TO96_8821C)
  4284. #define BIT_CLEAR_MID_127TO96_8821C(x) ((x) & (~BITS_MID_127TO96_8821C))
  4285. #define BIT_GET_MID_127TO96_8821C(x) \
  4286. (((x) >> BIT_SHIFT_MID_127TO96_8821C) & BIT_MASK_MID_127TO96_8821C)
  4287. #define BIT_SET_MID_127TO96_8821C(x, v) \
  4288. (BIT_CLEAR_MID_127TO96_8821C(x) | BIT_MID_127TO96_8821C(v))
  4289. /* 2 REG_POWSEQ_8821C */
  4290. #define BIT_SHIFT_SEQNUM_MID_8821C 16
  4291. #define BIT_MASK_SEQNUM_MID_8821C 0xffff
  4292. #define BIT_SEQNUM_MID_8821C(x) \
  4293. (((x) & BIT_MASK_SEQNUM_MID_8821C) << BIT_SHIFT_SEQNUM_MID_8821C)
  4294. #define BITS_SEQNUM_MID_8821C \
  4295. (BIT_MASK_SEQNUM_MID_8821C << BIT_SHIFT_SEQNUM_MID_8821C)
  4296. #define BIT_CLEAR_SEQNUM_MID_8821C(x) ((x) & (~BITS_SEQNUM_MID_8821C))
  4297. #define BIT_GET_SEQNUM_MID_8821C(x) \
  4298. (((x) >> BIT_SHIFT_SEQNUM_MID_8821C) & BIT_MASK_SEQNUM_MID_8821C)
  4299. #define BIT_SET_SEQNUM_MID_8821C(x, v) \
  4300. (BIT_CLEAR_SEQNUM_MID_8821C(x) | BIT_SEQNUM_MID_8821C(v))
  4301. #define BIT_SHIFT_REF_MID_8821C 0
  4302. #define BIT_MASK_REF_MID_8821C 0x7f
  4303. #define BIT_REF_MID_8821C(x) \
  4304. (((x) & BIT_MASK_REF_MID_8821C) << BIT_SHIFT_REF_MID_8821C)
  4305. #define BITS_REF_MID_8821C (BIT_MASK_REF_MID_8821C << BIT_SHIFT_REF_MID_8821C)
  4306. #define BIT_CLEAR_REF_MID_8821C(x) ((x) & (~BITS_REF_MID_8821C))
  4307. #define BIT_GET_REF_MID_8821C(x) \
  4308. (((x) >> BIT_SHIFT_REF_MID_8821C) & BIT_MASK_REF_MID_8821C)
  4309. #define BIT_SET_REF_MID_8821C(x, v) \
  4310. (BIT_CLEAR_REF_MID_8821C(x) | BIT_REF_MID_8821C(v))
  4311. /* 2 REG_NOT_VALID_8821C */
  4312. /* 2 REG_TC7_CTRL_V1_8821C */
  4313. #define BIT_TC7INT_EN_8821C BIT(26)
  4314. #define BIT_TC7MODE_8821C BIT(25)
  4315. #define BIT_TC7EN_8821C BIT(24)
  4316. #define BIT_SHIFT_TC7DATA_8821C 0
  4317. #define BIT_MASK_TC7DATA_8821C 0xffffff
  4318. #define BIT_TC7DATA_8821C(x) \
  4319. (((x) & BIT_MASK_TC7DATA_8821C) << BIT_SHIFT_TC7DATA_8821C)
  4320. #define BITS_TC7DATA_8821C (BIT_MASK_TC7DATA_8821C << BIT_SHIFT_TC7DATA_8821C)
  4321. #define BIT_CLEAR_TC7DATA_8821C(x) ((x) & (~BITS_TC7DATA_8821C))
  4322. #define BIT_GET_TC7DATA_8821C(x) \
  4323. (((x) >> BIT_SHIFT_TC7DATA_8821C) & BIT_MASK_TC7DATA_8821C)
  4324. #define BIT_SET_TC7DATA_8821C(x, v) \
  4325. (BIT_CLEAR_TC7DATA_8821C(x) | BIT_TC7DATA_8821C(v))
  4326. /* 2 REG_TC8_CTRL_V1_8821C */
  4327. #define BIT_TC8INT_EN_8821C BIT(26)
  4328. #define BIT_TC8MODE_8821C BIT(25)
  4329. #define BIT_TC8EN_8821C BIT(24)
  4330. #define BIT_SHIFT_TC8DATA_8821C 0
  4331. #define BIT_MASK_TC8DATA_8821C 0xffffff
  4332. #define BIT_TC8DATA_8821C(x) \
  4333. (((x) & BIT_MASK_TC8DATA_8821C) << BIT_SHIFT_TC8DATA_8821C)
  4334. #define BITS_TC8DATA_8821C (BIT_MASK_TC8DATA_8821C << BIT_SHIFT_TC8DATA_8821C)
  4335. #define BIT_CLEAR_TC8DATA_8821C(x) ((x) & (~BITS_TC8DATA_8821C))
  4336. #define BIT_GET_TC8DATA_8821C(x) \
  4337. (((x) >> BIT_SHIFT_TC8DATA_8821C) & BIT_MASK_TC8DATA_8821C)
  4338. #define BIT_SET_TC8DATA_8821C(x, v) \
  4339. (BIT_CLEAR_TC8DATA_8821C(x) | BIT_TC8DATA_8821C(v))
  4340. /* 2 REG_RX_BCN_TBTT_ITVL0_8821C */
  4341. #define BIT_SHIFT_RX_BCN_TBTT_ITVL_CLIENT2_8821C 24
  4342. #define BIT_MASK_RX_BCN_TBTT_ITVL_CLIENT2_8821C 0xff
  4343. #define BIT_RX_BCN_TBTT_ITVL_CLIENT2_8821C(x) \
  4344. (((x) & BIT_MASK_RX_BCN_TBTT_ITVL_CLIENT2_8821C) \
  4345. << BIT_SHIFT_RX_BCN_TBTT_ITVL_CLIENT2_8821C)
  4346. #define BITS_RX_BCN_TBTT_ITVL_CLIENT2_8821C \
  4347. (BIT_MASK_RX_BCN_TBTT_ITVL_CLIENT2_8821C \
  4348. << BIT_SHIFT_RX_BCN_TBTT_ITVL_CLIENT2_8821C)
  4349. #define BIT_CLEAR_RX_BCN_TBTT_ITVL_CLIENT2_8821C(x) \
  4350. ((x) & (~BITS_RX_BCN_TBTT_ITVL_CLIENT2_8821C))
  4351. #define BIT_GET_RX_BCN_TBTT_ITVL_CLIENT2_8821C(x) \
  4352. (((x) >> BIT_SHIFT_RX_BCN_TBTT_ITVL_CLIENT2_8821C) & \
  4353. BIT_MASK_RX_BCN_TBTT_ITVL_CLIENT2_8821C)
  4354. #define BIT_SET_RX_BCN_TBTT_ITVL_CLIENT2_8821C(x, v) \
  4355. (BIT_CLEAR_RX_BCN_TBTT_ITVL_CLIENT2_8821C(x) | \
  4356. BIT_RX_BCN_TBTT_ITVL_CLIENT2_8821C(v))
  4357. #define BIT_SHIFT_RX_BCN_TBTT_ITVL_CLIENT1_8821C 16
  4358. #define BIT_MASK_RX_BCN_TBTT_ITVL_CLIENT1_8821C 0xff
  4359. #define BIT_RX_BCN_TBTT_ITVL_CLIENT1_8821C(x) \
  4360. (((x) & BIT_MASK_RX_BCN_TBTT_ITVL_CLIENT1_8821C) \
  4361. << BIT_SHIFT_RX_BCN_TBTT_ITVL_CLIENT1_8821C)
  4362. #define BITS_RX_BCN_TBTT_ITVL_CLIENT1_8821C \
  4363. (BIT_MASK_RX_BCN_TBTT_ITVL_CLIENT1_8821C \
  4364. << BIT_SHIFT_RX_BCN_TBTT_ITVL_CLIENT1_8821C)
  4365. #define BIT_CLEAR_RX_BCN_TBTT_ITVL_CLIENT1_8821C(x) \
  4366. ((x) & (~BITS_RX_BCN_TBTT_ITVL_CLIENT1_8821C))
  4367. #define BIT_GET_RX_BCN_TBTT_ITVL_CLIENT1_8821C(x) \
  4368. (((x) >> BIT_SHIFT_RX_BCN_TBTT_ITVL_CLIENT1_8821C) & \
  4369. BIT_MASK_RX_BCN_TBTT_ITVL_CLIENT1_8821C)
  4370. #define BIT_SET_RX_BCN_TBTT_ITVL_CLIENT1_8821C(x, v) \
  4371. (BIT_CLEAR_RX_BCN_TBTT_ITVL_CLIENT1_8821C(x) | \
  4372. BIT_RX_BCN_TBTT_ITVL_CLIENT1_8821C(v))
  4373. #define BIT_SHIFT_RX_BCN_TBTT_ITVL_CLIENT0_8821C 8
  4374. #define BIT_MASK_RX_BCN_TBTT_ITVL_CLIENT0_8821C 0xff
  4375. #define BIT_RX_BCN_TBTT_ITVL_CLIENT0_8821C(x) \
  4376. (((x) & BIT_MASK_RX_BCN_TBTT_ITVL_CLIENT0_8821C) \
  4377. << BIT_SHIFT_RX_BCN_TBTT_ITVL_CLIENT0_8821C)
  4378. #define BITS_RX_BCN_TBTT_ITVL_CLIENT0_8821C \
  4379. (BIT_MASK_RX_BCN_TBTT_ITVL_CLIENT0_8821C \
  4380. << BIT_SHIFT_RX_BCN_TBTT_ITVL_CLIENT0_8821C)
  4381. #define BIT_CLEAR_RX_BCN_TBTT_ITVL_CLIENT0_8821C(x) \
  4382. ((x) & (~BITS_RX_BCN_TBTT_ITVL_CLIENT0_8821C))
  4383. #define BIT_GET_RX_BCN_TBTT_ITVL_CLIENT0_8821C(x) \
  4384. (((x) >> BIT_SHIFT_RX_BCN_TBTT_ITVL_CLIENT0_8821C) & \
  4385. BIT_MASK_RX_BCN_TBTT_ITVL_CLIENT0_8821C)
  4386. #define BIT_SET_RX_BCN_TBTT_ITVL_CLIENT0_8821C(x, v) \
  4387. (BIT_CLEAR_RX_BCN_TBTT_ITVL_CLIENT0_8821C(x) | \
  4388. BIT_RX_BCN_TBTT_ITVL_CLIENT0_8821C(v))
  4389. #define BIT_SHIFT_RX_BCN_TBTT_ITVL_PORT0_8821C 0
  4390. #define BIT_MASK_RX_BCN_TBTT_ITVL_PORT0_8821C 0xff
  4391. #define BIT_RX_BCN_TBTT_ITVL_PORT0_8821C(x) \
  4392. (((x) & BIT_MASK_RX_BCN_TBTT_ITVL_PORT0_8821C) \
  4393. << BIT_SHIFT_RX_BCN_TBTT_ITVL_PORT0_8821C)
  4394. #define BITS_RX_BCN_TBTT_ITVL_PORT0_8821C \
  4395. (BIT_MASK_RX_BCN_TBTT_ITVL_PORT0_8821C \
  4396. << BIT_SHIFT_RX_BCN_TBTT_ITVL_PORT0_8821C)
  4397. #define BIT_CLEAR_RX_BCN_TBTT_ITVL_PORT0_8821C(x) \
  4398. ((x) & (~BITS_RX_BCN_TBTT_ITVL_PORT0_8821C))
  4399. #define BIT_GET_RX_BCN_TBTT_ITVL_PORT0_8821C(x) \
  4400. (((x) >> BIT_SHIFT_RX_BCN_TBTT_ITVL_PORT0_8821C) & \
  4401. BIT_MASK_RX_BCN_TBTT_ITVL_PORT0_8821C)
  4402. #define BIT_SET_RX_BCN_TBTT_ITVL_PORT0_8821C(x, v) \
  4403. (BIT_CLEAR_RX_BCN_TBTT_ITVL_PORT0_8821C(x) | \
  4404. BIT_RX_BCN_TBTT_ITVL_PORT0_8821C(v))
  4405. /* 2 REG_RX_BCN_TBTT_ITVL1_8821C */
  4406. #define BIT_SHIFT_RX_BCN_TBTT_ITVL_CLIENT3_8821C 0
  4407. #define BIT_MASK_RX_BCN_TBTT_ITVL_CLIENT3_8821C 0xff
  4408. #define BIT_RX_BCN_TBTT_ITVL_CLIENT3_8821C(x) \
  4409. (((x) & BIT_MASK_RX_BCN_TBTT_ITVL_CLIENT3_8821C) \
  4410. << BIT_SHIFT_RX_BCN_TBTT_ITVL_CLIENT3_8821C)
  4411. #define BITS_RX_BCN_TBTT_ITVL_CLIENT3_8821C \
  4412. (BIT_MASK_RX_BCN_TBTT_ITVL_CLIENT3_8821C \
  4413. << BIT_SHIFT_RX_BCN_TBTT_ITVL_CLIENT3_8821C)
  4414. #define BIT_CLEAR_RX_BCN_TBTT_ITVL_CLIENT3_8821C(x) \
  4415. ((x) & (~BITS_RX_BCN_TBTT_ITVL_CLIENT3_8821C))
  4416. #define BIT_GET_RX_BCN_TBTT_ITVL_CLIENT3_8821C(x) \
  4417. (((x) >> BIT_SHIFT_RX_BCN_TBTT_ITVL_CLIENT3_8821C) & \
  4418. BIT_MASK_RX_BCN_TBTT_ITVL_CLIENT3_8821C)
  4419. #define BIT_SET_RX_BCN_TBTT_ITVL_CLIENT3_8821C(x, v) \
  4420. (BIT_CLEAR_RX_BCN_TBTT_ITVL_CLIENT3_8821C(x) | \
  4421. BIT_RX_BCN_TBTT_ITVL_CLIENT3_8821C(v))
  4422. /* 2 REG_NOT_VALID_8821C */
  4423. /* 2 REG_NOT_VALID_8821C */
  4424. /* 2 REG_IO_WRAP_ERR_FLAG_8821C */
  4425. #define BIT_IO_WRAP_ERR_8821C BIT(0)
  4426. /* 2 REG_NOT_VALID_8821C */
  4427. /* 2 REG_NOT_VALID_8821C */
  4428. /* 2 REG_NOT_VALID_8821C */
  4429. /* 2 REG_SPEED_SENSOR_8821C */
  4430. #define BIT_DSS_1_RST_N_8821C BIT(31)
  4431. #define BIT_DSS_1_SPEED_EN_8821C BIT(30)
  4432. #define BIT_DSS_1_WIRE_SEL_8821C BIT(29)
  4433. #define BIT_DSS_ENCLK_8821C BIT(28)
  4434. #define BIT_SHIFT_DSS_1_RO_SEL_8821C 24
  4435. #define BIT_MASK_DSS_1_RO_SEL_8821C 0x7
  4436. #define BIT_DSS_1_RO_SEL_8821C(x) \
  4437. (((x) & BIT_MASK_DSS_1_RO_SEL_8821C) << BIT_SHIFT_DSS_1_RO_SEL_8821C)
  4438. #define BITS_DSS_1_RO_SEL_8821C \
  4439. (BIT_MASK_DSS_1_RO_SEL_8821C << BIT_SHIFT_DSS_1_RO_SEL_8821C)
  4440. #define BIT_CLEAR_DSS_1_RO_SEL_8821C(x) ((x) & (~BITS_DSS_1_RO_SEL_8821C))
  4441. #define BIT_GET_DSS_1_RO_SEL_8821C(x) \
  4442. (((x) >> BIT_SHIFT_DSS_1_RO_SEL_8821C) & BIT_MASK_DSS_1_RO_SEL_8821C)
  4443. #define BIT_SET_DSS_1_RO_SEL_8821C(x, v) \
  4444. (BIT_CLEAR_DSS_1_RO_SEL_8821C(x) | BIT_DSS_1_RO_SEL_8821C(v))
  4445. #define BIT_SHIFT_DSS_1_DATA_IN_8821C 0
  4446. #define BIT_MASK_DSS_1_DATA_IN_8821C 0xfffff
  4447. #define BIT_DSS_1_DATA_IN_8821C(x) \
  4448. (((x) & BIT_MASK_DSS_1_DATA_IN_8821C) << BIT_SHIFT_DSS_1_DATA_IN_8821C)
  4449. #define BITS_DSS_1_DATA_IN_8821C \
  4450. (BIT_MASK_DSS_1_DATA_IN_8821C << BIT_SHIFT_DSS_1_DATA_IN_8821C)
  4451. #define BIT_CLEAR_DSS_1_DATA_IN_8821C(x) ((x) & (~BITS_DSS_1_DATA_IN_8821C))
  4452. #define BIT_GET_DSS_1_DATA_IN_8821C(x) \
  4453. (((x) >> BIT_SHIFT_DSS_1_DATA_IN_8821C) & BIT_MASK_DSS_1_DATA_IN_8821C)
  4454. #define BIT_SET_DSS_1_DATA_IN_8821C(x, v) \
  4455. (BIT_CLEAR_DSS_1_DATA_IN_8821C(x) | BIT_DSS_1_DATA_IN_8821C(v))
  4456. /* 2 REG_SPEED_SENSOR1_8821C */
  4457. #define BIT_DSS_1_READY_8821C BIT(31)
  4458. #define BIT_DSS_1_WSORT_GO_8821C BIT(30)
  4459. #define BIT_SHIFT_DSS_1_COUNT_OUT_8821C 0
  4460. #define BIT_MASK_DSS_1_COUNT_OUT_8821C 0xfffff
  4461. #define BIT_DSS_1_COUNT_OUT_8821C(x) \
  4462. (((x) & BIT_MASK_DSS_1_COUNT_OUT_8821C) \
  4463. << BIT_SHIFT_DSS_1_COUNT_OUT_8821C)
  4464. #define BITS_DSS_1_COUNT_OUT_8821C \
  4465. (BIT_MASK_DSS_1_COUNT_OUT_8821C << BIT_SHIFT_DSS_1_COUNT_OUT_8821C)
  4466. #define BIT_CLEAR_DSS_1_COUNT_OUT_8821C(x) ((x) & (~BITS_DSS_1_COUNT_OUT_8821C))
  4467. #define BIT_GET_DSS_1_COUNT_OUT_8821C(x) \
  4468. (((x) >> BIT_SHIFT_DSS_1_COUNT_OUT_8821C) & \
  4469. BIT_MASK_DSS_1_COUNT_OUT_8821C)
  4470. #define BIT_SET_DSS_1_COUNT_OUT_8821C(x, v) \
  4471. (BIT_CLEAR_DSS_1_COUNT_OUT_8821C(x) | BIT_DSS_1_COUNT_OUT_8821C(v))
  4472. /* 2 REG_SPEED_SENSOR2_8821C */
  4473. #define BIT_DSS_2_RST_N_8821C BIT(31)
  4474. #define BIT_DSS_2_SPEED_EN_8821C BIT(30)
  4475. #define BIT_DSS_2_WIRE_SEL_8821C BIT(29)
  4476. #define BIT_DSS_ENCLK_8821C BIT(28)
  4477. #define BIT_SHIFT_DSS_2_RO_SEL_8821C 24
  4478. #define BIT_MASK_DSS_2_RO_SEL_8821C 0x7
  4479. #define BIT_DSS_2_RO_SEL_8821C(x) \
  4480. (((x) & BIT_MASK_DSS_2_RO_SEL_8821C) << BIT_SHIFT_DSS_2_RO_SEL_8821C)
  4481. #define BITS_DSS_2_RO_SEL_8821C \
  4482. (BIT_MASK_DSS_2_RO_SEL_8821C << BIT_SHIFT_DSS_2_RO_SEL_8821C)
  4483. #define BIT_CLEAR_DSS_2_RO_SEL_8821C(x) ((x) & (~BITS_DSS_2_RO_SEL_8821C))
  4484. #define BIT_GET_DSS_2_RO_SEL_8821C(x) \
  4485. (((x) >> BIT_SHIFT_DSS_2_RO_SEL_8821C) & BIT_MASK_DSS_2_RO_SEL_8821C)
  4486. #define BIT_SET_DSS_2_RO_SEL_8821C(x, v) \
  4487. (BIT_CLEAR_DSS_2_RO_SEL_8821C(x) | BIT_DSS_2_RO_SEL_8821C(v))
  4488. #define BIT_SHIFT_DSS_2_DATA_IN_8821C 0
  4489. #define BIT_MASK_DSS_2_DATA_IN_8821C 0xfffff
  4490. #define BIT_DSS_2_DATA_IN_8821C(x) \
  4491. (((x) & BIT_MASK_DSS_2_DATA_IN_8821C) << BIT_SHIFT_DSS_2_DATA_IN_8821C)
  4492. #define BITS_DSS_2_DATA_IN_8821C \
  4493. (BIT_MASK_DSS_2_DATA_IN_8821C << BIT_SHIFT_DSS_2_DATA_IN_8821C)
  4494. #define BIT_CLEAR_DSS_2_DATA_IN_8821C(x) ((x) & (~BITS_DSS_2_DATA_IN_8821C))
  4495. #define BIT_GET_DSS_2_DATA_IN_8821C(x) \
  4496. (((x) >> BIT_SHIFT_DSS_2_DATA_IN_8821C) & BIT_MASK_DSS_2_DATA_IN_8821C)
  4497. #define BIT_SET_DSS_2_DATA_IN_8821C(x, v) \
  4498. (BIT_CLEAR_DSS_2_DATA_IN_8821C(x) | BIT_DSS_2_DATA_IN_8821C(v))
  4499. /* 2 REG_SPEED_SENSOR3_8821C */
  4500. #define BIT_DSS_2_READY_8821C BIT(31)
  4501. #define BIT_DSS_2_WSORT_GO_8821C BIT(30)
  4502. #define BIT_SHIFT_DSS_2_COUNT_OUT_8821C 0
  4503. #define BIT_MASK_DSS_2_COUNT_OUT_8821C 0xfffff
  4504. #define BIT_DSS_2_COUNT_OUT_8821C(x) \
  4505. (((x) & BIT_MASK_DSS_2_COUNT_OUT_8821C) \
  4506. << BIT_SHIFT_DSS_2_COUNT_OUT_8821C)
  4507. #define BITS_DSS_2_COUNT_OUT_8821C \
  4508. (BIT_MASK_DSS_2_COUNT_OUT_8821C << BIT_SHIFT_DSS_2_COUNT_OUT_8821C)
  4509. #define BIT_CLEAR_DSS_2_COUNT_OUT_8821C(x) ((x) & (~BITS_DSS_2_COUNT_OUT_8821C))
  4510. #define BIT_GET_DSS_2_COUNT_OUT_8821C(x) \
  4511. (((x) >> BIT_SHIFT_DSS_2_COUNT_OUT_8821C) & \
  4512. BIT_MASK_DSS_2_COUNT_OUT_8821C)
  4513. #define BIT_SET_DSS_2_COUNT_OUT_8821C(x, v) \
  4514. (BIT_CLEAR_DSS_2_COUNT_OUT_8821C(x) | BIT_DSS_2_COUNT_OUT_8821C(v))
  4515. /* 2 REG_SPEED_SENSOR4_8821C */
  4516. #define BIT_DSS_3_RST_N_8821C BIT(31)
  4517. #define BIT_DSS_3_SPEED_EN_8821C BIT(30)
  4518. #define BIT_DSS_3_WIRE_SEL_8821C BIT(29)
  4519. #define BIT_DSS_ENCLK_8821C BIT(28)
  4520. #define BIT_SHIFT_DSS_3_RO_SEL_8821C 24
  4521. #define BIT_MASK_DSS_3_RO_SEL_8821C 0x7
  4522. #define BIT_DSS_3_RO_SEL_8821C(x) \
  4523. (((x) & BIT_MASK_DSS_3_RO_SEL_8821C) << BIT_SHIFT_DSS_3_RO_SEL_8821C)
  4524. #define BITS_DSS_3_RO_SEL_8821C \
  4525. (BIT_MASK_DSS_3_RO_SEL_8821C << BIT_SHIFT_DSS_3_RO_SEL_8821C)
  4526. #define BIT_CLEAR_DSS_3_RO_SEL_8821C(x) ((x) & (~BITS_DSS_3_RO_SEL_8821C))
  4527. #define BIT_GET_DSS_3_RO_SEL_8821C(x) \
  4528. (((x) >> BIT_SHIFT_DSS_3_RO_SEL_8821C) & BIT_MASK_DSS_3_RO_SEL_8821C)
  4529. #define BIT_SET_DSS_3_RO_SEL_8821C(x, v) \
  4530. (BIT_CLEAR_DSS_3_RO_SEL_8821C(x) | BIT_DSS_3_RO_SEL_8821C(v))
  4531. #define BIT_SHIFT_DSS_3_DATA_IN_8821C 0
  4532. #define BIT_MASK_DSS_3_DATA_IN_8821C 0xfffff
  4533. #define BIT_DSS_3_DATA_IN_8821C(x) \
  4534. (((x) & BIT_MASK_DSS_3_DATA_IN_8821C) << BIT_SHIFT_DSS_3_DATA_IN_8821C)
  4535. #define BITS_DSS_3_DATA_IN_8821C \
  4536. (BIT_MASK_DSS_3_DATA_IN_8821C << BIT_SHIFT_DSS_3_DATA_IN_8821C)
  4537. #define BIT_CLEAR_DSS_3_DATA_IN_8821C(x) ((x) & (~BITS_DSS_3_DATA_IN_8821C))
  4538. #define BIT_GET_DSS_3_DATA_IN_8821C(x) \
  4539. (((x) >> BIT_SHIFT_DSS_3_DATA_IN_8821C) & BIT_MASK_DSS_3_DATA_IN_8821C)
  4540. #define BIT_SET_DSS_3_DATA_IN_8821C(x, v) \
  4541. (BIT_CLEAR_DSS_3_DATA_IN_8821C(x) | BIT_DSS_3_DATA_IN_8821C(v))
  4542. /* 2 REG_SPEED_SENSOR5_8821C */
  4543. #define BIT_DSS_3_READY_8821C BIT(31)
  4544. #define BIT_DSS_3_WSORT_GO_8821C BIT(30)
  4545. #define BIT_SHIFT_DSS_3_COUNT_OUT_8821C 0
  4546. #define BIT_MASK_DSS_3_COUNT_OUT_8821C 0xfffff
  4547. #define BIT_DSS_3_COUNT_OUT_8821C(x) \
  4548. (((x) & BIT_MASK_DSS_3_COUNT_OUT_8821C) \
  4549. << BIT_SHIFT_DSS_3_COUNT_OUT_8821C)
  4550. #define BITS_DSS_3_COUNT_OUT_8821C \
  4551. (BIT_MASK_DSS_3_COUNT_OUT_8821C << BIT_SHIFT_DSS_3_COUNT_OUT_8821C)
  4552. #define BIT_CLEAR_DSS_3_COUNT_OUT_8821C(x) ((x) & (~BITS_DSS_3_COUNT_OUT_8821C))
  4553. #define BIT_GET_DSS_3_COUNT_OUT_8821C(x) \
  4554. (((x) >> BIT_SHIFT_DSS_3_COUNT_OUT_8821C) & \
  4555. BIT_MASK_DSS_3_COUNT_OUT_8821C)
  4556. #define BIT_SET_DSS_3_COUNT_OUT_8821C(x, v) \
  4557. (BIT_CLEAR_DSS_3_COUNT_OUT_8821C(x) | BIT_DSS_3_COUNT_OUT_8821C(v))
  4558. /* 2 REG_NOT_VALID_8821C */
  4559. /* 2 REG_NOT_VALID_8821C */
  4560. /* 2 REG_NOT_VALID_8821C */
  4561. /* 2 REG_NOT_VALID_8821C */
  4562. /* 2 REG_NOT_VALID_8821C */
  4563. /* 2 REG_NOT_VALID_8821C */
  4564. /* 2 REG_NOT_VALID_8821C */
  4565. /* 2 REG_NOT_VALID_8821C */
  4566. /* 2 REG_NOT_VALID_8821C */
  4567. /* 2 REG_NOT_VALID_8821C */
  4568. /* 2 REG_NOT_VALID_8821C */
  4569. /* 2 REG_COUNTER_CTRL_8821C */
  4570. #define BIT_SHIFT_COUNTER_BASE_8821C 16
  4571. #define BIT_MASK_COUNTER_BASE_8821C 0x1fff
  4572. #define BIT_COUNTER_BASE_8821C(x) \
  4573. (((x) & BIT_MASK_COUNTER_BASE_8821C) << BIT_SHIFT_COUNTER_BASE_8821C)
  4574. #define BITS_COUNTER_BASE_8821C \
  4575. (BIT_MASK_COUNTER_BASE_8821C << BIT_SHIFT_COUNTER_BASE_8821C)
  4576. #define BIT_CLEAR_COUNTER_BASE_8821C(x) ((x) & (~BITS_COUNTER_BASE_8821C))
  4577. #define BIT_GET_COUNTER_BASE_8821C(x) \
  4578. (((x) >> BIT_SHIFT_COUNTER_BASE_8821C) & BIT_MASK_COUNTER_BASE_8821C)
  4579. #define BIT_SET_COUNTER_BASE_8821C(x, v) \
  4580. (BIT_CLEAR_COUNTER_BASE_8821C(x) | BIT_COUNTER_BASE_8821C(v))
  4581. #define BIT_EN_RTS_REQ_8821C BIT(9)
  4582. #define BIT_EN_EDCA_REQ_8821C BIT(8)
  4583. #define BIT_EN_PTCL_REQ_8821C BIT(7)
  4584. #define BIT_EN_SCH_REQ_8821C BIT(6)
  4585. #define BIT_USB_COUNT_EN_8821C BIT(5)
  4586. #define BIT_PCIE_COUNT_EN_8821C BIT(4)
  4587. #define BIT_RQPN_COUNT_EN_8821C BIT(3)
  4588. #define BIT_RDE_COUNT_EN_8821C BIT(2)
  4589. #define BIT_TDE_COUNT_EN_8821C BIT(1)
  4590. #define BIT_DISABLE_COUNTER_8821C BIT(0)
  4591. /* 2 REG_COUNTER_THRESHOLD_8821C */
  4592. #define BIT_SEL_ALL_MACID_8821C BIT(31)
  4593. #define BIT_SHIFT_COUNTER_MACID_8821C 24
  4594. #define BIT_MASK_COUNTER_MACID_8821C 0x7f
  4595. #define BIT_COUNTER_MACID_8821C(x) \
  4596. (((x) & BIT_MASK_COUNTER_MACID_8821C) << BIT_SHIFT_COUNTER_MACID_8821C)
  4597. #define BITS_COUNTER_MACID_8821C \
  4598. (BIT_MASK_COUNTER_MACID_8821C << BIT_SHIFT_COUNTER_MACID_8821C)
  4599. #define BIT_CLEAR_COUNTER_MACID_8821C(x) ((x) & (~BITS_COUNTER_MACID_8821C))
  4600. #define BIT_GET_COUNTER_MACID_8821C(x) \
  4601. (((x) >> BIT_SHIFT_COUNTER_MACID_8821C) & BIT_MASK_COUNTER_MACID_8821C)
  4602. #define BIT_SET_COUNTER_MACID_8821C(x, v) \
  4603. (BIT_CLEAR_COUNTER_MACID_8821C(x) | BIT_COUNTER_MACID_8821C(v))
  4604. #define BIT_SHIFT_AGG_VALUE2_8821C 16
  4605. #define BIT_MASK_AGG_VALUE2_8821C 0x7f
  4606. #define BIT_AGG_VALUE2_8821C(x) \
  4607. (((x) & BIT_MASK_AGG_VALUE2_8821C) << BIT_SHIFT_AGG_VALUE2_8821C)
  4608. #define BITS_AGG_VALUE2_8821C \
  4609. (BIT_MASK_AGG_VALUE2_8821C << BIT_SHIFT_AGG_VALUE2_8821C)
  4610. #define BIT_CLEAR_AGG_VALUE2_8821C(x) ((x) & (~BITS_AGG_VALUE2_8821C))
  4611. #define BIT_GET_AGG_VALUE2_8821C(x) \
  4612. (((x) >> BIT_SHIFT_AGG_VALUE2_8821C) & BIT_MASK_AGG_VALUE2_8821C)
  4613. #define BIT_SET_AGG_VALUE2_8821C(x, v) \
  4614. (BIT_CLEAR_AGG_VALUE2_8821C(x) | BIT_AGG_VALUE2_8821C(v))
  4615. #define BIT_SHIFT_AGG_VALUE1_8821C 8
  4616. #define BIT_MASK_AGG_VALUE1_8821C 0x7f
  4617. #define BIT_AGG_VALUE1_8821C(x) \
  4618. (((x) & BIT_MASK_AGG_VALUE1_8821C) << BIT_SHIFT_AGG_VALUE1_8821C)
  4619. #define BITS_AGG_VALUE1_8821C \
  4620. (BIT_MASK_AGG_VALUE1_8821C << BIT_SHIFT_AGG_VALUE1_8821C)
  4621. #define BIT_CLEAR_AGG_VALUE1_8821C(x) ((x) & (~BITS_AGG_VALUE1_8821C))
  4622. #define BIT_GET_AGG_VALUE1_8821C(x) \
  4623. (((x) >> BIT_SHIFT_AGG_VALUE1_8821C) & BIT_MASK_AGG_VALUE1_8821C)
  4624. #define BIT_SET_AGG_VALUE1_8821C(x, v) \
  4625. (BIT_CLEAR_AGG_VALUE1_8821C(x) | BIT_AGG_VALUE1_8821C(v))
  4626. #define BIT_SHIFT_AGG_VALUE0_8821C 0
  4627. #define BIT_MASK_AGG_VALUE0_8821C 0x7f
  4628. #define BIT_AGG_VALUE0_8821C(x) \
  4629. (((x) & BIT_MASK_AGG_VALUE0_8821C) << BIT_SHIFT_AGG_VALUE0_8821C)
  4630. #define BITS_AGG_VALUE0_8821C \
  4631. (BIT_MASK_AGG_VALUE0_8821C << BIT_SHIFT_AGG_VALUE0_8821C)
  4632. #define BIT_CLEAR_AGG_VALUE0_8821C(x) ((x) & (~BITS_AGG_VALUE0_8821C))
  4633. #define BIT_GET_AGG_VALUE0_8821C(x) \
  4634. (((x) >> BIT_SHIFT_AGG_VALUE0_8821C) & BIT_MASK_AGG_VALUE0_8821C)
  4635. #define BIT_SET_AGG_VALUE0_8821C(x, v) \
  4636. (BIT_CLEAR_AGG_VALUE0_8821C(x) | BIT_AGG_VALUE0_8821C(v))
  4637. /* 2 REG_COUNTER_SET_8821C */
  4638. #define BIT_SHIFT_REQUEST_RESET_8821C 16
  4639. #define BIT_MASK_REQUEST_RESET_8821C 0xffff
  4640. #define BIT_REQUEST_RESET_8821C(x) \
  4641. (((x) & BIT_MASK_REQUEST_RESET_8821C) << BIT_SHIFT_REQUEST_RESET_8821C)
  4642. #define BITS_REQUEST_RESET_8821C \
  4643. (BIT_MASK_REQUEST_RESET_8821C << BIT_SHIFT_REQUEST_RESET_8821C)
  4644. #define BIT_CLEAR_REQUEST_RESET_8821C(x) ((x) & (~BITS_REQUEST_RESET_8821C))
  4645. #define BIT_GET_REQUEST_RESET_8821C(x) \
  4646. (((x) >> BIT_SHIFT_REQUEST_RESET_8821C) & BIT_MASK_REQUEST_RESET_8821C)
  4647. #define BIT_SET_REQUEST_RESET_8821C(x, v) \
  4648. (BIT_CLEAR_REQUEST_RESET_8821C(x) | BIT_REQUEST_RESET_8821C(v))
  4649. #define BIT_SHIFT_REQUEST_START_8821C 0
  4650. #define BIT_MASK_REQUEST_START_8821C 0xffff
  4651. #define BIT_REQUEST_START_8821C(x) \
  4652. (((x) & BIT_MASK_REQUEST_START_8821C) << BIT_SHIFT_REQUEST_START_8821C)
  4653. #define BITS_REQUEST_START_8821C \
  4654. (BIT_MASK_REQUEST_START_8821C << BIT_SHIFT_REQUEST_START_8821C)
  4655. #define BIT_CLEAR_REQUEST_START_8821C(x) ((x) & (~BITS_REQUEST_START_8821C))
  4656. #define BIT_GET_REQUEST_START_8821C(x) \
  4657. (((x) >> BIT_SHIFT_REQUEST_START_8821C) & BIT_MASK_REQUEST_START_8821C)
  4658. #define BIT_SET_REQUEST_START_8821C(x, v) \
  4659. (BIT_CLEAR_REQUEST_START_8821C(x) | BIT_REQUEST_START_8821C(v))
  4660. /* 2 REG_COUNTER_OVERFLOW_8821C */
  4661. #define BIT_SHIFT_CNT_OVF_REG_8821C 0
  4662. #define BIT_MASK_CNT_OVF_REG_8821C 0xffff
  4663. #define BIT_CNT_OVF_REG_8821C(x) \
  4664. (((x) & BIT_MASK_CNT_OVF_REG_8821C) << BIT_SHIFT_CNT_OVF_REG_8821C)
  4665. #define BITS_CNT_OVF_REG_8821C \
  4666. (BIT_MASK_CNT_OVF_REG_8821C << BIT_SHIFT_CNT_OVF_REG_8821C)
  4667. #define BIT_CLEAR_CNT_OVF_REG_8821C(x) ((x) & (~BITS_CNT_OVF_REG_8821C))
  4668. #define BIT_GET_CNT_OVF_REG_8821C(x) \
  4669. (((x) >> BIT_SHIFT_CNT_OVF_REG_8821C) & BIT_MASK_CNT_OVF_REG_8821C)
  4670. #define BIT_SET_CNT_OVF_REG_8821C(x, v) \
  4671. (BIT_CLEAR_CNT_OVF_REG_8821C(x) | BIT_CNT_OVF_REG_8821C(v))
  4672. /* 2 REG_TXDMA_LEN_THRESHOLD_8821C */
  4673. #define BIT_SHIFT_TDE_LEN_TH1_8821C 16
  4674. #define BIT_MASK_TDE_LEN_TH1_8821C 0xffff
  4675. #define BIT_TDE_LEN_TH1_8821C(x) \
  4676. (((x) & BIT_MASK_TDE_LEN_TH1_8821C) << BIT_SHIFT_TDE_LEN_TH1_8821C)
  4677. #define BITS_TDE_LEN_TH1_8821C \
  4678. (BIT_MASK_TDE_LEN_TH1_8821C << BIT_SHIFT_TDE_LEN_TH1_8821C)
  4679. #define BIT_CLEAR_TDE_LEN_TH1_8821C(x) ((x) & (~BITS_TDE_LEN_TH1_8821C))
  4680. #define BIT_GET_TDE_LEN_TH1_8821C(x) \
  4681. (((x) >> BIT_SHIFT_TDE_LEN_TH1_8821C) & BIT_MASK_TDE_LEN_TH1_8821C)
  4682. #define BIT_SET_TDE_LEN_TH1_8821C(x, v) \
  4683. (BIT_CLEAR_TDE_LEN_TH1_8821C(x) | BIT_TDE_LEN_TH1_8821C(v))
  4684. #define BIT_SHIFT_TDE_LEN_TH0_8821C 0
  4685. #define BIT_MASK_TDE_LEN_TH0_8821C 0xffff
  4686. #define BIT_TDE_LEN_TH0_8821C(x) \
  4687. (((x) & BIT_MASK_TDE_LEN_TH0_8821C) << BIT_SHIFT_TDE_LEN_TH0_8821C)
  4688. #define BITS_TDE_LEN_TH0_8821C \
  4689. (BIT_MASK_TDE_LEN_TH0_8821C << BIT_SHIFT_TDE_LEN_TH0_8821C)
  4690. #define BIT_CLEAR_TDE_LEN_TH0_8821C(x) ((x) & (~BITS_TDE_LEN_TH0_8821C))
  4691. #define BIT_GET_TDE_LEN_TH0_8821C(x) \
  4692. (((x) >> BIT_SHIFT_TDE_LEN_TH0_8821C) & BIT_MASK_TDE_LEN_TH0_8821C)
  4693. #define BIT_SET_TDE_LEN_TH0_8821C(x, v) \
  4694. (BIT_CLEAR_TDE_LEN_TH0_8821C(x) | BIT_TDE_LEN_TH0_8821C(v))
  4695. /* 2 REG_RXDMA_LEN_THRESHOLD_8821C */
  4696. #define BIT_SHIFT_RDE_LEN_TH1_8821C 16
  4697. #define BIT_MASK_RDE_LEN_TH1_8821C 0xffff
  4698. #define BIT_RDE_LEN_TH1_8821C(x) \
  4699. (((x) & BIT_MASK_RDE_LEN_TH1_8821C) << BIT_SHIFT_RDE_LEN_TH1_8821C)
  4700. #define BITS_RDE_LEN_TH1_8821C \
  4701. (BIT_MASK_RDE_LEN_TH1_8821C << BIT_SHIFT_RDE_LEN_TH1_8821C)
  4702. #define BIT_CLEAR_RDE_LEN_TH1_8821C(x) ((x) & (~BITS_RDE_LEN_TH1_8821C))
  4703. #define BIT_GET_RDE_LEN_TH1_8821C(x) \
  4704. (((x) >> BIT_SHIFT_RDE_LEN_TH1_8821C) & BIT_MASK_RDE_LEN_TH1_8821C)
  4705. #define BIT_SET_RDE_LEN_TH1_8821C(x, v) \
  4706. (BIT_CLEAR_RDE_LEN_TH1_8821C(x) | BIT_RDE_LEN_TH1_8821C(v))
  4707. #define BIT_SHIFT_RDE_LEN_TH0_8821C 0
  4708. #define BIT_MASK_RDE_LEN_TH0_8821C 0xffff
  4709. #define BIT_RDE_LEN_TH0_8821C(x) \
  4710. (((x) & BIT_MASK_RDE_LEN_TH0_8821C) << BIT_SHIFT_RDE_LEN_TH0_8821C)
  4711. #define BITS_RDE_LEN_TH0_8821C \
  4712. (BIT_MASK_RDE_LEN_TH0_8821C << BIT_SHIFT_RDE_LEN_TH0_8821C)
  4713. #define BIT_CLEAR_RDE_LEN_TH0_8821C(x) ((x) & (~BITS_RDE_LEN_TH0_8821C))
  4714. #define BIT_GET_RDE_LEN_TH0_8821C(x) \
  4715. (((x) >> BIT_SHIFT_RDE_LEN_TH0_8821C) & BIT_MASK_RDE_LEN_TH0_8821C)
  4716. #define BIT_SET_RDE_LEN_TH0_8821C(x, v) \
  4717. (BIT_CLEAR_RDE_LEN_TH0_8821C(x) | BIT_RDE_LEN_TH0_8821C(v))
  4718. /* 2 REG_PCIE_EXEC_TIME_THRESHOLD_8821C */
  4719. #define BIT_SHIFT_COUNT_INT_SEL_8821C 16
  4720. #define BIT_MASK_COUNT_INT_SEL_8821C 0x3
  4721. #define BIT_COUNT_INT_SEL_8821C(x) \
  4722. (((x) & BIT_MASK_COUNT_INT_SEL_8821C) << BIT_SHIFT_COUNT_INT_SEL_8821C)
  4723. #define BITS_COUNT_INT_SEL_8821C \
  4724. (BIT_MASK_COUNT_INT_SEL_8821C << BIT_SHIFT_COUNT_INT_SEL_8821C)
  4725. #define BIT_CLEAR_COUNT_INT_SEL_8821C(x) ((x) & (~BITS_COUNT_INT_SEL_8821C))
  4726. #define BIT_GET_COUNT_INT_SEL_8821C(x) \
  4727. (((x) >> BIT_SHIFT_COUNT_INT_SEL_8821C) & BIT_MASK_COUNT_INT_SEL_8821C)
  4728. #define BIT_SET_COUNT_INT_SEL_8821C(x, v) \
  4729. (BIT_CLEAR_COUNT_INT_SEL_8821C(x) | BIT_COUNT_INT_SEL_8821C(v))
  4730. #define BIT_SHIFT_EXEC_TIME_TH_8821C 0
  4731. #define BIT_MASK_EXEC_TIME_TH_8821C 0xffff
  4732. #define BIT_EXEC_TIME_TH_8821C(x) \
  4733. (((x) & BIT_MASK_EXEC_TIME_TH_8821C) << BIT_SHIFT_EXEC_TIME_TH_8821C)
  4734. #define BITS_EXEC_TIME_TH_8821C \
  4735. (BIT_MASK_EXEC_TIME_TH_8821C << BIT_SHIFT_EXEC_TIME_TH_8821C)
  4736. #define BIT_CLEAR_EXEC_TIME_TH_8821C(x) ((x) & (~BITS_EXEC_TIME_TH_8821C))
  4737. #define BIT_GET_EXEC_TIME_TH_8821C(x) \
  4738. (((x) >> BIT_SHIFT_EXEC_TIME_TH_8821C) & BIT_MASK_EXEC_TIME_TH_8821C)
  4739. #define BIT_SET_EXEC_TIME_TH_8821C(x, v) \
  4740. (BIT_CLEAR_EXEC_TIME_TH_8821C(x) | BIT_EXEC_TIME_TH_8821C(v))
  4741. /* 2 REG_FT2IMR_8821C */
  4742. #define BIT_FS_CLI3_RX_UAPSDMD1_EN_8821C BIT(31)
  4743. #define BIT_FS_CLI3_RX_UAPSDMD0_EN_8821C BIT(30)
  4744. #define BIT_FS_CLI3_TRIGGER_PKT_EN_8821C BIT(29)
  4745. #define BIT_FS_CLI3_EOSP_INT_EN_8821C BIT(28)
  4746. #define BIT_FS_CLI2_RX_UAPSDMD1_EN_8821C BIT(27)
  4747. #define BIT_FS_CLI2_RX_UAPSDMD0_EN_8821C BIT(26)
  4748. #define BIT_FS_CLI2_TRIGGER_PKT_EN_8821C BIT(25)
  4749. #define BIT_FS_CLI2_EOSP_INT_EN_8821C BIT(24)
  4750. #define BIT_FS_CLI1_RX_UAPSDMD1_EN_8821C BIT(23)
  4751. #define BIT_FS_CLI1_RX_UAPSDMD0_EN_8821C BIT(22)
  4752. #define BIT_FS_CLI1_TRIGGER_PKT_EN_8821C BIT(21)
  4753. #define BIT_FS_CLI1_EOSP_INT_EN_8821C BIT(20)
  4754. #define BIT_FS_CLI0_RX_UAPSDMD1_EN_8821C BIT(19)
  4755. #define BIT_FS_CLI0_RX_UAPSDMD0_EN_8821C BIT(18)
  4756. #define BIT_FS_CLI0_TRIGGER_PKT_EN_8821C BIT(17)
  4757. #define BIT_FS_CLI0_EOSP_INT_EN_8821C BIT(16)
  4758. #define BIT_FS_TSF_BIT32_TOGGLE_P2P2_EN_8821C BIT(9)
  4759. #define BIT_FS_TSF_BIT32_TOGGLE_P2P1_EN_8821C BIT(8)
  4760. #define BIT_FS_CLI3_TX_NULL1_INT_EN_8821C BIT(7)
  4761. #define BIT_FS_CLI3_TX_NULL0_INT_EN_8821C BIT(6)
  4762. #define BIT_FS_CLI2_TX_NULL1_INT_EN_8821C BIT(5)
  4763. #define BIT_FS_CLI2_TX_NULL0_INT_EN_8821C BIT(4)
  4764. #define BIT_FS_CLI1_TX_NULL1_INT_EN_8821C BIT(3)
  4765. #define BIT_FS_CLI1_TX_NULL0_INT_EN_8821C BIT(2)
  4766. #define BIT_FS_CLI0_TX_NULL1_INT_EN_8821C BIT(1)
  4767. #define BIT_FS_CLI0_TX_NULL0_INT_EN_8821C BIT(0)
  4768. /* 2 REG_FT2ISR_8821C */
  4769. #define BIT_FS_CLI3_RX_UAPSDMD1_INT_8821C BIT(31)
  4770. #define BIT_FS_CLI3_RX_UAPSDMD0_INT_8821C BIT(30)
  4771. #define BIT_FS_CLI3_TRIGGER_PKT_INT_8821C BIT(29)
  4772. #define BIT_FS_CLI3_EOSP_INT_8821C BIT(28)
  4773. #define BIT_FS_CLI2_RX_UAPSDMD1_INT_8821C BIT(27)
  4774. #define BIT_FS_CLI2_RX_UAPSDMD0_INT_8821C BIT(26)
  4775. #define BIT_FS_CLI2_TRIGGER_PKT_INT_8821C BIT(25)
  4776. #define BIT_FS_CLI2_EOSP_INT_8821C BIT(24)
  4777. #define BIT_FS_CLI1_RX_UAPSDMD1_INT_8821C BIT(23)
  4778. #define BIT_FS_CLI1_RX_UAPSDMD0_INT_8821C BIT(22)
  4779. #define BIT_FS_CLI1_TRIGGER_PKT_INT_8821C BIT(21)
  4780. #define BIT_FS_CLI1_EOSP_INT_8821C BIT(20)
  4781. #define BIT_FS_CLI0_RX_UAPSDMD1_INT_8821C BIT(19)
  4782. #define BIT_FS_CLI0_RX_UAPSDMD0_INT_8821C BIT(18)
  4783. #define BIT_FS_CLI0_TRIGGER_PKT_INT_8821C BIT(17)
  4784. #define BIT_FS_CLI0_EOSP_INT_8821C BIT(16)
  4785. #define BIT_FS_TSF_BIT32_TOGGLE_P2P2_INT_8821C BIT(9)
  4786. #define BIT_FS_TSF_BIT32_TOGGLE_P2P1_INT_8821C BIT(8)
  4787. #define BIT_FS_CLI3_TX_NULL1_INT_8821C BIT(7)
  4788. #define BIT_FS_CLI3_TX_NULL0_INT_8821C BIT(6)
  4789. #define BIT_FS_CLI2_TX_NULL1_INT_8821C BIT(5)
  4790. #define BIT_FS_CLI2_TX_NULL0_INT_8821C BIT(4)
  4791. #define BIT_FS_CLI1_TX_NULL1_INT_8821C BIT(3)
  4792. #define BIT_FS_CLI1_TX_NULL0_INT_8821C BIT(2)
  4793. #define BIT_FS_CLI0_TX_NULL1_INT_8821C BIT(1)
  4794. #define BIT_FS_CLI0_TX_NULL0_INT_8821C BIT(0)
  4795. /* 2 REG_NOT_VALID_8821C */
  4796. /* 2 REG_NOT_VALID_8821C */
  4797. /* 2 REG_MSG2_8821C */
  4798. #define BIT_SHIFT_FW_MSG2_8821C 0
  4799. #define BIT_MASK_FW_MSG2_8821C 0xffffffffL
  4800. #define BIT_FW_MSG2_8821C(x) \
  4801. (((x) & BIT_MASK_FW_MSG2_8821C) << BIT_SHIFT_FW_MSG2_8821C)
  4802. #define BITS_FW_MSG2_8821C (BIT_MASK_FW_MSG2_8821C << BIT_SHIFT_FW_MSG2_8821C)
  4803. #define BIT_CLEAR_FW_MSG2_8821C(x) ((x) & (~BITS_FW_MSG2_8821C))
  4804. #define BIT_GET_FW_MSG2_8821C(x) \
  4805. (((x) >> BIT_SHIFT_FW_MSG2_8821C) & BIT_MASK_FW_MSG2_8821C)
  4806. #define BIT_SET_FW_MSG2_8821C(x, v) \
  4807. (BIT_CLEAR_FW_MSG2_8821C(x) | BIT_FW_MSG2_8821C(v))
  4808. /* 2 REG_MSG3_8821C */
  4809. #define BIT_SHIFT_FW_MSG3_8821C 0
  4810. #define BIT_MASK_FW_MSG3_8821C 0xffffffffL
  4811. #define BIT_FW_MSG3_8821C(x) \
  4812. (((x) & BIT_MASK_FW_MSG3_8821C) << BIT_SHIFT_FW_MSG3_8821C)
  4813. #define BITS_FW_MSG3_8821C (BIT_MASK_FW_MSG3_8821C << BIT_SHIFT_FW_MSG3_8821C)
  4814. #define BIT_CLEAR_FW_MSG3_8821C(x) ((x) & (~BITS_FW_MSG3_8821C))
  4815. #define BIT_GET_FW_MSG3_8821C(x) \
  4816. (((x) >> BIT_SHIFT_FW_MSG3_8821C) & BIT_MASK_FW_MSG3_8821C)
  4817. #define BIT_SET_FW_MSG3_8821C(x, v) \
  4818. (BIT_CLEAR_FW_MSG3_8821C(x) | BIT_FW_MSG3_8821C(v))
  4819. /* 2 REG_MSG4_8821C */
  4820. #define BIT_SHIFT_FW_MSG4_8821C 0
  4821. #define BIT_MASK_FW_MSG4_8821C 0xffffffffL
  4822. #define BIT_FW_MSG4_8821C(x) \
  4823. (((x) & BIT_MASK_FW_MSG4_8821C) << BIT_SHIFT_FW_MSG4_8821C)
  4824. #define BITS_FW_MSG4_8821C (BIT_MASK_FW_MSG4_8821C << BIT_SHIFT_FW_MSG4_8821C)
  4825. #define BIT_CLEAR_FW_MSG4_8821C(x) ((x) & (~BITS_FW_MSG4_8821C))
  4826. #define BIT_GET_FW_MSG4_8821C(x) \
  4827. (((x) >> BIT_SHIFT_FW_MSG4_8821C) & BIT_MASK_FW_MSG4_8821C)
  4828. #define BIT_SET_FW_MSG4_8821C(x, v) \
  4829. (BIT_CLEAR_FW_MSG4_8821C(x) | BIT_FW_MSG4_8821C(v))
  4830. /* 2 REG_MSG5_8821C */
  4831. #define BIT_SHIFT_FW_MSG5_8821C 0
  4832. #define BIT_MASK_FW_MSG5_8821C 0xffffffffL
  4833. #define BIT_FW_MSG5_8821C(x) \
  4834. (((x) & BIT_MASK_FW_MSG5_8821C) << BIT_SHIFT_FW_MSG5_8821C)
  4835. #define BITS_FW_MSG5_8821C (BIT_MASK_FW_MSG5_8821C << BIT_SHIFT_FW_MSG5_8821C)
  4836. #define BIT_CLEAR_FW_MSG5_8821C(x) ((x) & (~BITS_FW_MSG5_8821C))
  4837. #define BIT_GET_FW_MSG5_8821C(x) \
  4838. (((x) >> BIT_SHIFT_FW_MSG5_8821C) & BIT_MASK_FW_MSG5_8821C)
  4839. #define BIT_SET_FW_MSG5_8821C(x, v) \
  4840. (BIT_CLEAR_FW_MSG5_8821C(x) | BIT_FW_MSG5_8821C(v))
  4841. /* 2 REG_NOT_VALID_8821C */
  4842. /* 2 REG_NOT_VALID_8821C */
  4843. /* 2 REG_NOT_VALID_8821C */
  4844. /* 2 REG_NOT_VALID_8821C */
  4845. /* 2 REG_NOT_VALID_8821C */
  4846. /* 2 REG_NOT_VALID_8821C */
  4847. /* 2 REG_NOT_VALID_8821C */
  4848. /* 2 REG_NOT_VALID_8821C */
  4849. /* 2 REG_NOT_VALID_8821C */
  4850. /* 2 REG_NOT_VALID_8821C */
  4851. /* 2 REG_NOT_VALID_8821C */
  4852. /* 2 REG_NOT_VALID_8821C */
  4853. /* 2 REG_NOT_VALID_8821C */
  4854. /* 2 REG_NOT_VALID_8821C */
  4855. /* 2 REG_NOT_VALID_8821C */
  4856. /* 2 REG_NOT_VALID_8821C */
  4857. /* 2 REG_NOT_VALID_8821C */
  4858. /* 2 REG_NOT_VALID_8821C */
  4859. /* 2 REG_NOT_VALID_8821C */
  4860. /* 2 REG_NOT_VALID_8821C */
  4861. /* 2 REG_NOT_VALID_8821C */
  4862. /* 2 REG_NOT_VALID_8821C */
  4863. /* 2 REG_NOT_VALID_8821C */
  4864. /* 2 REG_NOT_VALID_8821C */
  4865. /* 2 REG_NOT_VALID_8821C */
  4866. /* 2 REG_NOT_VALID_8821C */
  4867. /* 2 REG_NOT_VALID_8821C */
  4868. /* 2 REG_NOT_VALID_8821C */
  4869. /* 2 REG_NOT_VALID_8821C */
  4870. /* 2 REG_NOT_VALID_8821C */
  4871. /* 2 REG_NOT_VALID_8821C */
  4872. /* 2 REG_NOT_VALID_8821C */
  4873. /* 2 REG_NOT_VALID_8821C */
  4874. /* 2 REG_NOT_VALID_8821C */
  4875. /* 2 REG_NOT_VALID_8821C */
  4876. /* 2 REG_NOT_VALID_8821C */
  4877. /* 2 REG_NOT_VALID_8821C */
  4878. /* 2 REG_NOT_VALID_8821C */
  4879. /* 2 REG_NOT_VALID_8821C */
  4880. /* 2 REG_NOT_VALID_8821C */
  4881. /* 2 REG_NOT_VALID_8821C */
  4882. /* 2 REG_NOT_VALID_8821C */
  4883. /* 2 REG_NOT_VALID_8821C */
  4884. /* 2 REG_NOT_VALID_8821C */
  4885. /* 2 REG_NOT_VALID_8821C */
  4886. /* 2 REG_NOT_VALID_8821C */
  4887. /* 2 REG_NOT_VALID_8821C */
  4888. /* 2 REG_NOT_VALID_8821C */
  4889. /* 2 REG_NOT_VALID_8821C */
  4890. /* 2 REG_NOT_VALID_8821C */
  4891. /* 2 REG_NOT_VALID_8821C */
  4892. /* 2 REG_NOT_VALID_8821C */
  4893. /* 2 REG_NOT_VALID_8821C */
  4894. /* 2 REG_NOT_VALID_8821C */
  4895. /* 2 REG_NOT_VALID_8821C */
  4896. /* 2 REG_NOT_VALID_8821C */
  4897. /* 2 REG_NOT_VALID_8821C */
  4898. /* 2 REG_NOT_VALID_8821C */
  4899. /* 2 REG_NOT_VALID_8821C */
  4900. /* 2 REG_NOT_VALID_8821C */
  4901. /* 2 REG_NOT_VALID_8821C */
  4902. /* 2 REG_NOT_VALID_8821C */
  4903. /* 2 REG_NOT_VALID_8821C */
  4904. /* 2 REG_NOT_VALID_8821C */
  4905. /* 2 REG_NOT_VALID_8821C */
  4906. /* 2 REG_NOT_VALID_8821C */
  4907. /* 2 REG_NOT_VALID_8821C */
  4908. /* 2 REG_NOT_VALID_8821C */
  4909. /* 2 REG_NOT_VALID_8821C */
  4910. /* 2 REG_NOT_VALID_8821C */
  4911. /* 2 REG_NOT_VALID_8821C */
  4912. /* 2 REG_NOT_VALID_8821C */
  4913. /* 2 REG_NOT_VALID_8821C */
  4914. /* 2 REG_NOT_VALID_8821C */
  4915. /* 2 REG_NOT_VALID_8821C */
  4916. /* 2 REG_NOT_VALID_8821C */
  4917. /* 2 REG_NOT_VALID_8821C */
  4918. /* 2 REG_NOT_VALID_8821C */
  4919. /* 2 REG_NOT_VALID_8821C */
  4920. /* 2 REG_NOT_VALID_8821C */
  4921. /* 2 REG_NOT_VALID_8821C */
  4922. /* 2 REG_NOT_VALID_8821C */
  4923. /* 2 REG_NOT_VALID_8821C */
  4924. /* 2 REG_NOT_VALID_8821C */
  4925. /* 2 REG_NOT_VALID_8821C */
  4926. /* 2 REG_NOT_VALID_8821C */
  4927. /* 2 REG_NOT_VALID_8821C */
  4928. /* 2 REG_NOT_VALID_8821C */
  4929. /* 2 REG_NOT_VALID_8821C */
  4930. /* 2 REG_NOT_VALID_8821C */
  4931. /* 2 REG_NOT_VALID_8821C */
  4932. /* 2 REG_NOT_VALID_8821C */
  4933. /* 2 REG_NOT_VALID_8821C */
  4934. /* 2 REG_NOT_VALID_8821C */
  4935. /* 2 REG_NOT_VALID_8821C */
  4936. /* 2 REG_NOT_VALID_8821C */
  4937. /* 2 REG_NOT_VALID_8821C */
  4938. /* 2 REG_NOT_VALID_8821C */
  4939. /* 2 REG_NOT_VALID_8821C */
  4940. /* 2 REG_NOT_VALID_8821C */
  4941. /* 2 REG_NOT_VALID_8821C */
  4942. /* 2 REG_NOT_VALID_8821C */
  4943. /* 2 REG_NOT_VALID_8821C */
  4944. /* 2 REG_NOT_VALID_8821C */
  4945. /* 2 REG_NOT_VALID_8821C */
  4946. /* 2 REG_NOT_VALID_8821C */
  4947. /* 2 REG_NOT_VALID_8821C */
  4948. /* 2 REG_NOT_VALID_8821C */
  4949. /* 2 REG_NOT_VALID_8821C */
  4950. /* 2 REG_NOT_VALID_8821C */
  4951. /* 2 REG_NOT_VALID_8821C */
  4952. /* 2 REG_NOT_VALID_8821C */
  4953. /* 2 REG_NOT_VALID_8821C */
  4954. /* 2 REG_NOT_VALID_8821C */
  4955. /* 2 REG_NOT_VALID_8821C */
  4956. /* 2 REG_NOT_VALID_8821C */
  4957. /* 2 REG_NOT_VALID_8821C */
  4958. /* 2 REG_NOT_VALID_8821C */
  4959. /* 2 REG_NOT_VALID_8821C */
  4960. /* 2 REG_NOT_VALID_8821C */
  4961. /* 2 REG_NOT_VALID_8821C */
  4962. /* 2 REG_NOT_VALID_8821C */
  4963. /* 2 REG_NOT_VALID_8821C */
  4964. /* 2 REG_NOT_VALID_8821C */
  4965. /* 2 REG_NOT_VALID_8821C */
  4966. /* 2 REG_NOT_VALID_8821C */
  4967. /* 2 REG_NOT_VALID_8821C */
  4968. /* 2 REG_NOT_VALID_8821C */
  4969. /* 2 REG_NOT_VALID_8821C */
  4970. /* 2 REG_FIFOPAGE_CTRL_1_8821C */
  4971. /* 2 REG_NOT_VALID_8821C */
  4972. #define BIT_SHIFT_TX_OQT_HE_FREE_SPACE_V1_8821C 16
  4973. #define BIT_MASK_TX_OQT_HE_FREE_SPACE_V1_8821C 0xff
  4974. #define BIT_TX_OQT_HE_FREE_SPACE_V1_8821C(x) \
  4975. (((x) & BIT_MASK_TX_OQT_HE_FREE_SPACE_V1_8821C) \
  4976. << BIT_SHIFT_TX_OQT_HE_FREE_SPACE_V1_8821C)
  4977. #define BITS_TX_OQT_HE_FREE_SPACE_V1_8821C \
  4978. (BIT_MASK_TX_OQT_HE_FREE_SPACE_V1_8821C \
  4979. << BIT_SHIFT_TX_OQT_HE_FREE_SPACE_V1_8821C)
  4980. #define BIT_CLEAR_TX_OQT_HE_FREE_SPACE_V1_8821C(x) \
  4981. ((x) & (~BITS_TX_OQT_HE_FREE_SPACE_V1_8821C))
  4982. #define BIT_GET_TX_OQT_HE_FREE_SPACE_V1_8821C(x) \
  4983. (((x) >> BIT_SHIFT_TX_OQT_HE_FREE_SPACE_V1_8821C) & \
  4984. BIT_MASK_TX_OQT_HE_FREE_SPACE_V1_8821C)
  4985. #define BIT_SET_TX_OQT_HE_FREE_SPACE_V1_8821C(x, v) \
  4986. (BIT_CLEAR_TX_OQT_HE_FREE_SPACE_V1_8821C(x) | \
  4987. BIT_TX_OQT_HE_FREE_SPACE_V1_8821C(v))
  4988. /* 2 REG_NOT_VALID_8821C */
  4989. #define BIT_SHIFT_TX_OQT_NL_FREE_SPACE_V1_8821C 0
  4990. #define BIT_MASK_TX_OQT_NL_FREE_SPACE_V1_8821C 0xff
  4991. #define BIT_TX_OQT_NL_FREE_SPACE_V1_8821C(x) \
  4992. (((x) & BIT_MASK_TX_OQT_NL_FREE_SPACE_V1_8821C) \
  4993. << BIT_SHIFT_TX_OQT_NL_FREE_SPACE_V1_8821C)
  4994. #define BITS_TX_OQT_NL_FREE_SPACE_V1_8821C \
  4995. (BIT_MASK_TX_OQT_NL_FREE_SPACE_V1_8821C \
  4996. << BIT_SHIFT_TX_OQT_NL_FREE_SPACE_V1_8821C)
  4997. #define BIT_CLEAR_TX_OQT_NL_FREE_SPACE_V1_8821C(x) \
  4998. ((x) & (~BITS_TX_OQT_NL_FREE_SPACE_V1_8821C))
  4999. #define BIT_GET_TX_OQT_NL_FREE_SPACE_V1_8821C(x) \
  5000. (((x) >> BIT_SHIFT_TX_OQT_NL_FREE_SPACE_V1_8821C) & \
  5001. BIT_MASK_TX_OQT_NL_FREE_SPACE_V1_8821C)
  5002. #define BIT_SET_TX_OQT_NL_FREE_SPACE_V1_8821C(x, v) \
  5003. (BIT_CLEAR_TX_OQT_NL_FREE_SPACE_V1_8821C(x) | \
  5004. BIT_TX_OQT_NL_FREE_SPACE_V1_8821C(v))
  5005. /* 2 REG_FIFOPAGE_CTRL_2_8821C */
  5006. #define BIT_BCN_VALID_1_V1_8821C BIT(31)
  5007. /* 2 REG_NOT_VALID_8821C */
  5008. #define BIT_SHIFT_BCN_HEAD_1_V1_8821C 16
  5009. #define BIT_MASK_BCN_HEAD_1_V1_8821C 0xfff
  5010. #define BIT_BCN_HEAD_1_V1_8821C(x) \
  5011. (((x) & BIT_MASK_BCN_HEAD_1_V1_8821C) << BIT_SHIFT_BCN_HEAD_1_V1_8821C)
  5012. #define BITS_BCN_HEAD_1_V1_8821C \
  5013. (BIT_MASK_BCN_HEAD_1_V1_8821C << BIT_SHIFT_BCN_HEAD_1_V1_8821C)
  5014. #define BIT_CLEAR_BCN_HEAD_1_V1_8821C(x) ((x) & (~BITS_BCN_HEAD_1_V1_8821C))
  5015. #define BIT_GET_BCN_HEAD_1_V1_8821C(x) \
  5016. (((x) >> BIT_SHIFT_BCN_HEAD_1_V1_8821C) & BIT_MASK_BCN_HEAD_1_V1_8821C)
  5017. #define BIT_SET_BCN_HEAD_1_V1_8821C(x, v) \
  5018. (BIT_CLEAR_BCN_HEAD_1_V1_8821C(x) | BIT_BCN_HEAD_1_V1_8821C(v))
  5019. #define BIT_BCN_VALID_V1_8821C BIT(15)
  5020. /* 2 REG_NOT_VALID_8821C */
  5021. #define BIT_SHIFT_BCN_HEAD_V1_8821C 0
  5022. #define BIT_MASK_BCN_HEAD_V1_8821C 0xfff
  5023. #define BIT_BCN_HEAD_V1_8821C(x) \
  5024. (((x) & BIT_MASK_BCN_HEAD_V1_8821C) << BIT_SHIFT_BCN_HEAD_V1_8821C)
  5025. #define BITS_BCN_HEAD_V1_8821C \
  5026. (BIT_MASK_BCN_HEAD_V1_8821C << BIT_SHIFT_BCN_HEAD_V1_8821C)
  5027. #define BIT_CLEAR_BCN_HEAD_V1_8821C(x) ((x) & (~BITS_BCN_HEAD_V1_8821C))
  5028. #define BIT_GET_BCN_HEAD_V1_8821C(x) \
  5029. (((x) >> BIT_SHIFT_BCN_HEAD_V1_8821C) & BIT_MASK_BCN_HEAD_V1_8821C)
  5030. #define BIT_SET_BCN_HEAD_V1_8821C(x, v) \
  5031. (BIT_CLEAR_BCN_HEAD_V1_8821C(x) | BIT_BCN_HEAD_V1_8821C(v))
  5032. /* 2 REG_AUTO_LLT_V1_8821C */
  5033. #define BIT_SHIFT_MAX_TX_PKT_FOR_USB_AND_SDIO_V1_8821C 24
  5034. #define BIT_MASK_MAX_TX_PKT_FOR_USB_AND_SDIO_V1_8821C 0xff
  5035. #define BIT_MAX_TX_PKT_FOR_USB_AND_SDIO_V1_8821C(x) \
  5036. (((x) & BIT_MASK_MAX_TX_PKT_FOR_USB_AND_SDIO_V1_8821C) \
  5037. << BIT_SHIFT_MAX_TX_PKT_FOR_USB_AND_SDIO_V1_8821C)
  5038. #define BITS_MAX_TX_PKT_FOR_USB_AND_SDIO_V1_8821C \
  5039. (BIT_MASK_MAX_TX_PKT_FOR_USB_AND_SDIO_V1_8821C \
  5040. << BIT_SHIFT_MAX_TX_PKT_FOR_USB_AND_SDIO_V1_8821C)
  5041. #define BIT_CLEAR_MAX_TX_PKT_FOR_USB_AND_SDIO_V1_8821C(x) \
  5042. ((x) & (~BITS_MAX_TX_PKT_FOR_USB_AND_SDIO_V1_8821C))
  5043. #define BIT_GET_MAX_TX_PKT_FOR_USB_AND_SDIO_V1_8821C(x) \
  5044. (((x) >> BIT_SHIFT_MAX_TX_PKT_FOR_USB_AND_SDIO_V1_8821C) & \
  5045. BIT_MASK_MAX_TX_PKT_FOR_USB_AND_SDIO_V1_8821C)
  5046. #define BIT_SET_MAX_TX_PKT_FOR_USB_AND_SDIO_V1_8821C(x, v) \
  5047. (BIT_CLEAR_MAX_TX_PKT_FOR_USB_AND_SDIO_V1_8821C(x) | \
  5048. BIT_MAX_TX_PKT_FOR_USB_AND_SDIO_V1_8821C(v))
  5049. #define BIT_SHIFT_LLT_FREE_PAGE_V1_8821C 8
  5050. #define BIT_MASK_LLT_FREE_PAGE_V1_8821C 0xffff
  5051. #define BIT_LLT_FREE_PAGE_V1_8821C(x) \
  5052. (((x) & BIT_MASK_LLT_FREE_PAGE_V1_8821C) \
  5053. << BIT_SHIFT_LLT_FREE_PAGE_V1_8821C)
  5054. #define BITS_LLT_FREE_PAGE_V1_8821C \
  5055. (BIT_MASK_LLT_FREE_PAGE_V1_8821C << BIT_SHIFT_LLT_FREE_PAGE_V1_8821C)
  5056. #define BIT_CLEAR_LLT_FREE_PAGE_V1_8821C(x) \
  5057. ((x) & (~BITS_LLT_FREE_PAGE_V1_8821C))
  5058. #define BIT_GET_LLT_FREE_PAGE_V1_8821C(x) \
  5059. (((x) >> BIT_SHIFT_LLT_FREE_PAGE_V1_8821C) & \
  5060. BIT_MASK_LLT_FREE_PAGE_V1_8821C)
  5061. #define BIT_SET_LLT_FREE_PAGE_V1_8821C(x, v) \
  5062. (BIT_CLEAR_LLT_FREE_PAGE_V1_8821C(x) | BIT_LLT_FREE_PAGE_V1_8821C(v))
  5063. #define BIT_SHIFT_BLK_DESC_NUM_8821C 4
  5064. #define BIT_MASK_BLK_DESC_NUM_8821C 0xf
  5065. #define BIT_BLK_DESC_NUM_8821C(x) \
  5066. (((x) & BIT_MASK_BLK_DESC_NUM_8821C) << BIT_SHIFT_BLK_DESC_NUM_8821C)
  5067. #define BITS_BLK_DESC_NUM_8821C \
  5068. (BIT_MASK_BLK_DESC_NUM_8821C << BIT_SHIFT_BLK_DESC_NUM_8821C)
  5069. #define BIT_CLEAR_BLK_DESC_NUM_8821C(x) ((x) & (~BITS_BLK_DESC_NUM_8821C))
  5070. #define BIT_GET_BLK_DESC_NUM_8821C(x) \
  5071. (((x) >> BIT_SHIFT_BLK_DESC_NUM_8821C) & BIT_MASK_BLK_DESC_NUM_8821C)
  5072. #define BIT_SET_BLK_DESC_NUM_8821C(x, v) \
  5073. (BIT_CLEAR_BLK_DESC_NUM_8821C(x) | BIT_BLK_DESC_NUM_8821C(v))
  5074. #define BIT_R_BCN_HEAD_SEL_8821C BIT(3)
  5075. #define BIT_R_EN_BCN_SW_HEAD_SEL_8821C BIT(2)
  5076. #define BIT_LLT_DBG_SEL_8821C BIT(1)
  5077. #define BIT_AUTO_INIT_LLT_V1_8821C BIT(0)
  5078. /* 2 REG_TXDMA_OFFSET_CHK_8821C */
  5079. #define BIT_EM_CHKSUM_FIN_8821C BIT(31)
  5080. #define BIT_EMN_PCIE_DMA_MOD_8821C BIT(30)
  5081. #define BIT_EN_TXQUE_CLR_8821C BIT(29)
  5082. #define BIT_EN_PCIE_FIFO_MODE_8821C BIT(28)
  5083. #define BIT_SHIFT_PG_UNDER_TH_V1_8821C 16
  5084. #define BIT_MASK_PG_UNDER_TH_V1_8821C 0xfff
  5085. #define BIT_PG_UNDER_TH_V1_8821C(x) \
  5086. (((x) & BIT_MASK_PG_UNDER_TH_V1_8821C) \
  5087. << BIT_SHIFT_PG_UNDER_TH_V1_8821C)
  5088. #define BITS_PG_UNDER_TH_V1_8821C \
  5089. (BIT_MASK_PG_UNDER_TH_V1_8821C << BIT_SHIFT_PG_UNDER_TH_V1_8821C)
  5090. #define BIT_CLEAR_PG_UNDER_TH_V1_8821C(x) ((x) & (~BITS_PG_UNDER_TH_V1_8821C))
  5091. #define BIT_GET_PG_UNDER_TH_V1_8821C(x) \
  5092. (((x) >> BIT_SHIFT_PG_UNDER_TH_V1_8821C) & \
  5093. BIT_MASK_PG_UNDER_TH_V1_8821C)
  5094. #define BIT_SET_PG_UNDER_TH_V1_8821C(x, v) \
  5095. (BIT_CLEAR_PG_UNDER_TH_V1_8821C(x) | BIT_PG_UNDER_TH_V1_8821C(v))
  5096. /* 2 REG_NOT_VALID_8821C */
  5097. #define BIT_SDIO_TXDESC_CHKSUM_EN_8821C BIT(13)
  5098. #define BIT_RST_RDPTR_8821C BIT(12)
  5099. #define BIT_RST_WRPTR_8821C BIT(11)
  5100. #define BIT_CHK_PG_TH_EN_8821C BIT(10)
  5101. #define BIT_DROP_DATA_EN_8821C BIT(9)
  5102. #define BIT_CHECK_OFFSET_EN_8821C BIT(8)
  5103. #define BIT_SHIFT_CHECK_OFFSET_8821C 0
  5104. #define BIT_MASK_CHECK_OFFSET_8821C 0xff
  5105. #define BIT_CHECK_OFFSET_8821C(x) \
  5106. (((x) & BIT_MASK_CHECK_OFFSET_8821C) << BIT_SHIFT_CHECK_OFFSET_8821C)
  5107. #define BITS_CHECK_OFFSET_8821C \
  5108. (BIT_MASK_CHECK_OFFSET_8821C << BIT_SHIFT_CHECK_OFFSET_8821C)
  5109. #define BIT_CLEAR_CHECK_OFFSET_8821C(x) ((x) & (~BITS_CHECK_OFFSET_8821C))
  5110. #define BIT_GET_CHECK_OFFSET_8821C(x) \
  5111. (((x) >> BIT_SHIFT_CHECK_OFFSET_8821C) & BIT_MASK_CHECK_OFFSET_8821C)
  5112. #define BIT_SET_CHECK_OFFSET_8821C(x, v) \
  5113. (BIT_CLEAR_CHECK_OFFSET_8821C(x) | BIT_CHECK_OFFSET_8821C(v))
  5114. /* 2 REG_TXDMA_STATUS_8821C */
  5115. #define BIT_TXPKTBUF_REQ_ERR_8821C BIT(18)
  5116. #define BIT_HI_OQT_UDN_8821C BIT(17)
  5117. #define BIT_HI_OQT_OVF_8821C BIT(16)
  5118. #define BIT_PAYLOAD_CHKSUM_ERR_8821C BIT(15)
  5119. #define BIT_PAYLOAD_UDN_8821C BIT(14)
  5120. #define BIT_PAYLOAD_OVF_8821C BIT(13)
  5121. #define BIT_DSC_CHKSUM_FAIL_8821C BIT(12)
  5122. #define BIT_UNKNOWN_QSEL_8821C BIT(11)
  5123. #define BIT_EP_QSEL_DIFF_8821C BIT(10)
  5124. #define BIT_TX_OFFS_UNMATCH_8821C BIT(9)
  5125. #define BIT_TXOQT_UDN_8821C BIT(8)
  5126. #define BIT_TXOQT_OVF_8821C BIT(7)
  5127. #define BIT_TXDMA_SFF_UDN_8821C BIT(6)
  5128. #define BIT_TXDMA_SFF_OVF_8821C BIT(5)
  5129. #define BIT_LLT_NULL_PG_8821C BIT(4)
  5130. #define BIT_PAGE_UDN_8821C BIT(3)
  5131. #define BIT_PAGE_OVF_8821C BIT(2)
  5132. #define BIT_TXFF_PG_UDN_8821C BIT(1)
  5133. #define BIT_TXFF_PG_OVF_8821C BIT(0)
  5134. /* 2 REG_TX_DMA_DBG_8821C */
  5135. /* 2 REG_TQPNT1_8821C */
  5136. #define BIT_HPQ_INT_EN_8821C BIT(31)
  5137. #define BIT_SHIFT_HPQ_HIGH_TH_V1_8821C 16
  5138. #define BIT_MASK_HPQ_HIGH_TH_V1_8821C 0xfff
  5139. #define BIT_HPQ_HIGH_TH_V1_8821C(x) \
  5140. (((x) & BIT_MASK_HPQ_HIGH_TH_V1_8821C) \
  5141. << BIT_SHIFT_HPQ_HIGH_TH_V1_8821C)
  5142. #define BITS_HPQ_HIGH_TH_V1_8821C \
  5143. (BIT_MASK_HPQ_HIGH_TH_V1_8821C << BIT_SHIFT_HPQ_HIGH_TH_V1_8821C)
  5144. #define BIT_CLEAR_HPQ_HIGH_TH_V1_8821C(x) ((x) & (~BITS_HPQ_HIGH_TH_V1_8821C))
  5145. #define BIT_GET_HPQ_HIGH_TH_V1_8821C(x) \
  5146. (((x) >> BIT_SHIFT_HPQ_HIGH_TH_V1_8821C) & \
  5147. BIT_MASK_HPQ_HIGH_TH_V1_8821C)
  5148. #define BIT_SET_HPQ_HIGH_TH_V1_8821C(x, v) \
  5149. (BIT_CLEAR_HPQ_HIGH_TH_V1_8821C(x) | BIT_HPQ_HIGH_TH_V1_8821C(v))
  5150. #define BIT_SHIFT_HPQ_LOW_TH_V1_8821C 0
  5151. #define BIT_MASK_HPQ_LOW_TH_V1_8821C 0xfff
  5152. #define BIT_HPQ_LOW_TH_V1_8821C(x) \
  5153. (((x) & BIT_MASK_HPQ_LOW_TH_V1_8821C) << BIT_SHIFT_HPQ_LOW_TH_V1_8821C)
  5154. #define BITS_HPQ_LOW_TH_V1_8821C \
  5155. (BIT_MASK_HPQ_LOW_TH_V1_8821C << BIT_SHIFT_HPQ_LOW_TH_V1_8821C)
  5156. #define BIT_CLEAR_HPQ_LOW_TH_V1_8821C(x) ((x) & (~BITS_HPQ_LOW_TH_V1_8821C))
  5157. #define BIT_GET_HPQ_LOW_TH_V1_8821C(x) \
  5158. (((x) >> BIT_SHIFT_HPQ_LOW_TH_V1_8821C) & BIT_MASK_HPQ_LOW_TH_V1_8821C)
  5159. #define BIT_SET_HPQ_LOW_TH_V1_8821C(x, v) \
  5160. (BIT_CLEAR_HPQ_LOW_TH_V1_8821C(x) | BIT_HPQ_LOW_TH_V1_8821C(v))
  5161. /* 2 REG_TQPNT2_8821C */
  5162. #define BIT_NPQ_INT_EN_8821C BIT(31)
  5163. #define BIT_SHIFT_NPQ_HIGH_TH_V1_8821C 16
  5164. #define BIT_MASK_NPQ_HIGH_TH_V1_8821C 0xfff
  5165. #define BIT_NPQ_HIGH_TH_V1_8821C(x) \
  5166. (((x) & BIT_MASK_NPQ_HIGH_TH_V1_8821C) \
  5167. << BIT_SHIFT_NPQ_HIGH_TH_V1_8821C)
  5168. #define BITS_NPQ_HIGH_TH_V1_8821C \
  5169. (BIT_MASK_NPQ_HIGH_TH_V1_8821C << BIT_SHIFT_NPQ_HIGH_TH_V1_8821C)
  5170. #define BIT_CLEAR_NPQ_HIGH_TH_V1_8821C(x) ((x) & (~BITS_NPQ_HIGH_TH_V1_8821C))
  5171. #define BIT_GET_NPQ_HIGH_TH_V1_8821C(x) \
  5172. (((x) >> BIT_SHIFT_NPQ_HIGH_TH_V1_8821C) & \
  5173. BIT_MASK_NPQ_HIGH_TH_V1_8821C)
  5174. #define BIT_SET_NPQ_HIGH_TH_V1_8821C(x, v) \
  5175. (BIT_CLEAR_NPQ_HIGH_TH_V1_8821C(x) | BIT_NPQ_HIGH_TH_V1_8821C(v))
  5176. #define BIT_SHIFT_NPQ_LOW_TH_V1_8821C 0
  5177. #define BIT_MASK_NPQ_LOW_TH_V1_8821C 0xfff
  5178. #define BIT_NPQ_LOW_TH_V1_8821C(x) \
  5179. (((x) & BIT_MASK_NPQ_LOW_TH_V1_8821C) << BIT_SHIFT_NPQ_LOW_TH_V1_8821C)
  5180. #define BITS_NPQ_LOW_TH_V1_8821C \
  5181. (BIT_MASK_NPQ_LOW_TH_V1_8821C << BIT_SHIFT_NPQ_LOW_TH_V1_8821C)
  5182. #define BIT_CLEAR_NPQ_LOW_TH_V1_8821C(x) ((x) & (~BITS_NPQ_LOW_TH_V1_8821C))
  5183. #define BIT_GET_NPQ_LOW_TH_V1_8821C(x) \
  5184. (((x) >> BIT_SHIFT_NPQ_LOW_TH_V1_8821C) & BIT_MASK_NPQ_LOW_TH_V1_8821C)
  5185. #define BIT_SET_NPQ_LOW_TH_V1_8821C(x, v) \
  5186. (BIT_CLEAR_NPQ_LOW_TH_V1_8821C(x) | BIT_NPQ_LOW_TH_V1_8821C(v))
  5187. /* 2 REG_TQPNT3_8821C */
  5188. #define BIT_LPQ_INT_EN_8821C BIT(31)
  5189. #define BIT_SHIFT_LPQ_HIGH_TH_V1_8821C 16
  5190. #define BIT_MASK_LPQ_HIGH_TH_V1_8821C 0xfff
  5191. #define BIT_LPQ_HIGH_TH_V1_8821C(x) \
  5192. (((x) & BIT_MASK_LPQ_HIGH_TH_V1_8821C) \
  5193. << BIT_SHIFT_LPQ_HIGH_TH_V1_8821C)
  5194. #define BITS_LPQ_HIGH_TH_V1_8821C \
  5195. (BIT_MASK_LPQ_HIGH_TH_V1_8821C << BIT_SHIFT_LPQ_HIGH_TH_V1_8821C)
  5196. #define BIT_CLEAR_LPQ_HIGH_TH_V1_8821C(x) ((x) & (~BITS_LPQ_HIGH_TH_V1_8821C))
  5197. #define BIT_GET_LPQ_HIGH_TH_V1_8821C(x) \
  5198. (((x) >> BIT_SHIFT_LPQ_HIGH_TH_V1_8821C) & \
  5199. BIT_MASK_LPQ_HIGH_TH_V1_8821C)
  5200. #define BIT_SET_LPQ_HIGH_TH_V1_8821C(x, v) \
  5201. (BIT_CLEAR_LPQ_HIGH_TH_V1_8821C(x) | BIT_LPQ_HIGH_TH_V1_8821C(v))
  5202. #define BIT_SHIFT_LPQ_LOW_TH_V1_8821C 0
  5203. #define BIT_MASK_LPQ_LOW_TH_V1_8821C 0xfff
  5204. #define BIT_LPQ_LOW_TH_V1_8821C(x) \
  5205. (((x) & BIT_MASK_LPQ_LOW_TH_V1_8821C) << BIT_SHIFT_LPQ_LOW_TH_V1_8821C)
  5206. #define BITS_LPQ_LOW_TH_V1_8821C \
  5207. (BIT_MASK_LPQ_LOW_TH_V1_8821C << BIT_SHIFT_LPQ_LOW_TH_V1_8821C)
  5208. #define BIT_CLEAR_LPQ_LOW_TH_V1_8821C(x) ((x) & (~BITS_LPQ_LOW_TH_V1_8821C))
  5209. #define BIT_GET_LPQ_LOW_TH_V1_8821C(x) \
  5210. (((x) >> BIT_SHIFT_LPQ_LOW_TH_V1_8821C) & BIT_MASK_LPQ_LOW_TH_V1_8821C)
  5211. #define BIT_SET_LPQ_LOW_TH_V1_8821C(x, v) \
  5212. (BIT_CLEAR_LPQ_LOW_TH_V1_8821C(x) | BIT_LPQ_LOW_TH_V1_8821C(v))
  5213. /* 2 REG_TQPNT4_8821C */
  5214. #define BIT_EXQ_INT_EN_8821C BIT(31)
  5215. #define BIT_SHIFT_EXQ_HIGH_TH_V1_8821C 16
  5216. #define BIT_MASK_EXQ_HIGH_TH_V1_8821C 0xfff
  5217. #define BIT_EXQ_HIGH_TH_V1_8821C(x) \
  5218. (((x) & BIT_MASK_EXQ_HIGH_TH_V1_8821C) \
  5219. << BIT_SHIFT_EXQ_HIGH_TH_V1_8821C)
  5220. #define BITS_EXQ_HIGH_TH_V1_8821C \
  5221. (BIT_MASK_EXQ_HIGH_TH_V1_8821C << BIT_SHIFT_EXQ_HIGH_TH_V1_8821C)
  5222. #define BIT_CLEAR_EXQ_HIGH_TH_V1_8821C(x) ((x) & (~BITS_EXQ_HIGH_TH_V1_8821C))
  5223. #define BIT_GET_EXQ_HIGH_TH_V1_8821C(x) \
  5224. (((x) >> BIT_SHIFT_EXQ_HIGH_TH_V1_8821C) & \
  5225. BIT_MASK_EXQ_HIGH_TH_V1_8821C)
  5226. #define BIT_SET_EXQ_HIGH_TH_V1_8821C(x, v) \
  5227. (BIT_CLEAR_EXQ_HIGH_TH_V1_8821C(x) | BIT_EXQ_HIGH_TH_V1_8821C(v))
  5228. #define BIT_SHIFT_EXQ_LOW_TH_V1_8821C 0
  5229. #define BIT_MASK_EXQ_LOW_TH_V1_8821C 0xfff
  5230. #define BIT_EXQ_LOW_TH_V1_8821C(x) \
  5231. (((x) & BIT_MASK_EXQ_LOW_TH_V1_8821C) << BIT_SHIFT_EXQ_LOW_TH_V1_8821C)
  5232. #define BITS_EXQ_LOW_TH_V1_8821C \
  5233. (BIT_MASK_EXQ_LOW_TH_V1_8821C << BIT_SHIFT_EXQ_LOW_TH_V1_8821C)
  5234. #define BIT_CLEAR_EXQ_LOW_TH_V1_8821C(x) ((x) & (~BITS_EXQ_LOW_TH_V1_8821C))
  5235. #define BIT_GET_EXQ_LOW_TH_V1_8821C(x) \
  5236. (((x) >> BIT_SHIFT_EXQ_LOW_TH_V1_8821C) & BIT_MASK_EXQ_LOW_TH_V1_8821C)
  5237. #define BIT_SET_EXQ_LOW_TH_V1_8821C(x, v) \
  5238. (BIT_CLEAR_EXQ_LOW_TH_V1_8821C(x) | BIT_EXQ_LOW_TH_V1_8821C(v))
  5239. /* 2 REG_RQPN_CTRL_1_8821C */
  5240. #define BIT_SHIFT_TXPKTNUM_H_8821C 16
  5241. #define BIT_MASK_TXPKTNUM_H_8821C 0xffff
  5242. #define BIT_TXPKTNUM_H_8821C(x) \
  5243. (((x) & BIT_MASK_TXPKTNUM_H_8821C) << BIT_SHIFT_TXPKTNUM_H_8821C)
  5244. #define BITS_TXPKTNUM_H_8821C \
  5245. (BIT_MASK_TXPKTNUM_H_8821C << BIT_SHIFT_TXPKTNUM_H_8821C)
  5246. #define BIT_CLEAR_TXPKTNUM_H_8821C(x) ((x) & (~BITS_TXPKTNUM_H_8821C))
  5247. #define BIT_GET_TXPKTNUM_H_8821C(x) \
  5248. (((x) >> BIT_SHIFT_TXPKTNUM_H_8821C) & BIT_MASK_TXPKTNUM_H_8821C)
  5249. #define BIT_SET_TXPKTNUM_H_8821C(x, v) \
  5250. (BIT_CLEAR_TXPKTNUM_H_8821C(x) | BIT_TXPKTNUM_H_8821C(v))
  5251. #define BIT_SHIFT_TXPKTNUM_V2_8821C 0
  5252. #define BIT_MASK_TXPKTNUM_V2_8821C 0xffff
  5253. #define BIT_TXPKTNUM_V2_8821C(x) \
  5254. (((x) & BIT_MASK_TXPKTNUM_V2_8821C) << BIT_SHIFT_TXPKTNUM_V2_8821C)
  5255. #define BITS_TXPKTNUM_V2_8821C \
  5256. (BIT_MASK_TXPKTNUM_V2_8821C << BIT_SHIFT_TXPKTNUM_V2_8821C)
  5257. #define BIT_CLEAR_TXPKTNUM_V2_8821C(x) ((x) & (~BITS_TXPKTNUM_V2_8821C))
  5258. #define BIT_GET_TXPKTNUM_V2_8821C(x) \
  5259. (((x) >> BIT_SHIFT_TXPKTNUM_V2_8821C) & BIT_MASK_TXPKTNUM_V2_8821C)
  5260. #define BIT_SET_TXPKTNUM_V2_8821C(x, v) \
  5261. (BIT_CLEAR_TXPKTNUM_V2_8821C(x) | BIT_TXPKTNUM_V2_8821C(v))
  5262. /* 2 REG_RQPN_CTRL_2_8821C */
  5263. #define BIT_LD_RQPN_8821C BIT(31)
  5264. #define BIT_EXQ_PUBLIC_DIS_V1_8821C BIT(19)
  5265. #define BIT_NPQ_PUBLIC_DIS_V1_8821C BIT(18)
  5266. #define BIT_LPQ_PUBLIC_DIS_V1_8821C BIT(17)
  5267. #define BIT_HPQ_PUBLIC_DIS_V1_8821C BIT(16)
  5268. #define BIT_SDIO_TXAGG_ALIGN_ADJUST_EN_8821C BIT(15)
  5269. #define BIT_SHIFT_SDIO_TXAGG_ALIGN_SIZE_8821C 0
  5270. #define BIT_MASK_SDIO_TXAGG_ALIGN_SIZE_8821C 0xfff
  5271. #define BIT_SDIO_TXAGG_ALIGN_SIZE_8821C(x) \
  5272. (((x) & BIT_MASK_SDIO_TXAGG_ALIGN_SIZE_8821C) \
  5273. << BIT_SHIFT_SDIO_TXAGG_ALIGN_SIZE_8821C)
  5274. #define BITS_SDIO_TXAGG_ALIGN_SIZE_8821C \
  5275. (BIT_MASK_SDIO_TXAGG_ALIGN_SIZE_8821C \
  5276. << BIT_SHIFT_SDIO_TXAGG_ALIGN_SIZE_8821C)
  5277. #define BIT_CLEAR_SDIO_TXAGG_ALIGN_SIZE_8821C(x) \
  5278. ((x) & (~BITS_SDIO_TXAGG_ALIGN_SIZE_8821C))
  5279. #define BIT_GET_SDIO_TXAGG_ALIGN_SIZE_8821C(x) \
  5280. (((x) >> BIT_SHIFT_SDIO_TXAGG_ALIGN_SIZE_8821C) & \
  5281. BIT_MASK_SDIO_TXAGG_ALIGN_SIZE_8821C)
  5282. #define BIT_SET_SDIO_TXAGG_ALIGN_SIZE_8821C(x, v) \
  5283. (BIT_CLEAR_SDIO_TXAGG_ALIGN_SIZE_8821C(x) | \
  5284. BIT_SDIO_TXAGG_ALIGN_SIZE_8821C(v))
  5285. /* 2 REG_FIFOPAGE_INFO_1_8821C */
  5286. #define BIT_SHIFT_HPQ_AVAL_PG_V1_8821C 16
  5287. #define BIT_MASK_HPQ_AVAL_PG_V1_8821C 0xfff
  5288. #define BIT_HPQ_AVAL_PG_V1_8821C(x) \
  5289. (((x) & BIT_MASK_HPQ_AVAL_PG_V1_8821C) \
  5290. << BIT_SHIFT_HPQ_AVAL_PG_V1_8821C)
  5291. #define BITS_HPQ_AVAL_PG_V1_8821C \
  5292. (BIT_MASK_HPQ_AVAL_PG_V1_8821C << BIT_SHIFT_HPQ_AVAL_PG_V1_8821C)
  5293. #define BIT_CLEAR_HPQ_AVAL_PG_V1_8821C(x) ((x) & (~BITS_HPQ_AVAL_PG_V1_8821C))
  5294. #define BIT_GET_HPQ_AVAL_PG_V1_8821C(x) \
  5295. (((x) >> BIT_SHIFT_HPQ_AVAL_PG_V1_8821C) & \
  5296. BIT_MASK_HPQ_AVAL_PG_V1_8821C)
  5297. #define BIT_SET_HPQ_AVAL_PG_V1_8821C(x, v) \
  5298. (BIT_CLEAR_HPQ_AVAL_PG_V1_8821C(x) | BIT_HPQ_AVAL_PG_V1_8821C(v))
  5299. #define BIT_SHIFT_HPQ_V1_8821C 0
  5300. #define BIT_MASK_HPQ_V1_8821C 0xfff
  5301. #define BIT_HPQ_V1_8821C(x) \
  5302. (((x) & BIT_MASK_HPQ_V1_8821C) << BIT_SHIFT_HPQ_V1_8821C)
  5303. #define BITS_HPQ_V1_8821C (BIT_MASK_HPQ_V1_8821C << BIT_SHIFT_HPQ_V1_8821C)
  5304. #define BIT_CLEAR_HPQ_V1_8821C(x) ((x) & (~BITS_HPQ_V1_8821C))
  5305. #define BIT_GET_HPQ_V1_8821C(x) \
  5306. (((x) >> BIT_SHIFT_HPQ_V1_8821C) & BIT_MASK_HPQ_V1_8821C)
  5307. #define BIT_SET_HPQ_V1_8821C(x, v) \
  5308. (BIT_CLEAR_HPQ_V1_8821C(x) | BIT_HPQ_V1_8821C(v))
  5309. /* 2 REG_FIFOPAGE_INFO_2_8821C */
  5310. #define BIT_SHIFT_LPQ_AVAL_PG_V1_8821C 16
  5311. #define BIT_MASK_LPQ_AVAL_PG_V1_8821C 0xfff
  5312. #define BIT_LPQ_AVAL_PG_V1_8821C(x) \
  5313. (((x) & BIT_MASK_LPQ_AVAL_PG_V1_8821C) \
  5314. << BIT_SHIFT_LPQ_AVAL_PG_V1_8821C)
  5315. #define BITS_LPQ_AVAL_PG_V1_8821C \
  5316. (BIT_MASK_LPQ_AVAL_PG_V1_8821C << BIT_SHIFT_LPQ_AVAL_PG_V1_8821C)
  5317. #define BIT_CLEAR_LPQ_AVAL_PG_V1_8821C(x) ((x) & (~BITS_LPQ_AVAL_PG_V1_8821C))
  5318. #define BIT_GET_LPQ_AVAL_PG_V1_8821C(x) \
  5319. (((x) >> BIT_SHIFT_LPQ_AVAL_PG_V1_8821C) & \
  5320. BIT_MASK_LPQ_AVAL_PG_V1_8821C)
  5321. #define BIT_SET_LPQ_AVAL_PG_V1_8821C(x, v) \
  5322. (BIT_CLEAR_LPQ_AVAL_PG_V1_8821C(x) | BIT_LPQ_AVAL_PG_V1_8821C(v))
  5323. #define BIT_SHIFT_LPQ_V1_8821C 0
  5324. #define BIT_MASK_LPQ_V1_8821C 0xfff
  5325. #define BIT_LPQ_V1_8821C(x) \
  5326. (((x) & BIT_MASK_LPQ_V1_8821C) << BIT_SHIFT_LPQ_V1_8821C)
  5327. #define BITS_LPQ_V1_8821C (BIT_MASK_LPQ_V1_8821C << BIT_SHIFT_LPQ_V1_8821C)
  5328. #define BIT_CLEAR_LPQ_V1_8821C(x) ((x) & (~BITS_LPQ_V1_8821C))
  5329. #define BIT_GET_LPQ_V1_8821C(x) \
  5330. (((x) >> BIT_SHIFT_LPQ_V1_8821C) & BIT_MASK_LPQ_V1_8821C)
  5331. #define BIT_SET_LPQ_V1_8821C(x, v) \
  5332. (BIT_CLEAR_LPQ_V1_8821C(x) | BIT_LPQ_V1_8821C(v))
  5333. /* 2 REG_FIFOPAGE_INFO_3_8821C */
  5334. #define BIT_SHIFT_NPQ_AVAL_PG_V1_8821C 16
  5335. #define BIT_MASK_NPQ_AVAL_PG_V1_8821C 0xfff
  5336. #define BIT_NPQ_AVAL_PG_V1_8821C(x) \
  5337. (((x) & BIT_MASK_NPQ_AVAL_PG_V1_8821C) \
  5338. << BIT_SHIFT_NPQ_AVAL_PG_V1_8821C)
  5339. #define BITS_NPQ_AVAL_PG_V1_8821C \
  5340. (BIT_MASK_NPQ_AVAL_PG_V1_8821C << BIT_SHIFT_NPQ_AVAL_PG_V1_8821C)
  5341. #define BIT_CLEAR_NPQ_AVAL_PG_V1_8821C(x) ((x) & (~BITS_NPQ_AVAL_PG_V1_8821C))
  5342. #define BIT_GET_NPQ_AVAL_PG_V1_8821C(x) \
  5343. (((x) >> BIT_SHIFT_NPQ_AVAL_PG_V1_8821C) & \
  5344. BIT_MASK_NPQ_AVAL_PG_V1_8821C)
  5345. #define BIT_SET_NPQ_AVAL_PG_V1_8821C(x, v) \
  5346. (BIT_CLEAR_NPQ_AVAL_PG_V1_8821C(x) | BIT_NPQ_AVAL_PG_V1_8821C(v))
  5347. #define BIT_SHIFT_NPQ_V1_8821C 0
  5348. #define BIT_MASK_NPQ_V1_8821C 0xfff
  5349. #define BIT_NPQ_V1_8821C(x) \
  5350. (((x) & BIT_MASK_NPQ_V1_8821C) << BIT_SHIFT_NPQ_V1_8821C)
  5351. #define BITS_NPQ_V1_8821C (BIT_MASK_NPQ_V1_8821C << BIT_SHIFT_NPQ_V1_8821C)
  5352. #define BIT_CLEAR_NPQ_V1_8821C(x) ((x) & (~BITS_NPQ_V1_8821C))
  5353. #define BIT_GET_NPQ_V1_8821C(x) \
  5354. (((x) >> BIT_SHIFT_NPQ_V1_8821C) & BIT_MASK_NPQ_V1_8821C)
  5355. #define BIT_SET_NPQ_V1_8821C(x, v) \
  5356. (BIT_CLEAR_NPQ_V1_8821C(x) | BIT_NPQ_V1_8821C(v))
  5357. /* 2 REG_FIFOPAGE_INFO_4_8821C */
  5358. #define BIT_SHIFT_EXQ_AVAL_PG_V1_8821C 16
  5359. #define BIT_MASK_EXQ_AVAL_PG_V1_8821C 0xfff
  5360. #define BIT_EXQ_AVAL_PG_V1_8821C(x) \
  5361. (((x) & BIT_MASK_EXQ_AVAL_PG_V1_8821C) \
  5362. << BIT_SHIFT_EXQ_AVAL_PG_V1_8821C)
  5363. #define BITS_EXQ_AVAL_PG_V1_8821C \
  5364. (BIT_MASK_EXQ_AVAL_PG_V1_8821C << BIT_SHIFT_EXQ_AVAL_PG_V1_8821C)
  5365. #define BIT_CLEAR_EXQ_AVAL_PG_V1_8821C(x) ((x) & (~BITS_EXQ_AVAL_PG_V1_8821C))
  5366. #define BIT_GET_EXQ_AVAL_PG_V1_8821C(x) \
  5367. (((x) >> BIT_SHIFT_EXQ_AVAL_PG_V1_8821C) & \
  5368. BIT_MASK_EXQ_AVAL_PG_V1_8821C)
  5369. #define BIT_SET_EXQ_AVAL_PG_V1_8821C(x, v) \
  5370. (BIT_CLEAR_EXQ_AVAL_PG_V1_8821C(x) | BIT_EXQ_AVAL_PG_V1_8821C(v))
  5371. #define BIT_SHIFT_EXQ_V1_8821C 0
  5372. #define BIT_MASK_EXQ_V1_8821C 0xfff
  5373. #define BIT_EXQ_V1_8821C(x) \
  5374. (((x) & BIT_MASK_EXQ_V1_8821C) << BIT_SHIFT_EXQ_V1_8821C)
  5375. #define BITS_EXQ_V1_8821C (BIT_MASK_EXQ_V1_8821C << BIT_SHIFT_EXQ_V1_8821C)
  5376. #define BIT_CLEAR_EXQ_V1_8821C(x) ((x) & (~BITS_EXQ_V1_8821C))
  5377. #define BIT_GET_EXQ_V1_8821C(x) \
  5378. (((x) >> BIT_SHIFT_EXQ_V1_8821C) & BIT_MASK_EXQ_V1_8821C)
  5379. #define BIT_SET_EXQ_V1_8821C(x, v) \
  5380. (BIT_CLEAR_EXQ_V1_8821C(x) | BIT_EXQ_V1_8821C(v))
  5381. /* 2 REG_FIFOPAGE_INFO_5_8821C */
  5382. #define BIT_SHIFT_PUBQ_AVAL_PG_V1_8821C 16
  5383. #define BIT_MASK_PUBQ_AVAL_PG_V1_8821C 0xfff
  5384. #define BIT_PUBQ_AVAL_PG_V1_8821C(x) \
  5385. (((x) & BIT_MASK_PUBQ_AVAL_PG_V1_8821C) \
  5386. << BIT_SHIFT_PUBQ_AVAL_PG_V1_8821C)
  5387. #define BITS_PUBQ_AVAL_PG_V1_8821C \
  5388. (BIT_MASK_PUBQ_AVAL_PG_V1_8821C << BIT_SHIFT_PUBQ_AVAL_PG_V1_8821C)
  5389. #define BIT_CLEAR_PUBQ_AVAL_PG_V1_8821C(x) ((x) & (~BITS_PUBQ_AVAL_PG_V1_8821C))
  5390. #define BIT_GET_PUBQ_AVAL_PG_V1_8821C(x) \
  5391. (((x) >> BIT_SHIFT_PUBQ_AVAL_PG_V1_8821C) & \
  5392. BIT_MASK_PUBQ_AVAL_PG_V1_8821C)
  5393. #define BIT_SET_PUBQ_AVAL_PG_V1_8821C(x, v) \
  5394. (BIT_CLEAR_PUBQ_AVAL_PG_V1_8821C(x) | BIT_PUBQ_AVAL_PG_V1_8821C(v))
  5395. #define BIT_SHIFT_PUBQ_V1_8821C 0
  5396. #define BIT_MASK_PUBQ_V1_8821C 0xfff
  5397. #define BIT_PUBQ_V1_8821C(x) \
  5398. (((x) & BIT_MASK_PUBQ_V1_8821C) << BIT_SHIFT_PUBQ_V1_8821C)
  5399. #define BITS_PUBQ_V1_8821C (BIT_MASK_PUBQ_V1_8821C << BIT_SHIFT_PUBQ_V1_8821C)
  5400. #define BIT_CLEAR_PUBQ_V1_8821C(x) ((x) & (~BITS_PUBQ_V1_8821C))
  5401. #define BIT_GET_PUBQ_V1_8821C(x) \
  5402. (((x) >> BIT_SHIFT_PUBQ_V1_8821C) & BIT_MASK_PUBQ_V1_8821C)
  5403. #define BIT_SET_PUBQ_V1_8821C(x, v) \
  5404. (BIT_CLEAR_PUBQ_V1_8821C(x) | BIT_PUBQ_V1_8821C(v))
  5405. /* 2 REG_H2C_HEAD_8821C */
  5406. #define BIT_SHIFT_H2C_HEAD_8821C 0
  5407. #define BIT_MASK_H2C_HEAD_8821C 0x3ffff
  5408. #define BIT_H2C_HEAD_8821C(x) \
  5409. (((x) & BIT_MASK_H2C_HEAD_8821C) << BIT_SHIFT_H2C_HEAD_8821C)
  5410. #define BITS_H2C_HEAD_8821C \
  5411. (BIT_MASK_H2C_HEAD_8821C << BIT_SHIFT_H2C_HEAD_8821C)
  5412. #define BIT_CLEAR_H2C_HEAD_8821C(x) ((x) & (~BITS_H2C_HEAD_8821C))
  5413. #define BIT_GET_H2C_HEAD_8821C(x) \
  5414. (((x) >> BIT_SHIFT_H2C_HEAD_8821C) & BIT_MASK_H2C_HEAD_8821C)
  5415. #define BIT_SET_H2C_HEAD_8821C(x, v) \
  5416. (BIT_CLEAR_H2C_HEAD_8821C(x) | BIT_H2C_HEAD_8821C(v))
  5417. /* 2 REG_H2C_TAIL_8821C */
  5418. #define BIT_SHIFT_H2C_TAIL_8821C 0
  5419. #define BIT_MASK_H2C_TAIL_8821C 0x3ffff
  5420. #define BIT_H2C_TAIL_8821C(x) \
  5421. (((x) & BIT_MASK_H2C_TAIL_8821C) << BIT_SHIFT_H2C_TAIL_8821C)
  5422. #define BITS_H2C_TAIL_8821C \
  5423. (BIT_MASK_H2C_TAIL_8821C << BIT_SHIFT_H2C_TAIL_8821C)
  5424. #define BIT_CLEAR_H2C_TAIL_8821C(x) ((x) & (~BITS_H2C_TAIL_8821C))
  5425. #define BIT_GET_H2C_TAIL_8821C(x) \
  5426. (((x) >> BIT_SHIFT_H2C_TAIL_8821C) & BIT_MASK_H2C_TAIL_8821C)
  5427. #define BIT_SET_H2C_TAIL_8821C(x, v) \
  5428. (BIT_CLEAR_H2C_TAIL_8821C(x) | BIT_H2C_TAIL_8821C(v))
  5429. /* 2 REG_H2C_READ_ADDR_8821C */
  5430. #define BIT_SHIFT_H2C_READ_ADDR_8821C 0
  5431. #define BIT_MASK_H2C_READ_ADDR_8821C 0x3ffff
  5432. #define BIT_H2C_READ_ADDR_8821C(x) \
  5433. (((x) & BIT_MASK_H2C_READ_ADDR_8821C) << BIT_SHIFT_H2C_READ_ADDR_8821C)
  5434. #define BITS_H2C_READ_ADDR_8821C \
  5435. (BIT_MASK_H2C_READ_ADDR_8821C << BIT_SHIFT_H2C_READ_ADDR_8821C)
  5436. #define BIT_CLEAR_H2C_READ_ADDR_8821C(x) ((x) & (~BITS_H2C_READ_ADDR_8821C))
  5437. #define BIT_GET_H2C_READ_ADDR_8821C(x) \
  5438. (((x) >> BIT_SHIFT_H2C_READ_ADDR_8821C) & BIT_MASK_H2C_READ_ADDR_8821C)
  5439. #define BIT_SET_H2C_READ_ADDR_8821C(x, v) \
  5440. (BIT_CLEAR_H2C_READ_ADDR_8821C(x) | BIT_H2C_READ_ADDR_8821C(v))
  5441. /* 2 REG_H2C_WR_ADDR_8821C */
  5442. #define BIT_SHIFT_H2C_WR_ADDR_8821C 0
  5443. #define BIT_MASK_H2C_WR_ADDR_8821C 0x3ffff
  5444. #define BIT_H2C_WR_ADDR_8821C(x) \
  5445. (((x) & BIT_MASK_H2C_WR_ADDR_8821C) << BIT_SHIFT_H2C_WR_ADDR_8821C)
  5446. #define BITS_H2C_WR_ADDR_8821C \
  5447. (BIT_MASK_H2C_WR_ADDR_8821C << BIT_SHIFT_H2C_WR_ADDR_8821C)
  5448. #define BIT_CLEAR_H2C_WR_ADDR_8821C(x) ((x) & (~BITS_H2C_WR_ADDR_8821C))
  5449. #define BIT_GET_H2C_WR_ADDR_8821C(x) \
  5450. (((x) >> BIT_SHIFT_H2C_WR_ADDR_8821C) & BIT_MASK_H2C_WR_ADDR_8821C)
  5451. #define BIT_SET_H2C_WR_ADDR_8821C(x, v) \
  5452. (BIT_CLEAR_H2C_WR_ADDR_8821C(x) | BIT_H2C_WR_ADDR_8821C(v))
  5453. /* 2 REG_H2C_INFO_8821C */
  5454. #define BIT_H2C_SPACE_VLD_8821C BIT(3)
  5455. #define BIT_H2C_WR_ADDR_RST_8821C BIT(2)
  5456. #define BIT_SHIFT_H2C_LEN_SEL_8821C 0
  5457. #define BIT_MASK_H2C_LEN_SEL_8821C 0x3
  5458. #define BIT_H2C_LEN_SEL_8821C(x) \
  5459. (((x) & BIT_MASK_H2C_LEN_SEL_8821C) << BIT_SHIFT_H2C_LEN_SEL_8821C)
  5460. #define BITS_H2C_LEN_SEL_8821C \
  5461. (BIT_MASK_H2C_LEN_SEL_8821C << BIT_SHIFT_H2C_LEN_SEL_8821C)
  5462. #define BIT_CLEAR_H2C_LEN_SEL_8821C(x) ((x) & (~BITS_H2C_LEN_SEL_8821C))
  5463. #define BIT_GET_H2C_LEN_SEL_8821C(x) \
  5464. (((x) >> BIT_SHIFT_H2C_LEN_SEL_8821C) & BIT_MASK_H2C_LEN_SEL_8821C)
  5465. #define BIT_SET_H2C_LEN_SEL_8821C(x, v) \
  5466. (BIT_CLEAR_H2C_LEN_SEL_8821C(x) | BIT_H2C_LEN_SEL_8821C(v))
  5467. /* 2 REG_RXDMA_AGG_PG_TH_8821C */
  5468. #define BIT_USB_RXDMA_AGG_EN_8821C BIT(31)
  5469. #define BIT_EN_PRE_CALC_8821C BIT(29)
  5470. #define BIT_RXAGG_SW_EN_8821C BIT(28)
  5471. #define BIT_RXAGG_SW_TRIG_8821C BIT(27)
  5472. /* 2 REG_NOT_VALID_8821C */
  5473. #define BIT_SHIFT_PKT_NUM_WOL_8821C 16
  5474. #define BIT_MASK_PKT_NUM_WOL_8821C 0xff
  5475. #define BIT_PKT_NUM_WOL_8821C(x) \
  5476. (((x) & BIT_MASK_PKT_NUM_WOL_8821C) << BIT_SHIFT_PKT_NUM_WOL_8821C)
  5477. #define BITS_PKT_NUM_WOL_8821C \
  5478. (BIT_MASK_PKT_NUM_WOL_8821C << BIT_SHIFT_PKT_NUM_WOL_8821C)
  5479. #define BIT_CLEAR_PKT_NUM_WOL_8821C(x) ((x) & (~BITS_PKT_NUM_WOL_8821C))
  5480. #define BIT_GET_PKT_NUM_WOL_8821C(x) \
  5481. (((x) >> BIT_SHIFT_PKT_NUM_WOL_8821C) & BIT_MASK_PKT_NUM_WOL_8821C)
  5482. #define BIT_SET_PKT_NUM_WOL_8821C(x, v) \
  5483. (BIT_CLEAR_PKT_NUM_WOL_8821C(x) | BIT_PKT_NUM_WOL_8821C(v))
  5484. #define BIT_SHIFT_DMA_AGG_TO_V1_8821C 8
  5485. #define BIT_MASK_DMA_AGG_TO_V1_8821C 0xff
  5486. #define BIT_DMA_AGG_TO_V1_8821C(x) \
  5487. (((x) & BIT_MASK_DMA_AGG_TO_V1_8821C) << BIT_SHIFT_DMA_AGG_TO_V1_8821C)
  5488. #define BITS_DMA_AGG_TO_V1_8821C \
  5489. (BIT_MASK_DMA_AGG_TO_V1_8821C << BIT_SHIFT_DMA_AGG_TO_V1_8821C)
  5490. #define BIT_CLEAR_DMA_AGG_TO_V1_8821C(x) ((x) & (~BITS_DMA_AGG_TO_V1_8821C))
  5491. #define BIT_GET_DMA_AGG_TO_V1_8821C(x) \
  5492. (((x) >> BIT_SHIFT_DMA_AGG_TO_V1_8821C) & BIT_MASK_DMA_AGG_TO_V1_8821C)
  5493. #define BIT_SET_DMA_AGG_TO_V1_8821C(x, v) \
  5494. (BIT_CLEAR_DMA_AGG_TO_V1_8821C(x) | BIT_DMA_AGG_TO_V1_8821C(v))
  5495. #define BIT_SHIFT_RXDMA_AGG_PG_TH_8821C 0
  5496. #define BIT_MASK_RXDMA_AGG_PG_TH_8821C 0xff
  5497. #define BIT_RXDMA_AGG_PG_TH_8821C(x) \
  5498. (((x) & BIT_MASK_RXDMA_AGG_PG_TH_8821C) \
  5499. << BIT_SHIFT_RXDMA_AGG_PG_TH_8821C)
  5500. #define BITS_RXDMA_AGG_PG_TH_8821C \
  5501. (BIT_MASK_RXDMA_AGG_PG_TH_8821C << BIT_SHIFT_RXDMA_AGG_PG_TH_8821C)
  5502. #define BIT_CLEAR_RXDMA_AGG_PG_TH_8821C(x) ((x) & (~BITS_RXDMA_AGG_PG_TH_8821C))
  5503. #define BIT_GET_RXDMA_AGG_PG_TH_8821C(x) \
  5504. (((x) >> BIT_SHIFT_RXDMA_AGG_PG_TH_8821C) & \
  5505. BIT_MASK_RXDMA_AGG_PG_TH_8821C)
  5506. #define BIT_SET_RXDMA_AGG_PG_TH_8821C(x, v) \
  5507. (BIT_CLEAR_RXDMA_AGG_PG_TH_8821C(x) | BIT_RXDMA_AGG_PG_TH_8821C(v))
  5508. /* 2 REG_RXPKT_NUM_8821C */
  5509. #define BIT_SHIFT_RXPKT_NUM_8821C 24
  5510. #define BIT_MASK_RXPKT_NUM_8821C 0xff
  5511. #define BIT_RXPKT_NUM_8821C(x) \
  5512. (((x) & BIT_MASK_RXPKT_NUM_8821C) << BIT_SHIFT_RXPKT_NUM_8821C)
  5513. #define BITS_RXPKT_NUM_8821C \
  5514. (BIT_MASK_RXPKT_NUM_8821C << BIT_SHIFT_RXPKT_NUM_8821C)
  5515. #define BIT_CLEAR_RXPKT_NUM_8821C(x) ((x) & (~BITS_RXPKT_NUM_8821C))
  5516. #define BIT_GET_RXPKT_NUM_8821C(x) \
  5517. (((x) >> BIT_SHIFT_RXPKT_NUM_8821C) & BIT_MASK_RXPKT_NUM_8821C)
  5518. #define BIT_SET_RXPKT_NUM_8821C(x, v) \
  5519. (BIT_CLEAR_RXPKT_NUM_8821C(x) | BIT_RXPKT_NUM_8821C(v))
  5520. #define BIT_SHIFT_FW_UPD_RDPTR19_TO_16_8821C 20
  5521. #define BIT_MASK_FW_UPD_RDPTR19_TO_16_8821C 0xf
  5522. #define BIT_FW_UPD_RDPTR19_TO_16_8821C(x) \
  5523. (((x) & BIT_MASK_FW_UPD_RDPTR19_TO_16_8821C) \
  5524. << BIT_SHIFT_FW_UPD_RDPTR19_TO_16_8821C)
  5525. #define BITS_FW_UPD_RDPTR19_TO_16_8821C \
  5526. (BIT_MASK_FW_UPD_RDPTR19_TO_16_8821C \
  5527. << BIT_SHIFT_FW_UPD_RDPTR19_TO_16_8821C)
  5528. #define BIT_CLEAR_FW_UPD_RDPTR19_TO_16_8821C(x) \
  5529. ((x) & (~BITS_FW_UPD_RDPTR19_TO_16_8821C))
  5530. #define BIT_GET_FW_UPD_RDPTR19_TO_16_8821C(x) \
  5531. (((x) >> BIT_SHIFT_FW_UPD_RDPTR19_TO_16_8821C) & \
  5532. BIT_MASK_FW_UPD_RDPTR19_TO_16_8821C)
  5533. #define BIT_SET_FW_UPD_RDPTR19_TO_16_8821C(x, v) \
  5534. (BIT_CLEAR_FW_UPD_RDPTR19_TO_16_8821C(x) | \
  5535. BIT_FW_UPD_RDPTR19_TO_16_8821C(v))
  5536. #define BIT_RXDMA_REQ_8821C BIT(19)
  5537. #define BIT_RW_RELEASE_EN_8821C BIT(18)
  5538. #define BIT_RXDMA_IDLE_8821C BIT(17)
  5539. #define BIT_RXPKT_RELEASE_POLL_8821C BIT(16)
  5540. #define BIT_SHIFT_FW_UPD_RDPTR_8821C 0
  5541. #define BIT_MASK_FW_UPD_RDPTR_8821C 0xffff
  5542. #define BIT_FW_UPD_RDPTR_8821C(x) \
  5543. (((x) & BIT_MASK_FW_UPD_RDPTR_8821C) << BIT_SHIFT_FW_UPD_RDPTR_8821C)
  5544. #define BITS_FW_UPD_RDPTR_8821C \
  5545. (BIT_MASK_FW_UPD_RDPTR_8821C << BIT_SHIFT_FW_UPD_RDPTR_8821C)
  5546. #define BIT_CLEAR_FW_UPD_RDPTR_8821C(x) ((x) & (~BITS_FW_UPD_RDPTR_8821C))
  5547. #define BIT_GET_FW_UPD_RDPTR_8821C(x) \
  5548. (((x) >> BIT_SHIFT_FW_UPD_RDPTR_8821C) & BIT_MASK_FW_UPD_RDPTR_8821C)
  5549. #define BIT_SET_FW_UPD_RDPTR_8821C(x, v) \
  5550. (BIT_CLEAR_FW_UPD_RDPTR_8821C(x) | BIT_FW_UPD_RDPTR_8821C(v))
  5551. /* 2 REG_RXDMA_STATUS_8821C */
  5552. #define BIT_C2H_PKT_OVF_8821C BIT(7)
  5553. #define BIT_AGG_CONFGI_ISSUE_8821C BIT(6)
  5554. #define BIT_FW_POLL_ISSUE_8821C BIT(5)
  5555. #define BIT_RX_DATA_UDN_8821C BIT(4)
  5556. #define BIT_RX_SFF_UDN_8821C BIT(3)
  5557. #define BIT_RX_SFF_OVF_8821C BIT(2)
  5558. #define BIT_RXPKT_OVF_8821C BIT(0)
  5559. /* 2 REG_RXDMA_DPR_8821C */
  5560. #define BIT_SHIFT_RDE_DEBUG_8821C 0
  5561. #define BIT_MASK_RDE_DEBUG_8821C 0xffffffffL
  5562. #define BIT_RDE_DEBUG_8821C(x) \
  5563. (((x) & BIT_MASK_RDE_DEBUG_8821C) << BIT_SHIFT_RDE_DEBUG_8821C)
  5564. #define BITS_RDE_DEBUG_8821C \
  5565. (BIT_MASK_RDE_DEBUG_8821C << BIT_SHIFT_RDE_DEBUG_8821C)
  5566. #define BIT_CLEAR_RDE_DEBUG_8821C(x) ((x) & (~BITS_RDE_DEBUG_8821C))
  5567. #define BIT_GET_RDE_DEBUG_8821C(x) \
  5568. (((x) >> BIT_SHIFT_RDE_DEBUG_8821C) & BIT_MASK_RDE_DEBUG_8821C)
  5569. #define BIT_SET_RDE_DEBUG_8821C(x, v) \
  5570. (BIT_CLEAR_RDE_DEBUG_8821C(x) | BIT_RDE_DEBUG_8821C(v))
  5571. /* 2 REG_RXDMA_MODE_8821C */
  5572. #define BIT_SHIFT_PKTNUM_TH_V2_8821C 24
  5573. #define BIT_MASK_PKTNUM_TH_V2_8821C 0x1f
  5574. #define BIT_PKTNUM_TH_V2_8821C(x) \
  5575. (((x) & BIT_MASK_PKTNUM_TH_V2_8821C) << BIT_SHIFT_PKTNUM_TH_V2_8821C)
  5576. #define BITS_PKTNUM_TH_V2_8821C \
  5577. (BIT_MASK_PKTNUM_TH_V2_8821C << BIT_SHIFT_PKTNUM_TH_V2_8821C)
  5578. #define BIT_CLEAR_PKTNUM_TH_V2_8821C(x) ((x) & (~BITS_PKTNUM_TH_V2_8821C))
  5579. #define BIT_GET_PKTNUM_TH_V2_8821C(x) \
  5580. (((x) >> BIT_SHIFT_PKTNUM_TH_V2_8821C) & BIT_MASK_PKTNUM_TH_V2_8821C)
  5581. #define BIT_SET_PKTNUM_TH_V2_8821C(x, v) \
  5582. (BIT_CLEAR_PKTNUM_TH_V2_8821C(x) | BIT_PKTNUM_TH_V2_8821C(v))
  5583. #define BIT_TXBA_BREAK_USBAGG_8821C BIT(23)
  5584. #define BIT_SHIFT_PKTLEN_PARA_8821C 16
  5585. #define BIT_MASK_PKTLEN_PARA_8821C 0x7
  5586. #define BIT_PKTLEN_PARA_8821C(x) \
  5587. (((x) & BIT_MASK_PKTLEN_PARA_8821C) << BIT_SHIFT_PKTLEN_PARA_8821C)
  5588. #define BITS_PKTLEN_PARA_8821C \
  5589. (BIT_MASK_PKTLEN_PARA_8821C << BIT_SHIFT_PKTLEN_PARA_8821C)
  5590. #define BIT_CLEAR_PKTLEN_PARA_8821C(x) ((x) & (~BITS_PKTLEN_PARA_8821C))
  5591. #define BIT_GET_PKTLEN_PARA_8821C(x) \
  5592. (((x) >> BIT_SHIFT_PKTLEN_PARA_8821C) & BIT_MASK_PKTLEN_PARA_8821C)
  5593. #define BIT_SET_PKTLEN_PARA_8821C(x, v) \
  5594. (BIT_CLEAR_PKTLEN_PARA_8821C(x) | BIT_PKTLEN_PARA_8821C(v))
  5595. #define BIT_SHIFT_BURST_SIZE_8821C 4
  5596. #define BIT_MASK_BURST_SIZE_8821C 0x3
  5597. #define BIT_BURST_SIZE_8821C(x) \
  5598. (((x) & BIT_MASK_BURST_SIZE_8821C) << BIT_SHIFT_BURST_SIZE_8821C)
  5599. #define BITS_BURST_SIZE_8821C \
  5600. (BIT_MASK_BURST_SIZE_8821C << BIT_SHIFT_BURST_SIZE_8821C)
  5601. #define BIT_CLEAR_BURST_SIZE_8821C(x) ((x) & (~BITS_BURST_SIZE_8821C))
  5602. #define BIT_GET_BURST_SIZE_8821C(x) \
  5603. (((x) >> BIT_SHIFT_BURST_SIZE_8821C) & BIT_MASK_BURST_SIZE_8821C)
  5604. #define BIT_SET_BURST_SIZE_8821C(x, v) \
  5605. (BIT_CLEAR_BURST_SIZE_8821C(x) | BIT_BURST_SIZE_8821C(v))
  5606. #define BIT_SHIFT_BURST_CNT_8821C 2
  5607. #define BIT_MASK_BURST_CNT_8821C 0x3
  5608. #define BIT_BURST_CNT_8821C(x) \
  5609. (((x) & BIT_MASK_BURST_CNT_8821C) << BIT_SHIFT_BURST_CNT_8821C)
  5610. #define BITS_BURST_CNT_8821C \
  5611. (BIT_MASK_BURST_CNT_8821C << BIT_SHIFT_BURST_CNT_8821C)
  5612. #define BIT_CLEAR_BURST_CNT_8821C(x) ((x) & (~BITS_BURST_CNT_8821C))
  5613. #define BIT_GET_BURST_CNT_8821C(x) \
  5614. (((x) >> BIT_SHIFT_BURST_CNT_8821C) & BIT_MASK_BURST_CNT_8821C)
  5615. #define BIT_SET_BURST_CNT_8821C(x, v) \
  5616. (BIT_CLEAR_BURST_CNT_8821C(x) | BIT_BURST_CNT_8821C(v))
  5617. #define BIT_DMA_MODE_8821C BIT(1)
  5618. /* 2 REG_C2H_PKT_8821C */
  5619. #define BIT_SHIFT_R_C2H_STR_ADDR_16_TO_19_8821C 24
  5620. #define BIT_MASK_R_C2H_STR_ADDR_16_TO_19_8821C 0xf
  5621. #define BIT_R_C2H_STR_ADDR_16_TO_19_8821C(x) \
  5622. (((x) & BIT_MASK_R_C2H_STR_ADDR_16_TO_19_8821C) \
  5623. << BIT_SHIFT_R_C2H_STR_ADDR_16_TO_19_8821C)
  5624. #define BITS_R_C2H_STR_ADDR_16_TO_19_8821C \
  5625. (BIT_MASK_R_C2H_STR_ADDR_16_TO_19_8821C \
  5626. << BIT_SHIFT_R_C2H_STR_ADDR_16_TO_19_8821C)
  5627. #define BIT_CLEAR_R_C2H_STR_ADDR_16_TO_19_8821C(x) \
  5628. ((x) & (~BITS_R_C2H_STR_ADDR_16_TO_19_8821C))
  5629. #define BIT_GET_R_C2H_STR_ADDR_16_TO_19_8821C(x) \
  5630. (((x) >> BIT_SHIFT_R_C2H_STR_ADDR_16_TO_19_8821C) & \
  5631. BIT_MASK_R_C2H_STR_ADDR_16_TO_19_8821C)
  5632. #define BIT_SET_R_C2H_STR_ADDR_16_TO_19_8821C(x, v) \
  5633. (BIT_CLEAR_R_C2H_STR_ADDR_16_TO_19_8821C(x) | \
  5634. BIT_R_C2H_STR_ADDR_16_TO_19_8821C(v))
  5635. #define BIT_R_C2H_PKT_REQ_8821C BIT(16)
  5636. #define BIT_SHIFT_R_C2H_STR_ADDR_8821C 0
  5637. #define BIT_MASK_R_C2H_STR_ADDR_8821C 0xffff
  5638. #define BIT_R_C2H_STR_ADDR_8821C(x) \
  5639. (((x) & BIT_MASK_R_C2H_STR_ADDR_8821C) \
  5640. << BIT_SHIFT_R_C2H_STR_ADDR_8821C)
  5641. #define BITS_R_C2H_STR_ADDR_8821C \
  5642. (BIT_MASK_R_C2H_STR_ADDR_8821C << BIT_SHIFT_R_C2H_STR_ADDR_8821C)
  5643. #define BIT_CLEAR_R_C2H_STR_ADDR_8821C(x) ((x) & (~BITS_R_C2H_STR_ADDR_8821C))
  5644. #define BIT_GET_R_C2H_STR_ADDR_8821C(x) \
  5645. (((x) >> BIT_SHIFT_R_C2H_STR_ADDR_8821C) & \
  5646. BIT_MASK_R_C2H_STR_ADDR_8821C)
  5647. #define BIT_SET_R_C2H_STR_ADDR_8821C(x, v) \
  5648. (BIT_CLEAR_R_C2H_STR_ADDR_8821C(x) | BIT_R_C2H_STR_ADDR_8821C(v))
  5649. /* 2 REG_FWFF_C2H_8821C */
  5650. #define BIT_SHIFT_C2H_DMA_ADDR_8821C 0
  5651. #define BIT_MASK_C2H_DMA_ADDR_8821C 0x3ffff
  5652. #define BIT_C2H_DMA_ADDR_8821C(x) \
  5653. (((x) & BIT_MASK_C2H_DMA_ADDR_8821C) << BIT_SHIFT_C2H_DMA_ADDR_8821C)
  5654. #define BITS_C2H_DMA_ADDR_8821C \
  5655. (BIT_MASK_C2H_DMA_ADDR_8821C << BIT_SHIFT_C2H_DMA_ADDR_8821C)
  5656. #define BIT_CLEAR_C2H_DMA_ADDR_8821C(x) ((x) & (~BITS_C2H_DMA_ADDR_8821C))
  5657. #define BIT_GET_C2H_DMA_ADDR_8821C(x) \
  5658. (((x) >> BIT_SHIFT_C2H_DMA_ADDR_8821C) & BIT_MASK_C2H_DMA_ADDR_8821C)
  5659. #define BIT_SET_C2H_DMA_ADDR_8821C(x, v) \
  5660. (BIT_CLEAR_C2H_DMA_ADDR_8821C(x) | BIT_C2H_DMA_ADDR_8821C(v))
  5661. /* 2 REG_FWFF_CTRL_8821C */
  5662. #define BIT_FWFF_DMAPKT_REQ_8821C BIT(31)
  5663. #define BIT_SHIFT_FWFF_DMA_PKT_NUM_8821C 16
  5664. #define BIT_MASK_FWFF_DMA_PKT_NUM_8821C 0xff
  5665. #define BIT_FWFF_DMA_PKT_NUM_8821C(x) \
  5666. (((x) & BIT_MASK_FWFF_DMA_PKT_NUM_8821C) \
  5667. << BIT_SHIFT_FWFF_DMA_PKT_NUM_8821C)
  5668. #define BITS_FWFF_DMA_PKT_NUM_8821C \
  5669. (BIT_MASK_FWFF_DMA_PKT_NUM_8821C << BIT_SHIFT_FWFF_DMA_PKT_NUM_8821C)
  5670. #define BIT_CLEAR_FWFF_DMA_PKT_NUM_8821C(x) \
  5671. ((x) & (~BITS_FWFF_DMA_PKT_NUM_8821C))
  5672. #define BIT_GET_FWFF_DMA_PKT_NUM_8821C(x) \
  5673. (((x) >> BIT_SHIFT_FWFF_DMA_PKT_NUM_8821C) & \
  5674. BIT_MASK_FWFF_DMA_PKT_NUM_8821C)
  5675. #define BIT_SET_FWFF_DMA_PKT_NUM_8821C(x, v) \
  5676. (BIT_CLEAR_FWFF_DMA_PKT_NUM_8821C(x) | BIT_FWFF_DMA_PKT_NUM_8821C(v))
  5677. #define BIT_SHIFT_FWFF_STR_ADDR_8821C 0
  5678. #define BIT_MASK_FWFF_STR_ADDR_8821C 0xffff
  5679. #define BIT_FWFF_STR_ADDR_8821C(x) \
  5680. (((x) & BIT_MASK_FWFF_STR_ADDR_8821C) << BIT_SHIFT_FWFF_STR_ADDR_8821C)
  5681. #define BITS_FWFF_STR_ADDR_8821C \
  5682. (BIT_MASK_FWFF_STR_ADDR_8821C << BIT_SHIFT_FWFF_STR_ADDR_8821C)
  5683. #define BIT_CLEAR_FWFF_STR_ADDR_8821C(x) ((x) & (~BITS_FWFF_STR_ADDR_8821C))
  5684. #define BIT_GET_FWFF_STR_ADDR_8821C(x) \
  5685. (((x) >> BIT_SHIFT_FWFF_STR_ADDR_8821C) & BIT_MASK_FWFF_STR_ADDR_8821C)
  5686. #define BIT_SET_FWFF_STR_ADDR_8821C(x, v) \
  5687. (BIT_CLEAR_FWFF_STR_ADDR_8821C(x) | BIT_FWFF_STR_ADDR_8821C(v))
  5688. /* 2 REG_FWFF_PKT_INFO_8821C */
  5689. #define BIT_SHIFT_FWFF_PKT_QUEUED_8821C 16
  5690. #define BIT_MASK_FWFF_PKT_QUEUED_8821C 0xff
  5691. #define BIT_FWFF_PKT_QUEUED_8821C(x) \
  5692. (((x) & BIT_MASK_FWFF_PKT_QUEUED_8821C) \
  5693. << BIT_SHIFT_FWFF_PKT_QUEUED_8821C)
  5694. #define BITS_FWFF_PKT_QUEUED_8821C \
  5695. (BIT_MASK_FWFF_PKT_QUEUED_8821C << BIT_SHIFT_FWFF_PKT_QUEUED_8821C)
  5696. #define BIT_CLEAR_FWFF_PKT_QUEUED_8821C(x) ((x) & (~BITS_FWFF_PKT_QUEUED_8821C))
  5697. #define BIT_GET_FWFF_PKT_QUEUED_8821C(x) \
  5698. (((x) >> BIT_SHIFT_FWFF_PKT_QUEUED_8821C) & \
  5699. BIT_MASK_FWFF_PKT_QUEUED_8821C)
  5700. #define BIT_SET_FWFF_PKT_QUEUED_8821C(x, v) \
  5701. (BIT_CLEAR_FWFF_PKT_QUEUED_8821C(x) | BIT_FWFF_PKT_QUEUED_8821C(v))
  5702. #define BIT_SHIFT_FWFF_PKT_STR_ADDR_8821C 0
  5703. #define BIT_MASK_FWFF_PKT_STR_ADDR_8821C 0xffff
  5704. #define BIT_FWFF_PKT_STR_ADDR_8821C(x) \
  5705. (((x) & BIT_MASK_FWFF_PKT_STR_ADDR_8821C) \
  5706. << BIT_SHIFT_FWFF_PKT_STR_ADDR_8821C)
  5707. #define BITS_FWFF_PKT_STR_ADDR_8821C \
  5708. (BIT_MASK_FWFF_PKT_STR_ADDR_8821C << BIT_SHIFT_FWFF_PKT_STR_ADDR_8821C)
  5709. #define BIT_CLEAR_FWFF_PKT_STR_ADDR_8821C(x) \
  5710. ((x) & (~BITS_FWFF_PKT_STR_ADDR_8821C))
  5711. #define BIT_GET_FWFF_PKT_STR_ADDR_8821C(x) \
  5712. (((x) >> BIT_SHIFT_FWFF_PKT_STR_ADDR_8821C) & \
  5713. BIT_MASK_FWFF_PKT_STR_ADDR_8821C)
  5714. #define BIT_SET_FWFF_PKT_STR_ADDR_8821C(x, v) \
  5715. (BIT_CLEAR_FWFF_PKT_STR_ADDR_8821C(x) | BIT_FWFF_PKT_STR_ADDR_8821C(v))
  5716. /* 2 REG_DDMA_CH0SA_8821C */
  5717. #define BIT_SHIFT_DDMACH0_SA_8821C 0
  5718. #define BIT_MASK_DDMACH0_SA_8821C 0xffffffffL
  5719. #define BIT_DDMACH0_SA_8821C(x) \
  5720. (((x) & BIT_MASK_DDMACH0_SA_8821C) << BIT_SHIFT_DDMACH0_SA_8821C)
  5721. #define BITS_DDMACH0_SA_8821C \
  5722. (BIT_MASK_DDMACH0_SA_8821C << BIT_SHIFT_DDMACH0_SA_8821C)
  5723. #define BIT_CLEAR_DDMACH0_SA_8821C(x) ((x) & (~BITS_DDMACH0_SA_8821C))
  5724. #define BIT_GET_DDMACH0_SA_8821C(x) \
  5725. (((x) >> BIT_SHIFT_DDMACH0_SA_8821C) & BIT_MASK_DDMACH0_SA_8821C)
  5726. #define BIT_SET_DDMACH0_SA_8821C(x, v) \
  5727. (BIT_CLEAR_DDMACH0_SA_8821C(x) | BIT_DDMACH0_SA_8821C(v))
  5728. /* 2 REG_DDMA_CH0DA_8821C */
  5729. #define BIT_SHIFT_DDMACH0_DA_8821C 0
  5730. #define BIT_MASK_DDMACH0_DA_8821C 0xffffffffL
  5731. #define BIT_DDMACH0_DA_8821C(x) \
  5732. (((x) & BIT_MASK_DDMACH0_DA_8821C) << BIT_SHIFT_DDMACH0_DA_8821C)
  5733. #define BITS_DDMACH0_DA_8821C \
  5734. (BIT_MASK_DDMACH0_DA_8821C << BIT_SHIFT_DDMACH0_DA_8821C)
  5735. #define BIT_CLEAR_DDMACH0_DA_8821C(x) ((x) & (~BITS_DDMACH0_DA_8821C))
  5736. #define BIT_GET_DDMACH0_DA_8821C(x) \
  5737. (((x) >> BIT_SHIFT_DDMACH0_DA_8821C) & BIT_MASK_DDMACH0_DA_8821C)
  5738. #define BIT_SET_DDMACH0_DA_8821C(x, v) \
  5739. (BIT_CLEAR_DDMACH0_DA_8821C(x) | BIT_DDMACH0_DA_8821C(v))
  5740. /* 2 REG_DDMA_CH0CTRL_8821C */
  5741. #define BIT_DDMACH0_OWN_8821C BIT(31)
  5742. #define BIT_DDMACH0_IDMEM_ERR_8821C BIT(30)
  5743. #define BIT_DDMACH0_CHKSUM_EN_8821C BIT(29)
  5744. #define BIT_DDMACH0_DA_W_DISABLE_8821C BIT(28)
  5745. #define BIT_DDMACH0_CHKSUM_STS_8821C BIT(27)
  5746. #define BIT_DDMACH0_DDMA_MODE_8821C BIT(26)
  5747. #define BIT_DDMACH0_RESET_CHKSUM_STS_8821C BIT(25)
  5748. #define BIT_DDMACH0_CHKSUM_CONT_8821C BIT(24)
  5749. #define BIT_SHIFT_DDMACH0_DLEN_8821C 0
  5750. #define BIT_MASK_DDMACH0_DLEN_8821C 0x3ffff
  5751. #define BIT_DDMACH0_DLEN_8821C(x) \
  5752. (((x) & BIT_MASK_DDMACH0_DLEN_8821C) << BIT_SHIFT_DDMACH0_DLEN_8821C)
  5753. #define BITS_DDMACH0_DLEN_8821C \
  5754. (BIT_MASK_DDMACH0_DLEN_8821C << BIT_SHIFT_DDMACH0_DLEN_8821C)
  5755. #define BIT_CLEAR_DDMACH0_DLEN_8821C(x) ((x) & (~BITS_DDMACH0_DLEN_8821C))
  5756. #define BIT_GET_DDMACH0_DLEN_8821C(x) \
  5757. (((x) >> BIT_SHIFT_DDMACH0_DLEN_8821C) & BIT_MASK_DDMACH0_DLEN_8821C)
  5758. #define BIT_SET_DDMACH0_DLEN_8821C(x, v) \
  5759. (BIT_CLEAR_DDMACH0_DLEN_8821C(x) | BIT_DDMACH0_DLEN_8821C(v))
  5760. /* 2 REG_DDMA_CH1SA_8821C */
  5761. #define BIT_SHIFT_DDMACH1_SA_8821C 0
  5762. #define BIT_MASK_DDMACH1_SA_8821C 0xffffffffL
  5763. #define BIT_DDMACH1_SA_8821C(x) \
  5764. (((x) & BIT_MASK_DDMACH1_SA_8821C) << BIT_SHIFT_DDMACH1_SA_8821C)
  5765. #define BITS_DDMACH1_SA_8821C \
  5766. (BIT_MASK_DDMACH1_SA_8821C << BIT_SHIFT_DDMACH1_SA_8821C)
  5767. #define BIT_CLEAR_DDMACH1_SA_8821C(x) ((x) & (~BITS_DDMACH1_SA_8821C))
  5768. #define BIT_GET_DDMACH1_SA_8821C(x) \
  5769. (((x) >> BIT_SHIFT_DDMACH1_SA_8821C) & BIT_MASK_DDMACH1_SA_8821C)
  5770. #define BIT_SET_DDMACH1_SA_8821C(x, v) \
  5771. (BIT_CLEAR_DDMACH1_SA_8821C(x) | BIT_DDMACH1_SA_8821C(v))
  5772. /* 2 REG_DDMA_CH1DA_8821C */
  5773. #define BIT_SHIFT_DDMACH1_DA_8821C 0
  5774. #define BIT_MASK_DDMACH1_DA_8821C 0xffffffffL
  5775. #define BIT_DDMACH1_DA_8821C(x) \
  5776. (((x) & BIT_MASK_DDMACH1_DA_8821C) << BIT_SHIFT_DDMACH1_DA_8821C)
  5777. #define BITS_DDMACH1_DA_8821C \
  5778. (BIT_MASK_DDMACH1_DA_8821C << BIT_SHIFT_DDMACH1_DA_8821C)
  5779. #define BIT_CLEAR_DDMACH1_DA_8821C(x) ((x) & (~BITS_DDMACH1_DA_8821C))
  5780. #define BIT_GET_DDMACH1_DA_8821C(x) \
  5781. (((x) >> BIT_SHIFT_DDMACH1_DA_8821C) & BIT_MASK_DDMACH1_DA_8821C)
  5782. #define BIT_SET_DDMACH1_DA_8821C(x, v) \
  5783. (BIT_CLEAR_DDMACH1_DA_8821C(x) | BIT_DDMACH1_DA_8821C(v))
  5784. /* 2 REG_DDMA_CH1CTRL_8821C */
  5785. #define BIT_DDMACH1_OWN_8821C BIT(31)
  5786. #define BIT_DDMACH1_IDMEM_ERR_8821C BIT(30)
  5787. #define BIT_DDMACH1_CHKSUM_EN_8821C BIT(29)
  5788. #define BIT_DDMACH1_DA_W_DISABLE_8821C BIT(28)
  5789. #define BIT_DDMACH1_CHKSUM_STS_8821C BIT(27)
  5790. #define BIT_DDMACH1_DDMA_MODE_8821C BIT(26)
  5791. #define BIT_DDMACH1_RESET_CHKSUM_STS_8821C BIT(25)
  5792. #define BIT_DDMACH1_CHKSUM_CONT_8821C BIT(24)
  5793. #define BIT_SHIFT_DDMACH1_DLEN_8821C 0
  5794. #define BIT_MASK_DDMACH1_DLEN_8821C 0x3ffff
  5795. #define BIT_DDMACH1_DLEN_8821C(x) \
  5796. (((x) & BIT_MASK_DDMACH1_DLEN_8821C) << BIT_SHIFT_DDMACH1_DLEN_8821C)
  5797. #define BITS_DDMACH1_DLEN_8821C \
  5798. (BIT_MASK_DDMACH1_DLEN_8821C << BIT_SHIFT_DDMACH1_DLEN_8821C)
  5799. #define BIT_CLEAR_DDMACH1_DLEN_8821C(x) ((x) & (~BITS_DDMACH1_DLEN_8821C))
  5800. #define BIT_GET_DDMACH1_DLEN_8821C(x) \
  5801. (((x) >> BIT_SHIFT_DDMACH1_DLEN_8821C) & BIT_MASK_DDMACH1_DLEN_8821C)
  5802. #define BIT_SET_DDMACH1_DLEN_8821C(x, v) \
  5803. (BIT_CLEAR_DDMACH1_DLEN_8821C(x) | BIT_DDMACH1_DLEN_8821C(v))
  5804. /* 2 REG_DDMA_CH2SA_8821C */
  5805. #define BIT_SHIFT_DDMACH2_SA_8821C 0
  5806. #define BIT_MASK_DDMACH2_SA_8821C 0xffffffffL
  5807. #define BIT_DDMACH2_SA_8821C(x) \
  5808. (((x) & BIT_MASK_DDMACH2_SA_8821C) << BIT_SHIFT_DDMACH2_SA_8821C)
  5809. #define BITS_DDMACH2_SA_8821C \
  5810. (BIT_MASK_DDMACH2_SA_8821C << BIT_SHIFT_DDMACH2_SA_8821C)
  5811. #define BIT_CLEAR_DDMACH2_SA_8821C(x) ((x) & (~BITS_DDMACH2_SA_8821C))
  5812. #define BIT_GET_DDMACH2_SA_8821C(x) \
  5813. (((x) >> BIT_SHIFT_DDMACH2_SA_8821C) & BIT_MASK_DDMACH2_SA_8821C)
  5814. #define BIT_SET_DDMACH2_SA_8821C(x, v) \
  5815. (BIT_CLEAR_DDMACH2_SA_8821C(x) | BIT_DDMACH2_SA_8821C(v))
  5816. /* 2 REG_DDMA_CH2DA_8821C */
  5817. #define BIT_SHIFT_DDMACH2_DA_8821C 0
  5818. #define BIT_MASK_DDMACH2_DA_8821C 0xffffffffL
  5819. #define BIT_DDMACH2_DA_8821C(x) \
  5820. (((x) & BIT_MASK_DDMACH2_DA_8821C) << BIT_SHIFT_DDMACH2_DA_8821C)
  5821. #define BITS_DDMACH2_DA_8821C \
  5822. (BIT_MASK_DDMACH2_DA_8821C << BIT_SHIFT_DDMACH2_DA_8821C)
  5823. #define BIT_CLEAR_DDMACH2_DA_8821C(x) ((x) & (~BITS_DDMACH2_DA_8821C))
  5824. #define BIT_GET_DDMACH2_DA_8821C(x) \
  5825. (((x) >> BIT_SHIFT_DDMACH2_DA_8821C) & BIT_MASK_DDMACH2_DA_8821C)
  5826. #define BIT_SET_DDMACH2_DA_8821C(x, v) \
  5827. (BIT_CLEAR_DDMACH2_DA_8821C(x) | BIT_DDMACH2_DA_8821C(v))
  5828. /* 2 REG_DDMA_CH2CTRL_8821C */
  5829. #define BIT_DDMACH2_OWN_8821C BIT(31)
  5830. #define BIT_DDMACH2_IDMEM_ERR_8821C BIT(30)
  5831. #define BIT_DDMACH2_CHKSUM_EN_8821C BIT(29)
  5832. #define BIT_DDMACH2_DA_W_DISABLE_8821C BIT(28)
  5833. #define BIT_DDMACH2_CHKSUM_STS_8821C BIT(27)
  5834. #define BIT_DDMACH2_DDMA_MODE_8821C BIT(26)
  5835. #define BIT_DDMACH2_RESET_CHKSUM_STS_8821C BIT(25)
  5836. #define BIT_DDMACH2_CHKSUM_CONT_8821C BIT(24)
  5837. #define BIT_SHIFT_DDMACH2_DLEN_8821C 0
  5838. #define BIT_MASK_DDMACH2_DLEN_8821C 0x3ffff
  5839. #define BIT_DDMACH2_DLEN_8821C(x) \
  5840. (((x) & BIT_MASK_DDMACH2_DLEN_8821C) << BIT_SHIFT_DDMACH2_DLEN_8821C)
  5841. #define BITS_DDMACH2_DLEN_8821C \
  5842. (BIT_MASK_DDMACH2_DLEN_8821C << BIT_SHIFT_DDMACH2_DLEN_8821C)
  5843. #define BIT_CLEAR_DDMACH2_DLEN_8821C(x) ((x) & (~BITS_DDMACH2_DLEN_8821C))
  5844. #define BIT_GET_DDMACH2_DLEN_8821C(x) \
  5845. (((x) >> BIT_SHIFT_DDMACH2_DLEN_8821C) & BIT_MASK_DDMACH2_DLEN_8821C)
  5846. #define BIT_SET_DDMACH2_DLEN_8821C(x, v) \
  5847. (BIT_CLEAR_DDMACH2_DLEN_8821C(x) | BIT_DDMACH2_DLEN_8821C(v))
  5848. /* 2 REG_DDMA_CH3SA_8821C */
  5849. #define BIT_SHIFT_DDMACH3_SA_8821C 0
  5850. #define BIT_MASK_DDMACH3_SA_8821C 0xffffffffL
  5851. #define BIT_DDMACH3_SA_8821C(x) \
  5852. (((x) & BIT_MASK_DDMACH3_SA_8821C) << BIT_SHIFT_DDMACH3_SA_8821C)
  5853. #define BITS_DDMACH3_SA_8821C \
  5854. (BIT_MASK_DDMACH3_SA_8821C << BIT_SHIFT_DDMACH3_SA_8821C)
  5855. #define BIT_CLEAR_DDMACH3_SA_8821C(x) ((x) & (~BITS_DDMACH3_SA_8821C))
  5856. #define BIT_GET_DDMACH3_SA_8821C(x) \
  5857. (((x) >> BIT_SHIFT_DDMACH3_SA_8821C) & BIT_MASK_DDMACH3_SA_8821C)
  5858. #define BIT_SET_DDMACH3_SA_8821C(x, v) \
  5859. (BIT_CLEAR_DDMACH3_SA_8821C(x) | BIT_DDMACH3_SA_8821C(v))
  5860. /* 2 REG_DDMA_CH3DA_8821C */
  5861. #define BIT_SHIFT_DDMACH3_DA_8821C 0
  5862. #define BIT_MASK_DDMACH3_DA_8821C 0xffffffffL
  5863. #define BIT_DDMACH3_DA_8821C(x) \
  5864. (((x) & BIT_MASK_DDMACH3_DA_8821C) << BIT_SHIFT_DDMACH3_DA_8821C)
  5865. #define BITS_DDMACH3_DA_8821C \
  5866. (BIT_MASK_DDMACH3_DA_8821C << BIT_SHIFT_DDMACH3_DA_8821C)
  5867. #define BIT_CLEAR_DDMACH3_DA_8821C(x) ((x) & (~BITS_DDMACH3_DA_8821C))
  5868. #define BIT_GET_DDMACH3_DA_8821C(x) \
  5869. (((x) >> BIT_SHIFT_DDMACH3_DA_8821C) & BIT_MASK_DDMACH3_DA_8821C)
  5870. #define BIT_SET_DDMACH3_DA_8821C(x, v) \
  5871. (BIT_CLEAR_DDMACH3_DA_8821C(x) | BIT_DDMACH3_DA_8821C(v))
  5872. /* 2 REG_DDMA_CH3CTRL_8821C */
  5873. #define BIT_DDMACH3_OWN_8821C BIT(31)
  5874. #define BIT_DDMACH3_IDMEM_ERR_8821C BIT(30)
  5875. #define BIT_DDMACH3_CHKSUM_EN_8821C BIT(29)
  5876. #define BIT_DDMACH3_DA_W_DISABLE_8821C BIT(28)
  5877. #define BIT_DDMACH3_CHKSUM_STS_8821C BIT(27)
  5878. #define BIT_DDMACH3_DDMA_MODE_8821C BIT(26)
  5879. #define BIT_DDMACH3_RESET_CHKSUM_STS_8821C BIT(25)
  5880. #define BIT_DDMACH3_CHKSUM_CONT_8821C BIT(24)
  5881. #define BIT_SHIFT_DDMACH3_DLEN_8821C 0
  5882. #define BIT_MASK_DDMACH3_DLEN_8821C 0x3ffff
  5883. #define BIT_DDMACH3_DLEN_8821C(x) \
  5884. (((x) & BIT_MASK_DDMACH3_DLEN_8821C) << BIT_SHIFT_DDMACH3_DLEN_8821C)
  5885. #define BITS_DDMACH3_DLEN_8821C \
  5886. (BIT_MASK_DDMACH3_DLEN_8821C << BIT_SHIFT_DDMACH3_DLEN_8821C)
  5887. #define BIT_CLEAR_DDMACH3_DLEN_8821C(x) ((x) & (~BITS_DDMACH3_DLEN_8821C))
  5888. #define BIT_GET_DDMACH3_DLEN_8821C(x) \
  5889. (((x) >> BIT_SHIFT_DDMACH3_DLEN_8821C) & BIT_MASK_DDMACH3_DLEN_8821C)
  5890. #define BIT_SET_DDMACH3_DLEN_8821C(x, v) \
  5891. (BIT_CLEAR_DDMACH3_DLEN_8821C(x) | BIT_DDMACH3_DLEN_8821C(v))
  5892. /* 2 REG_DDMA_CH4SA_8821C */
  5893. #define BIT_SHIFT_DDMACH4_SA_8821C 0
  5894. #define BIT_MASK_DDMACH4_SA_8821C 0xffffffffL
  5895. #define BIT_DDMACH4_SA_8821C(x) \
  5896. (((x) & BIT_MASK_DDMACH4_SA_8821C) << BIT_SHIFT_DDMACH4_SA_8821C)
  5897. #define BITS_DDMACH4_SA_8821C \
  5898. (BIT_MASK_DDMACH4_SA_8821C << BIT_SHIFT_DDMACH4_SA_8821C)
  5899. #define BIT_CLEAR_DDMACH4_SA_8821C(x) ((x) & (~BITS_DDMACH4_SA_8821C))
  5900. #define BIT_GET_DDMACH4_SA_8821C(x) \
  5901. (((x) >> BIT_SHIFT_DDMACH4_SA_8821C) & BIT_MASK_DDMACH4_SA_8821C)
  5902. #define BIT_SET_DDMACH4_SA_8821C(x, v) \
  5903. (BIT_CLEAR_DDMACH4_SA_8821C(x) | BIT_DDMACH4_SA_8821C(v))
  5904. /* 2 REG_DDMA_CH4DA_8821C */
  5905. #define BIT_SHIFT_DDMACH4_DA_8821C 0
  5906. #define BIT_MASK_DDMACH4_DA_8821C 0xffffffffL
  5907. #define BIT_DDMACH4_DA_8821C(x) \
  5908. (((x) & BIT_MASK_DDMACH4_DA_8821C) << BIT_SHIFT_DDMACH4_DA_8821C)
  5909. #define BITS_DDMACH4_DA_8821C \
  5910. (BIT_MASK_DDMACH4_DA_8821C << BIT_SHIFT_DDMACH4_DA_8821C)
  5911. #define BIT_CLEAR_DDMACH4_DA_8821C(x) ((x) & (~BITS_DDMACH4_DA_8821C))
  5912. #define BIT_GET_DDMACH4_DA_8821C(x) \
  5913. (((x) >> BIT_SHIFT_DDMACH4_DA_8821C) & BIT_MASK_DDMACH4_DA_8821C)
  5914. #define BIT_SET_DDMACH4_DA_8821C(x, v) \
  5915. (BIT_CLEAR_DDMACH4_DA_8821C(x) | BIT_DDMACH4_DA_8821C(v))
  5916. /* 2 REG_DDMA_CH4CTRL_8821C */
  5917. #define BIT_DDMACH4_OWN_8821C BIT(31)
  5918. #define BIT_DDMACH4_IDMEM_ERR_8821C BIT(30)
  5919. #define BIT_DDMACH4_CHKSUM_EN_8821C BIT(29)
  5920. #define BIT_DDMACH4_DA_W_DISABLE_8821C BIT(28)
  5921. #define BIT_DDMACH4_CHKSUM_STS_8821C BIT(27)
  5922. #define BIT_DDMACH4_DDMA_MODE_8821C BIT(26)
  5923. #define BIT_DDMACH4_RESET_CHKSUM_STS_8821C BIT(25)
  5924. #define BIT_DDMACH4_CHKSUM_CONT_8821C BIT(24)
  5925. #define BIT_SHIFT_DDMACH4_DLEN_8821C 0
  5926. #define BIT_MASK_DDMACH4_DLEN_8821C 0x3ffff
  5927. #define BIT_DDMACH4_DLEN_8821C(x) \
  5928. (((x) & BIT_MASK_DDMACH4_DLEN_8821C) << BIT_SHIFT_DDMACH4_DLEN_8821C)
  5929. #define BITS_DDMACH4_DLEN_8821C \
  5930. (BIT_MASK_DDMACH4_DLEN_8821C << BIT_SHIFT_DDMACH4_DLEN_8821C)
  5931. #define BIT_CLEAR_DDMACH4_DLEN_8821C(x) ((x) & (~BITS_DDMACH4_DLEN_8821C))
  5932. #define BIT_GET_DDMACH4_DLEN_8821C(x) \
  5933. (((x) >> BIT_SHIFT_DDMACH4_DLEN_8821C) & BIT_MASK_DDMACH4_DLEN_8821C)
  5934. #define BIT_SET_DDMACH4_DLEN_8821C(x, v) \
  5935. (BIT_CLEAR_DDMACH4_DLEN_8821C(x) | BIT_DDMACH4_DLEN_8821C(v))
  5936. /* 2 REG_DDMA_CH5SA_8821C */
  5937. #define BIT_SHIFT_DDMACH5_SA_8821C 0
  5938. #define BIT_MASK_DDMACH5_SA_8821C 0xffffffffL
  5939. #define BIT_DDMACH5_SA_8821C(x) \
  5940. (((x) & BIT_MASK_DDMACH5_SA_8821C) << BIT_SHIFT_DDMACH5_SA_8821C)
  5941. #define BITS_DDMACH5_SA_8821C \
  5942. (BIT_MASK_DDMACH5_SA_8821C << BIT_SHIFT_DDMACH5_SA_8821C)
  5943. #define BIT_CLEAR_DDMACH5_SA_8821C(x) ((x) & (~BITS_DDMACH5_SA_8821C))
  5944. #define BIT_GET_DDMACH5_SA_8821C(x) \
  5945. (((x) >> BIT_SHIFT_DDMACH5_SA_8821C) & BIT_MASK_DDMACH5_SA_8821C)
  5946. #define BIT_SET_DDMACH5_SA_8821C(x, v) \
  5947. (BIT_CLEAR_DDMACH5_SA_8821C(x) | BIT_DDMACH5_SA_8821C(v))
  5948. /* 2 REG_DDMA_CH5DA_8821C */
  5949. #define BIT_SHIFT_DDMACH5_DA_8821C 0
  5950. #define BIT_MASK_DDMACH5_DA_8821C 0xffffffffL
  5951. #define BIT_DDMACH5_DA_8821C(x) \
  5952. (((x) & BIT_MASK_DDMACH5_DA_8821C) << BIT_SHIFT_DDMACH5_DA_8821C)
  5953. #define BITS_DDMACH5_DA_8821C \
  5954. (BIT_MASK_DDMACH5_DA_8821C << BIT_SHIFT_DDMACH5_DA_8821C)
  5955. #define BIT_CLEAR_DDMACH5_DA_8821C(x) ((x) & (~BITS_DDMACH5_DA_8821C))
  5956. #define BIT_GET_DDMACH5_DA_8821C(x) \
  5957. (((x) >> BIT_SHIFT_DDMACH5_DA_8821C) & BIT_MASK_DDMACH5_DA_8821C)
  5958. #define BIT_SET_DDMACH5_DA_8821C(x, v) \
  5959. (BIT_CLEAR_DDMACH5_DA_8821C(x) | BIT_DDMACH5_DA_8821C(v))
  5960. /* 2 REG_DDMA_CH5CTRL_8821C */
  5961. #define BIT_DDMACH5_OWN_8821C BIT(31)
  5962. #define BIT_DDMACH5_IDMEM_ERR_8821C BIT(30)
  5963. #define BIT_DDMACH5_CHKSUM_EN_8821C BIT(29)
  5964. #define BIT_DDMACH5_DA_W_DISABLE_8821C BIT(28)
  5965. #define BIT_DDMACH5_CHKSUM_STS_8821C BIT(27)
  5966. #define BIT_DDMACH5_DDMA_MODE_8821C BIT(26)
  5967. #define BIT_DDMACH5_RESET_CHKSUM_STS_8821C BIT(25)
  5968. #define BIT_DDMACH5_CHKSUM_CONT_8821C BIT(24)
  5969. #define BIT_SHIFT_DDMACH5_DLEN_8821C 0
  5970. #define BIT_MASK_DDMACH5_DLEN_8821C 0x3ffff
  5971. #define BIT_DDMACH5_DLEN_8821C(x) \
  5972. (((x) & BIT_MASK_DDMACH5_DLEN_8821C) << BIT_SHIFT_DDMACH5_DLEN_8821C)
  5973. #define BITS_DDMACH5_DLEN_8821C \
  5974. (BIT_MASK_DDMACH5_DLEN_8821C << BIT_SHIFT_DDMACH5_DLEN_8821C)
  5975. #define BIT_CLEAR_DDMACH5_DLEN_8821C(x) ((x) & (~BITS_DDMACH5_DLEN_8821C))
  5976. #define BIT_GET_DDMACH5_DLEN_8821C(x) \
  5977. (((x) >> BIT_SHIFT_DDMACH5_DLEN_8821C) & BIT_MASK_DDMACH5_DLEN_8821C)
  5978. #define BIT_SET_DDMACH5_DLEN_8821C(x, v) \
  5979. (BIT_CLEAR_DDMACH5_DLEN_8821C(x) | BIT_DDMACH5_DLEN_8821C(v))
  5980. /* 2 REG_DDMA_INT_MSK_8821C */
  5981. #define BIT_DDMACH5_MSK_8821C BIT(5)
  5982. #define BIT_DDMACH4_MSK_8821C BIT(4)
  5983. #define BIT_DDMACH3_MSK_8821C BIT(3)
  5984. #define BIT_DDMACH2_MSK_8821C BIT(2)
  5985. #define BIT_DDMACH1_MSK_8821C BIT(1)
  5986. #define BIT_DDMACH0_MSK_8821C BIT(0)
  5987. /* 2 REG_DDMA_CHSTATUS_8821C */
  5988. #define BIT_DDMACH5_BUSY_8821C BIT(5)
  5989. #define BIT_DDMACH4_BUSY_8821C BIT(4)
  5990. #define BIT_DDMACH3_BUSY_8821C BIT(3)
  5991. #define BIT_DDMACH2_BUSY_8821C BIT(2)
  5992. #define BIT_DDMACH1_BUSY_8821C BIT(1)
  5993. #define BIT_DDMACH0_BUSY_8821C BIT(0)
  5994. /* 2 REG_DDMA_CHKSUM_8821C */
  5995. #define BIT_SHIFT_IDDMA0_CHKSUM_8821C 0
  5996. #define BIT_MASK_IDDMA0_CHKSUM_8821C 0xffff
  5997. #define BIT_IDDMA0_CHKSUM_8821C(x) \
  5998. (((x) & BIT_MASK_IDDMA0_CHKSUM_8821C) << BIT_SHIFT_IDDMA0_CHKSUM_8821C)
  5999. #define BITS_IDDMA0_CHKSUM_8821C \
  6000. (BIT_MASK_IDDMA0_CHKSUM_8821C << BIT_SHIFT_IDDMA0_CHKSUM_8821C)
  6001. #define BIT_CLEAR_IDDMA0_CHKSUM_8821C(x) ((x) & (~BITS_IDDMA0_CHKSUM_8821C))
  6002. #define BIT_GET_IDDMA0_CHKSUM_8821C(x) \
  6003. (((x) >> BIT_SHIFT_IDDMA0_CHKSUM_8821C) & BIT_MASK_IDDMA0_CHKSUM_8821C)
  6004. #define BIT_SET_IDDMA0_CHKSUM_8821C(x, v) \
  6005. (BIT_CLEAR_IDDMA0_CHKSUM_8821C(x) | BIT_IDDMA0_CHKSUM_8821C(v))
  6006. /* 2 REG_DDMA_MONITOR_8821C */
  6007. #define BIT_IDDMA0_PERMU_UNDERFLOW_8821C BIT(14)
  6008. #define BIT_IDDMA0_FIFO_UNDERFLOW_8821C BIT(13)
  6009. #define BIT_IDDMA0_FIFO_OVERFLOW_8821C BIT(12)
  6010. #define BIT_CH5_ERR_8821C BIT(5)
  6011. #define BIT_CH4_ERR_8821C BIT(4)
  6012. #define BIT_CH3_ERR_8821C BIT(3)
  6013. #define BIT_CH2_ERR_8821C BIT(2)
  6014. #define BIT_CH1_ERR_8821C BIT(1)
  6015. #define BIT_CH0_ERR_8821C BIT(0)
  6016. /* 2 REG_NOT_VALID_8821C */
  6017. /* 2 REG_PCIE_CTRL_8821C */
  6018. #define BIT_PCIEIO_PERSTB_SEL_8821C BIT(31)
  6019. #define BIT_SHIFT_PCIE_MAX_RXDMA_8821C 28
  6020. #define BIT_MASK_PCIE_MAX_RXDMA_8821C 0x7
  6021. #define BIT_PCIE_MAX_RXDMA_8821C(x) \
  6022. (((x) & BIT_MASK_PCIE_MAX_RXDMA_8821C) \
  6023. << BIT_SHIFT_PCIE_MAX_RXDMA_8821C)
  6024. #define BITS_PCIE_MAX_RXDMA_8821C \
  6025. (BIT_MASK_PCIE_MAX_RXDMA_8821C << BIT_SHIFT_PCIE_MAX_RXDMA_8821C)
  6026. #define BIT_CLEAR_PCIE_MAX_RXDMA_8821C(x) ((x) & (~BITS_PCIE_MAX_RXDMA_8821C))
  6027. #define BIT_GET_PCIE_MAX_RXDMA_8821C(x) \
  6028. (((x) >> BIT_SHIFT_PCIE_MAX_RXDMA_8821C) & \
  6029. BIT_MASK_PCIE_MAX_RXDMA_8821C)
  6030. #define BIT_SET_PCIE_MAX_RXDMA_8821C(x, v) \
  6031. (BIT_CLEAR_PCIE_MAX_RXDMA_8821C(x) | BIT_PCIE_MAX_RXDMA_8821C(v))
  6032. #define BIT_MULRW_8821C BIT(27)
  6033. #define BIT_SHIFT_PCIE_MAX_TXDMA_8821C 24
  6034. #define BIT_MASK_PCIE_MAX_TXDMA_8821C 0x7
  6035. #define BIT_PCIE_MAX_TXDMA_8821C(x) \
  6036. (((x) & BIT_MASK_PCIE_MAX_TXDMA_8821C) \
  6037. << BIT_SHIFT_PCIE_MAX_TXDMA_8821C)
  6038. #define BITS_PCIE_MAX_TXDMA_8821C \
  6039. (BIT_MASK_PCIE_MAX_TXDMA_8821C << BIT_SHIFT_PCIE_MAX_TXDMA_8821C)
  6040. #define BIT_CLEAR_PCIE_MAX_TXDMA_8821C(x) ((x) & (~BITS_PCIE_MAX_TXDMA_8821C))
  6041. #define BIT_GET_PCIE_MAX_TXDMA_8821C(x) \
  6042. (((x) >> BIT_SHIFT_PCIE_MAX_TXDMA_8821C) & \
  6043. BIT_MASK_PCIE_MAX_TXDMA_8821C)
  6044. #define BIT_SET_PCIE_MAX_TXDMA_8821C(x, v) \
  6045. (BIT_CLEAR_PCIE_MAX_TXDMA_8821C(x) | BIT_PCIE_MAX_TXDMA_8821C(v))
  6046. #define BIT_EN_CPL_TIMEOUT_PS_8821C BIT(22)
  6047. #define BIT_REG_TXDMA_FAIL_PS_8821C BIT(21)
  6048. #define BIT_PCIE_RST_TRXDMA_INTF_8821C BIT(20)
  6049. #define BIT_EN_HWENTR_L1_8821C BIT(19)
  6050. #define BIT_EN_ADV_CLKGATE_8821C BIT(18)
  6051. #define BIT_PCIE_EN_SWENT_L23_8821C BIT(17)
  6052. #define BIT_PCIE_EN_HWEXT_L1_8821C BIT(16)
  6053. #define BIT_RX_CLOSE_EN_8821C BIT(15)
  6054. #define BIT_STOP_BCNQ_8821C BIT(14)
  6055. #define BIT_STOP_MGQ_8821C BIT(13)
  6056. #define BIT_STOP_VOQ_8821C BIT(12)
  6057. #define BIT_STOP_VIQ_8821C BIT(11)
  6058. #define BIT_STOP_BEQ_8821C BIT(10)
  6059. #define BIT_STOP_BKQ_8821C BIT(9)
  6060. #define BIT_STOP_RXQ_8821C BIT(8)
  6061. #define BIT_STOP_HI7Q_8821C BIT(7)
  6062. #define BIT_STOP_HI6Q_8821C BIT(6)
  6063. #define BIT_STOP_HI5Q_8821C BIT(5)
  6064. #define BIT_STOP_HI4Q_8821C BIT(4)
  6065. #define BIT_STOP_HI3Q_8821C BIT(3)
  6066. #define BIT_STOP_HI2Q_8821C BIT(2)
  6067. #define BIT_STOP_HI1Q_8821C BIT(1)
  6068. #define BIT_STOP_HI0Q_8821C BIT(0)
  6069. /* 2 REG_INT_MIG_8821C */
  6070. #define BIT_SHIFT_TXTTIMER_MATCH_NUM_8821C 28
  6071. #define BIT_MASK_TXTTIMER_MATCH_NUM_8821C 0xf
  6072. #define BIT_TXTTIMER_MATCH_NUM_8821C(x) \
  6073. (((x) & BIT_MASK_TXTTIMER_MATCH_NUM_8821C) \
  6074. << BIT_SHIFT_TXTTIMER_MATCH_NUM_8821C)
  6075. #define BITS_TXTTIMER_MATCH_NUM_8821C \
  6076. (BIT_MASK_TXTTIMER_MATCH_NUM_8821C \
  6077. << BIT_SHIFT_TXTTIMER_MATCH_NUM_8821C)
  6078. #define BIT_CLEAR_TXTTIMER_MATCH_NUM_8821C(x) \
  6079. ((x) & (~BITS_TXTTIMER_MATCH_NUM_8821C))
  6080. #define BIT_GET_TXTTIMER_MATCH_NUM_8821C(x) \
  6081. (((x) >> BIT_SHIFT_TXTTIMER_MATCH_NUM_8821C) & \
  6082. BIT_MASK_TXTTIMER_MATCH_NUM_8821C)
  6083. #define BIT_SET_TXTTIMER_MATCH_NUM_8821C(x, v) \
  6084. (BIT_CLEAR_TXTTIMER_MATCH_NUM_8821C(x) | \
  6085. BIT_TXTTIMER_MATCH_NUM_8821C(v))
  6086. #define BIT_SHIFT_TXPKT_NUM_MATCH_8821C 24
  6087. #define BIT_MASK_TXPKT_NUM_MATCH_8821C 0xf
  6088. #define BIT_TXPKT_NUM_MATCH_8821C(x) \
  6089. (((x) & BIT_MASK_TXPKT_NUM_MATCH_8821C) \
  6090. << BIT_SHIFT_TXPKT_NUM_MATCH_8821C)
  6091. #define BITS_TXPKT_NUM_MATCH_8821C \
  6092. (BIT_MASK_TXPKT_NUM_MATCH_8821C << BIT_SHIFT_TXPKT_NUM_MATCH_8821C)
  6093. #define BIT_CLEAR_TXPKT_NUM_MATCH_8821C(x) ((x) & (~BITS_TXPKT_NUM_MATCH_8821C))
  6094. #define BIT_GET_TXPKT_NUM_MATCH_8821C(x) \
  6095. (((x) >> BIT_SHIFT_TXPKT_NUM_MATCH_8821C) & \
  6096. BIT_MASK_TXPKT_NUM_MATCH_8821C)
  6097. #define BIT_SET_TXPKT_NUM_MATCH_8821C(x, v) \
  6098. (BIT_CLEAR_TXPKT_NUM_MATCH_8821C(x) | BIT_TXPKT_NUM_MATCH_8821C(v))
  6099. #define BIT_SHIFT_RXTTIMER_MATCH_NUM_8821C 20
  6100. #define BIT_MASK_RXTTIMER_MATCH_NUM_8821C 0xf
  6101. #define BIT_RXTTIMER_MATCH_NUM_8821C(x) \
  6102. (((x) & BIT_MASK_RXTTIMER_MATCH_NUM_8821C) \
  6103. << BIT_SHIFT_RXTTIMER_MATCH_NUM_8821C)
  6104. #define BITS_RXTTIMER_MATCH_NUM_8821C \
  6105. (BIT_MASK_RXTTIMER_MATCH_NUM_8821C \
  6106. << BIT_SHIFT_RXTTIMER_MATCH_NUM_8821C)
  6107. #define BIT_CLEAR_RXTTIMER_MATCH_NUM_8821C(x) \
  6108. ((x) & (~BITS_RXTTIMER_MATCH_NUM_8821C))
  6109. #define BIT_GET_RXTTIMER_MATCH_NUM_8821C(x) \
  6110. (((x) >> BIT_SHIFT_RXTTIMER_MATCH_NUM_8821C) & \
  6111. BIT_MASK_RXTTIMER_MATCH_NUM_8821C)
  6112. #define BIT_SET_RXTTIMER_MATCH_NUM_8821C(x, v) \
  6113. (BIT_CLEAR_RXTTIMER_MATCH_NUM_8821C(x) | \
  6114. BIT_RXTTIMER_MATCH_NUM_8821C(v))
  6115. #define BIT_SHIFT_RXPKT_NUM_MATCH_8821C 16
  6116. #define BIT_MASK_RXPKT_NUM_MATCH_8821C 0xf
  6117. #define BIT_RXPKT_NUM_MATCH_8821C(x) \
  6118. (((x) & BIT_MASK_RXPKT_NUM_MATCH_8821C) \
  6119. << BIT_SHIFT_RXPKT_NUM_MATCH_8821C)
  6120. #define BITS_RXPKT_NUM_MATCH_8821C \
  6121. (BIT_MASK_RXPKT_NUM_MATCH_8821C << BIT_SHIFT_RXPKT_NUM_MATCH_8821C)
  6122. #define BIT_CLEAR_RXPKT_NUM_MATCH_8821C(x) ((x) & (~BITS_RXPKT_NUM_MATCH_8821C))
  6123. #define BIT_GET_RXPKT_NUM_MATCH_8821C(x) \
  6124. (((x) >> BIT_SHIFT_RXPKT_NUM_MATCH_8821C) & \
  6125. BIT_MASK_RXPKT_NUM_MATCH_8821C)
  6126. #define BIT_SET_RXPKT_NUM_MATCH_8821C(x, v) \
  6127. (BIT_CLEAR_RXPKT_NUM_MATCH_8821C(x) | BIT_RXPKT_NUM_MATCH_8821C(v))
  6128. #define BIT_SHIFT_MIGRATE_TIMER_8821C 0
  6129. #define BIT_MASK_MIGRATE_TIMER_8821C 0xffff
  6130. #define BIT_MIGRATE_TIMER_8821C(x) \
  6131. (((x) & BIT_MASK_MIGRATE_TIMER_8821C) << BIT_SHIFT_MIGRATE_TIMER_8821C)
  6132. #define BITS_MIGRATE_TIMER_8821C \
  6133. (BIT_MASK_MIGRATE_TIMER_8821C << BIT_SHIFT_MIGRATE_TIMER_8821C)
  6134. #define BIT_CLEAR_MIGRATE_TIMER_8821C(x) ((x) & (~BITS_MIGRATE_TIMER_8821C))
  6135. #define BIT_GET_MIGRATE_TIMER_8821C(x) \
  6136. (((x) >> BIT_SHIFT_MIGRATE_TIMER_8821C) & BIT_MASK_MIGRATE_TIMER_8821C)
  6137. #define BIT_SET_MIGRATE_TIMER_8821C(x, v) \
  6138. (BIT_CLEAR_MIGRATE_TIMER_8821C(x) | BIT_MIGRATE_TIMER_8821C(v))
  6139. /* 2 REG_BCNQ_TXBD_DESA_8821C */
  6140. #define BIT_SHIFT_BCNQ_TXBD_DESA_8821C 0
  6141. #define BIT_MASK_BCNQ_TXBD_DESA_8821C 0xffffffffffffffffL
  6142. #define BIT_BCNQ_TXBD_DESA_8821C(x) \
  6143. (((x) & BIT_MASK_BCNQ_TXBD_DESA_8821C) \
  6144. << BIT_SHIFT_BCNQ_TXBD_DESA_8821C)
  6145. #define BITS_BCNQ_TXBD_DESA_8821C \
  6146. (BIT_MASK_BCNQ_TXBD_DESA_8821C << BIT_SHIFT_BCNQ_TXBD_DESA_8821C)
  6147. #define BIT_CLEAR_BCNQ_TXBD_DESA_8821C(x) ((x) & (~BITS_BCNQ_TXBD_DESA_8821C))
  6148. #define BIT_GET_BCNQ_TXBD_DESA_8821C(x) \
  6149. (((x) >> BIT_SHIFT_BCNQ_TXBD_DESA_8821C) & \
  6150. BIT_MASK_BCNQ_TXBD_DESA_8821C)
  6151. #define BIT_SET_BCNQ_TXBD_DESA_8821C(x, v) \
  6152. (BIT_CLEAR_BCNQ_TXBD_DESA_8821C(x) | BIT_BCNQ_TXBD_DESA_8821C(v))
  6153. /* 2 REG_MGQ_TXBD_DESA_8821C */
  6154. #define BIT_SHIFT_MGQ_TXBD_DESA_8821C 0
  6155. #define BIT_MASK_MGQ_TXBD_DESA_8821C 0xffffffffffffffffL
  6156. #define BIT_MGQ_TXBD_DESA_8821C(x) \
  6157. (((x) & BIT_MASK_MGQ_TXBD_DESA_8821C) << BIT_SHIFT_MGQ_TXBD_DESA_8821C)
  6158. #define BITS_MGQ_TXBD_DESA_8821C \
  6159. (BIT_MASK_MGQ_TXBD_DESA_8821C << BIT_SHIFT_MGQ_TXBD_DESA_8821C)
  6160. #define BIT_CLEAR_MGQ_TXBD_DESA_8821C(x) ((x) & (~BITS_MGQ_TXBD_DESA_8821C))
  6161. #define BIT_GET_MGQ_TXBD_DESA_8821C(x) \
  6162. (((x) >> BIT_SHIFT_MGQ_TXBD_DESA_8821C) & BIT_MASK_MGQ_TXBD_DESA_8821C)
  6163. #define BIT_SET_MGQ_TXBD_DESA_8821C(x, v) \
  6164. (BIT_CLEAR_MGQ_TXBD_DESA_8821C(x) | BIT_MGQ_TXBD_DESA_8821C(v))
  6165. /* 2 REG_VOQ_TXBD_DESA_8821C */
  6166. #define BIT_SHIFT_VOQ_TXBD_DESA_8821C 0
  6167. #define BIT_MASK_VOQ_TXBD_DESA_8821C 0xffffffffffffffffL
  6168. #define BIT_VOQ_TXBD_DESA_8821C(x) \
  6169. (((x) & BIT_MASK_VOQ_TXBD_DESA_8821C) << BIT_SHIFT_VOQ_TXBD_DESA_8821C)
  6170. #define BITS_VOQ_TXBD_DESA_8821C \
  6171. (BIT_MASK_VOQ_TXBD_DESA_8821C << BIT_SHIFT_VOQ_TXBD_DESA_8821C)
  6172. #define BIT_CLEAR_VOQ_TXBD_DESA_8821C(x) ((x) & (~BITS_VOQ_TXBD_DESA_8821C))
  6173. #define BIT_GET_VOQ_TXBD_DESA_8821C(x) \
  6174. (((x) >> BIT_SHIFT_VOQ_TXBD_DESA_8821C) & BIT_MASK_VOQ_TXBD_DESA_8821C)
  6175. #define BIT_SET_VOQ_TXBD_DESA_8821C(x, v) \
  6176. (BIT_CLEAR_VOQ_TXBD_DESA_8821C(x) | BIT_VOQ_TXBD_DESA_8821C(v))
  6177. /* 2 REG_VIQ_TXBD_DESA_8821C */
  6178. #define BIT_SHIFT_VIQ_TXBD_DESA_8821C 0
  6179. #define BIT_MASK_VIQ_TXBD_DESA_8821C 0xffffffffffffffffL
  6180. #define BIT_VIQ_TXBD_DESA_8821C(x) \
  6181. (((x) & BIT_MASK_VIQ_TXBD_DESA_8821C) << BIT_SHIFT_VIQ_TXBD_DESA_8821C)
  6182. #define BITS_VIQ_TXBD_DESA_8821C \
  6183. (BIT_MASK_VIQ_TXBD_DESA_8821C << BIT_SHIFT_VIQ_TXBD_DESA_8821C)
  6184. #define BIT_CLEAR_VIQ_TXBD_DESA_8821C(x) ((x) & (~BITS_VIQ_TXBD_DESA_8821C))
  6185. #define BIT_GET_VIQ_TXBD_DESA_8821C(x) \
  6186. (((x) >> BIT_SHIFT_VIQ_TXBD_DESA_8821C) & BIT_MASK_VIQ_TXBD_DESA_8821C)
  6187. #define BIT_SET_VIQ_TXBD_DESA_8821C(x, v) \
  6188. (BIT_CLEAR_VIQ_TXBD_DESA_8821C(x) | BIT_VIQ_TXBD_DESA_8821C(v))
  6189. /* 2 REG_BEQ_TXBD_DESA_8821C */
  6190. #define BIT_SHIFT_BEQ_TXBD_DESA_8821C 0
  6191. #define BIT_MASK_BEQ_TXBD_DESA_8821C 0xffffffffffffffffL
  6192. #define BIT_BEQ_TXBD_DESA_8821C(x) \
  6193. (((x) & BIT_MASK_BEQ_TXBD_DESA_8821C) << BIT_SHIFT_BEQ_TXBD_DESA_8821C)
  6194. #define BITS_BEQ_TXBD_DESA_8821C \
  6195. (BIT_MASK_BEQ_TXBD_DESA_8821C << BIT_SHIFT_BEQ_TXBD_DESA_8821C)
  6196. #define BIT_CLEAR_BEQ_TXBD_DESA_8821C(x) ((x) & (~BITS_BEQ_TXBD_DESA_8821C))
  6197. #define BIT_GET_BEQ_TXBD_DESA_8821C(x) \
  6198. (((x) >> BIT_SHIFT_BEQ_TXBD_DESA_8821C) & BIT_MASK_BEQ_TXBD_DESA_8821C)
  6199. #define BIT_SET_BEQ_TXBD_DESA_8821C(x, v) \
  6200. (BIT_CLEAR_BEQ_TXBD_DESA_8821C(x) | BIT_BEQ_TXBD_DESA_8821C(v))
  6201. /* 2 REG_BKQ_TXBD_DESA_8821C */
  6202. #define BIT_SHIFT_BKQ_TXBD_DESA_8821C 0
  6203. #define BIT_MASK_BKQ_TXBD_DESA_8821C 0xffffffffffffffffL
  6204. #define BIT_BKQ_TXBD_DESA_8821C(x) \
  6205. (((x) & BIT_MASK_BKQ_TXBD_DESA_8821C) << BIT_SHIFT_BKQ_TXBD_DESA_8821C)
  6206. #define BITS_BKQ_TXBD_DESA_8821C \
  6207. (BIT_MASK_BKQ_TXBD_DESA_8821C << BIT_SHIFT_BKQ_TXBD_DESA_8821C)
  6208. #define BIT_CLEAR_BKQ_TXBD_DESA_8821C(x) ((x) & (~BITS_BKQ_TXBD_DESA_8821C))
  6209. #define BIT_GET_BKQ_TXBD_DESA_8821C(x) \
  6210. (((x) >> BIT_SHIFT_BKQ_TXBD_DESA_8821C) & BIT_MASK_BKQ_TXBD_DESA_8821C)
  6211. #define BIT_SET_BKQ_TXBD_DESA_8821C(x, v) \
  6212. (BIT_CLEAR_BKQ_TXBD_DESA_8821C(x) | BIT_BKQ_TXBD_DESA_8821C(v))
  6213. /* 2 REG_RXQ_RXBD_DESA_8821C */
  6214. #define BIT_SHIFT_RXQ_RXBD_DESA_8821C 0
  6215. #define BIT_MASK_RXQ_RXBD_DESA_8821C 0xffffffffffffffffL
  6216. #define BIT_RXQ_RXBD_DESA_8821C(x) \
  6217. (((x) & BIT_MASK_RXQ_RXBD_DESA_8821C) << BIT_SHIFT_RXQ_RXBD_DESA_8821C)
  6218. #define BITS_RXQ_RXBD_DESA_8821C \
  6219. (BIT_MASK_RXQ_RXBD_DESA_8821C << BIT_SHIFT_RXQ_RXBD_DESA_8821C)
  6220. #define BIT_CLEAR_RXQ_RXBD_DESA_8821C(x) ((x) & (~BITS_RXQ_RXBD_DESA_8821C))
  6221. #define BIT_GET_RXQ_RXBD_DESA_8821C(x) \
  6222. (((x) >> BIT_SHIFT_RXQ_RXBD_DESA_8821C) & BIT_MASK_RXQ_RXBD_DESA_8821C)
  6223. #define BIT_SET_RXQ_RXBD_DESA_8821C(x, v) \
  6224. (BIT_CLEAR_RXQ_RXBD_DESA_8821C(x) | BIT_RXQ_RXBD_DESA_8821C(v))
  6225. /* 2 REG_HI0Q_TXBD_DESA_8821C */
  6226. #define BIT_SHIFT_HI0Q_TXBD_DESA_8821C 0
  6227. #define BIT_MASK_HI0Q_TXBD_DESA_8821C 0xffffffffffffffffL
  6228. #define BIT_HI0Q_TXBD_DESA_8821C(x) \
  6229. (((x) & BIT_MASK_HI0Q_TXBD_DESA_8821C) \
  6230. << BIT_SHIFT_HI0Q_TXBD_DESA_8821C)
  6231. #define BITS_HI0Q_TXBD_DESA_8821C \
  6232. (BIT_MASK_HI0Q_TXBD_DESA_8821C << BIT_SHIFT_HI0Q_TXBD_DESA_8821C)
  6233. #define BIT_CLEAR_HI0Q_TXBD_DESA_8821C(x) ((x) & (~BITS_HI0Q_TXBD_DESA_8821C))
  6234. #define BIT_GET_HI0Q_TXBD_DESA_8821C(x) \
  6235. (((x) >> BIT_SHIFT_HI0Q_TXBD_DESA_8821C) & \
  6236. BIT_MASK_HI0Q_TXBD_DESA_8821C)
  6237. #define BIT_SET_HI0Q_TXBD_DESA_8821C(x, v) \
  6238. (BIT_CLEAR_HI0Q_TXBD_DESA_8821C(x) | BIT_HI0Q_TXBD_DESA_8821C(v))
  6239. /* 2 REG_HI1Q_TXBD_DESA_8821C */
  6240. #define BIT_SHIFT_HI1Q_TXBD_DESA_8821C 0
  6241. #define BIT_MASK_HI1Q_TXBD_DESA_8821C 0xffffffffffffffffL
  6242. #define BIT_HI1Q_TXBD_DESA_8821C(x) \
  6243. (((x) & BIT_MASK_HI1Q_TXBD_DESA_8821C) \
  6244. << BIT_SHIFT_HI1Q_TXBD_DESA_8821C)
  6245. #define BITS_HI1Q_TXBD_DESA_8821C \
  6246. (BIT_MASK_HI1Q_TXBD_DESA_8821C << BIT_SHIFT_HI1Q_TXBD_DESA_8821C)
  6247. #define BIT_CLEAR_HI1Q_TXBD_DESA_8821C(x) ((x) & (~BITS_HI1Q_TXBD_DESA_8821C))
  6248. #define BIT_GET_HI1Q_TXBD_DESA_8821C(x) \
  6249. (((x) >> BIT_SHIFT_HI1Q_TXBD_DESA_8821C) & \
  6250. BIT_MASK_HI1Q_TXBD_DESA_8821C)
  6251. #define BIT_SET_HI1Q_TXBD_DESA_8821C(x, v) \
  6252. (BIT_CLEAR_HI1Q_TXBD_DESA_8821C(x) | BIT_HI1Q_TXBD_DESA_8821C(v))
  6253. /* 2 REG_HI2Q_TXBD_DESA_8821C */
  6254. #define BIT_SHIFT_HI2Q_TXBD_DESA_8821C 0
  6255. #define BIT_MASK_HI2Q_TXBD_DESA_8821C 0xffffffffffffffffL
  6256. #define BIT_HI2Q_TXBD_DESA_8821C(x) \
  6257. (((x) & BIT_MASK_HI2Q_TXBD_DESA_8821C) \
  6258. << BIT_SHIFT_HI2Q_TXBD_DESA_8821C)
  6259. #define BITS_HI2Q_TXBD_DESA_8821C \
  6260. (BIT_MASK_HI2Q_TXBD_DESA_8821C << BIT_SHIFT_HI2Q_TXBD_DESA_8821C)
  6261. #define BIT_CLEAR_HI2Q_TXBD_DESA_8821C(x) ((x) & (~BITS_HI2Q_TXBD_DESA_8821C))
  6262. #define BIT_GET_HI2Q_TXBD_DESA_8821C(x) \
  6263. (((x) >> BIT_SHIFT_HI2Q_TXBD_DESA_8821C) & \
  6264. BIT_MASK_HI2Q_TXBD_DESA_8821C)
  6265. #define BIT_SET_HI2Q_TXBD_DESA_8821C(x, v) \
  6266. (BIT_CLEAR_HI2Q_TXBD_DESA_8821C(x) | BIT_HI2Q_TXBD_DESA_8821C(v))
  6267. /* 2 REG_HI3Q_TXBD_DESA_8821C */
  6268. #define BIT_SHIFT_HI3Q_TXBD_DESA_8821C 0
  6269. #define BIT_MASK_HI3Q_TXBD_DESA_8821C 0xffffffffffffffffL
  6270. #define BIT_HI3Q_TXBD_DESA_8821C(x) \
  6271. (((x) & BIT_MASK_HI3Q_TXBD_DESA_8821C) \
  6272. << BIT_SHIFT_HI3Q_TXBD_DESA_8821C)
  6273. #define BITS_HI3Q_TXBD_DESA_8821C \
  6274. (BIT_MASK_HI3Q_TXBD_DESA_8821C << BIT_SHIFT_HI3Q_TXBD_DESA_8821C)
  6275. #define BIT_CLEAR_HI3Q_TXBD_DESA_8821C(x) ((x) & (~BITS_HI3Q_TXBD_DESA_8821C))
  6276. #define BIT_GET_HI3Q_TXBD_DESA_8821C(x) \
  6277. (((x) >> BIT_SHIFT_HI3Q_TXBD_DESA_8821C) & \
  6278. BIT_MASK_HI3Q_TXBD_DESA_8821C)
  6279. #define BIT_SET_HI3Q_TXBD_DESA_8821C(x, v) \
  6280. (BIT_CLEAR_HI3Q_TXBD_DESA_8821C(x) | BIT_HI3Q_TXBD_DESA_8821C(v))
  6281. /* 2 REG_HI4Q_TXBD_DESA_8821C */
  6282. #define BIT_SHIFT_HI4Q_TXBD_DESA_8821C 0
  6283. #define BIT_MASK_HI4Q_TXBD_DESA_8821C 0xffffffffffffffffL
  6284. #define BIT_HI4Q_TXBD_DESA_8821C(x) \
  6285. (((x) & BIT_MASK_HI4Q_TXBD_DESA_8821C) \
  6286. << BIT_SHIFT_HI4Q_TXBD_DESA_8821C)
  6287. #define BITS_HI4Q_TXBD_DESA_8821C \
  6288. (BIT_MASK_HI4Q_TXBD_DESA_8821C << BIT_SHIFT_HI4Q_TXBD_DESA_8821C)
  6289. #define BIT_CLEAR_HI4Q_TXBD_DESA_8821C(x) ((x) & (~BITS_HI4Q_TXBD_DESA_8821C))
  6290. #define BIT_GET_HI4Q_TXBD_DESA_8821C(x) \
  6291. (((x) >> BIT_SHIFT_HI4Q_TXBD_DESA_8821C) & \
  6292. BIT_MASK_HI4Q_TXBD_DESA_8821C)
  6293. #define BIT_SET_HI4Q_TXBD_DESA_8821C(x, v) \
  6294. (BIT_CLEAR_HI4Q_TXBD_DESA_8821C(x) | BIT_HI4Q_TXBD_DESA_8821C(v))
  6295. /* 2 REG_HI5Q_TXBD_DESA_8821C */
  6296. #define BIT_SHIFT_HI5Q_TXBD_DESA_8821C 0
  6297. #define BIT_MASK_HI5Q_TXBD_DESA_8821C 0xffffffffffffffffL
  6298. #define BIT_HI5Q_TXBD_DESA_8821C(x) \
  6299. (((x) & BIT_MASK_HI5Q_TXBD_DESA_8821C) \
  6300. << BIT_SHIFT_HI5Q_TXBD_DESA_8821C)
  6301. #define BITS_HI5Q_TXBD_DESA_8821C \
  6302. (BIT_MASK_HI5Q_TXBD_DESA_8821C << BIT_SHIFT_HI5Q_TXBD_DESA_8821C)
  6303. #define BIT_CLEAR_HI5Q_TXBD_DESA_8821C(x) ((x) & (~BITS_HI5Q_TXBD_DESA_8821C))
  6304. #define BIT_GET_HI5Q_TXBD_DESA_8821C(x) \
  6305. (((x) >> BIT_SHIFT_HI5Q_TXBD_DESA_8821C) & \
  6306. BIT_MASK_HI5Q_TXBD_DESA_8821C)
  6307. #define BIT_SET_HI5Q_TXBD_DESA_8821C(x, v) \
  6308. (BIT_CLEAR_HI5Q_TXBD_DESA_8821C(x) | BIT_HI5Q_TXBD_DESA_8821C(v))
  6309. /* 2 REG_HI6Q_TXBD_DESA_8821C */
  6310. #define BIT_SHIFT_HI6Q_TXBD_DESA_8821C 0
  6311. #define BIT_MASK_HI6Q_TXBD_DESA_8821C 0xffffffffffffffffL
  6312. #define BIT_HI6Q_TXBD_DESA_8821C(x) \
  6313. (((x) & BIT_MASK_HI6Q_TXBD_DESA_8821C) \
  6314. << BIT_SHIFT_HI6Q_TXBD_DESA_8821C)
  6315. #define BITS_HI6Q_TXBD_DESA_8821C \
  6316. (BIT_MASK_HI6Q_TXBD_DESA_8821C << BIT_SHIFT_HI6Q_TXBD_DESA_8821C)
  6317. #define BIT_CLEAR_HI6Q_TXBD_DESA_8821C(x) ((x) & (~BITS_HI6Q_TXBD_DESA_8821C))
  6318. #define BIT_GET_HI6Q_TXBD_DESA_8821C(x) \
  6319. (((x) >> BIT_SHIFT_HI6Q_TXBD_DESA_8821C) & \
  6320. BIT_MASK_HI6Q_TXBD_DESA_8821C)
  6321. #define BIT_SET_HI6Q_TXBD_DESA_8821C(x, v) \
  6322. (BIT_CLEAR_HI6Q_TXBD_DESA_8821C(x) | BIT_HI6Q_TXBD_DESA_8821C(v))
  6323. /* 2 REG_HI7Q_TXBD_DESA_8821C */
  6324. #define BIT_SHIFT_HI7Q_TXBD_DESA_8821C 0
  6325. #define BIT_MASK_HI7Q_TXBD_DESA_8821C 0xffffffffffffffffL
  6326. #define BIT_HI7Q_TXBD_DESA_8821C(x) \
  6327. (((x) & BIT_MASK_HI7Q_TXBD_DESA_8821C) \
  6328. << BIT_SHIFT_HI7Q_TXBD_DESA_8821C)
  6329. #define BITS_HI7Q_TXBD_DESA_8821C \
  6330. (BIT_MASK_HI7Q_TXBD_DESA_8821C << BIT_SHIFT_HI7Q_TXBD_DESA_8821C)
  6331. #define BIT_CLEAR_HI7Q_TXBD_DESA_8821C(x) ((x) & (~BITS_HI7Q_TXBD_DESA_8821C))
  6332. #define BIT_GET_HI7Q_TXBD_DESA_8821C(x) \
  6333. (((x) >> BIT_SHIFT_HI7Q_TXBD_DESA_8821C) & \
  6334. BIT_MASK_HI7Q_TXBD_DESA_8821C)
  6335. #define BIT_SET_HI7Q_TXBD_DESA_8821C(x, v) \
  6336. (BIT_CLEAR_HI7Q_TXBD_DESA_8821C(x) | BIT_HI7Q_TXBD_DESA_8821C(v))
  6337. /* 2 REG_MGQ_TXBD_NUM_8821C */
  6338. #define BIT_PCIE_MGQ_FLAG_8821C BIT(14)
  6339. #define BIT_SHIFT_MGQ_DESC_MODE_8821C 12
  6340. #define BIT_MASK_MGQ_DESC_MODE_8821C 0x3
  6341. #define BIT_MGQ_DESC_MODE_8821C(x) \
  6342. (((x) & BIT_MASK_MGQ_DESC_MODE_8821C) << BIT_SHIFT_MGQ_DESC_MODE_8821C)
  6343. #define BITS_MGQ_DESC_MODE_8821C \
  6344. (BIT_MASK_MGQ_DESC_MODE_8821C << BIT_SHIFT_MGQ_DESC_MODE_8821C)
  6345. #define BIT_CLEAR_MGQ_DESC_MODE_8821C(x) ((x) & (~BITS_MGQ_DESC_MODE_8821C))
  6346. #define BIT_GET_MGQ_DESC_MODE_8821C(x) \
  6347. (((x) >> BIT_SHIFT_MGQ_DESC_MODE_8821C) & BIT_MASK_MGQ_DESC_MODE_8821C)
  6348. #define BIT_SET_MGQ_DESC_MODE_8821C(x, v) \
  6349. (BIT_CLEAR_MGQ_DESC_MODE_8821C(x) | BIT_MGQ_DESC_MODE_8821C(v))
  6350. #define BIT_SHIFT_MGQ_DESC_NUM_8821C 0
  6351. #define BIT_MASK_MGQ_DESC_NUM_8821C 0xfff
  6352. #define BIT_MGQ_DESC_NUM_8821C(x) \
  6353. (((x) & BIT_MASK_MGQ_DESC_NUM_8821C) << BIT_SHIFT_MGQ_DESC_NUM_8821C)
  6354. #define BITS_MGQ_DESC_NUM_8821C \
  6355. (BIT_MASK_MGQ_DESC_NUM_8821C << BIT_SHIFT_MGQ_DESC_NUM_8821C)
  6356. #define BIT_CLEAR_MGQ_DESC_NUM_8821C(x) ((x) & (~BITS_MGQ_DESC_NUM_8821C))
  6357. #define BIT_GET_MGQ_DESC_NUM_8821C(x) \
  6358. (((x) >> BIT_SHIFT_MGQ_DESC_NUM_8821C) & BIT_MASK_MGQ_DESC_NUM_8821C)
  6359. #define BIT_SET_MGQ_DESC_NUM_8821C(x, v) \
  6360. (BIT_CLEAR_MGQ_DESC_NUM_8821C(x) | BIT_MGQ_DESC_NUM_8821C(v))
  6361. /* 2 REG_RX_RXBD_NUM_8821C */
  6362. #define BIT_SYS_32_64_8821C BIT(15)
  6363. #define BIT_SHIFT_BCNQ_DESC_MODE_8821C 13
  6364. #define BIT_MASK_BCNQ_DESC_MODE_8821C 0x3
  6365. #define BIT_BCNQ_DESC_MODE_8821C(x) \
  6366. (((x) & BIT_MASK_BCNQ_DESC_MODE_8821C) \
  6367. << BIT_SHIFT_BCNQ_DESC_MODE_8821C)
  6368. #define BITS_BCNQ_DESC_MODE_8821C \
  6369. (BIT_MASK_BCNQ_DESC_MODE_8821C << BIT_SHIFT_BCNQ_DESC_MODE_8821C)
  6370. #define BIT_CLEAR_BCNQ_DESC_MODE_8821C(x) ((x) & (~BITS_BCNQ_DESC_MODE_8821C))
  6371. #define BIT_GET_BCNQ_DESC_MODE_8821C(x) \
  6372. (((x) >> BIT_SHIFT_BCNQ_DESC_MODE_8821C) & \
  6373. BIT_MASK_BCNQ_DESC_MODE_8821C)
  6374. #define BIT_SET_BCNQ_DESC_MODE_8821C(x, v) \
  6375. (BIT_CLEAR_BCNQ_DESC_MODE_8821C(x) | BIT_BCNQ_DESC_MODE_8821C(v))
  6376. #define BIT_PCIE_BCNQ_FLAG_8821C BIT(12)
  6377. #define BIT_SHIFT_RXQ_DESC_NUM_8821C 0
  6378. #define BIT_MASK_RXQ_DESC_NUM_8821C 0xfff
  6379. #define BIT_RXQ_DESC_NUM_8821C(x) \
  6380. (((x) & BIT_MASK_RXQ_DESC_NUM_8821C) << BIT_SHIFT_RXQ_DESC_NUM_8821C)
  6381. #define BITS_RXQ_DESC_NUM_8821C \
  6382. (BIT_MASK_RXQ_DESC_NUM_8821C << BIT_SHIFT_RXQ_DESC_NUM_8821C)
  6383. #define BIT_CLEAR_RXQ_DESC_NUM_8821C(x) ((x) & (~BITS_RXQ_DESC_NUM_8821C))
  6384. #define BIT_GET_RXQ_DESC_NUM_8821C(x) \
  6385. (((x) >> BIT_SHIFT_RXQ_DESC_NUM_8821C) & BIT_MASK_RXQ_DESC_NUM_8821C)
  6386. #define BIT_SET_RXQ_DESC_NUM_8821C(x, v) \
  6387. (BIT_CLEAR_RXQ_DESC_NUM_8821C(x) | BIT_RXQ_DESC_NUM_8821C(v))
  6388. /* 2 REG_VOQ_TXBD_NUM_8821C */
  6389. #define BIT_PCIE_VOQ_FLAG_8821C BIT(14)
  6390. #define BIT_SHIFT_VOQ_DESC_MODE_8821C 12
  6391. #define BIT_MASK_VOQ_DESC_MODE_8821C 0x3
  6392. #define BIT_VOQ_DESC_MODE_8821C(x) \
  6393. (((x) & BIT_MASK_VOQ_DESC_MODE_8821C) << BIT_SHIFT_VOQ_DESC_MODE_8821C)
  6394. #define BITS_VOQ_DESC_MODE_8821C \
  6395. (BIT_MASK_VOQ_DESC_MODE_8821C << BIT_SHIFT_VOQ_DESC_MODE_8821C)
  6396. #define BIT_CLEAR_VOQ_DESC_MODE_8821C(x) ((x) & (~BITS_VOQ_DESC_MODE_8821C))
  6397. #define BIT_GET_VOQ_DESC_MODE_8821C(x) \
  6398. (((x) >> BIT_SHIFT_VOQ_DESC_MODE_8821C) & BIT_MASK_VOQ_DESC_MODE_8821C)
  6399. #define BIT_SET_VOQ_DESC_MODE_8821C(x, v) \
  6400. (BIT_CLEAR_VOQ_DESC_MODE_8821C(x) | BIT_VOQ_DESC_MODE_8821C(v))
  6401. #define BIT_SHIFT_VOQ_DESC_NUM_8821C 0
  6402. #define BIT_MASK_VOQ_DESC_NUM_8821C 0xfff
  6403. #define BIT_VOQ_DESC_NUM_8821C(x) \
  6404. (((x) & BIT_MASK_VOQ_DESC_NUM_8821C) << BIT_SHIFT_VOQ_DESC_NUM_8821C)
  6405. #define BITS_VOQ_DESC_NUM_8821C \
  6406. (BIT_MASK_VOQ_DESC_NUM_8821C << BIT_SHIFT_VOQ_DESC_NUM_8821C)
  6407. #define BIT_CLEAR_VOQ_DESC_NUM_8821C(x) ((x) & (~BITS_VOQ_DESC_NUM_8821C))
  6408. #define BIT_GET_VOQ_DESC_NUM_8821C(x) \
  6409. (((x) >> BIT_SHIFT_VOQ_DESC_NUM_8821C) & BIT_MASK_VOQ_DESC_NUM_8821C)
  6410. #define BIT_SET_VOQ_DESC_NUM_8821C(x, v) \
  6411. (BIT_CLEAR_VOQ_DESC_NUM_8821C(x) | BIT_VOQ_DESC_NUM_8821C(v))
  6412. /* 2 REG_VIQ_TXBD_NUM_8821C */
  6413. #define BIT_PCIE_VIQ_FLAG_8821C BIT(14)
  6414. #define BIT_SHIFT_VIQ_DESC_MODE_8821C 12
  6415. #define BIT_MASK_VIQ_DESC_MODE_8821C 0x3
  6416. #define BIT_VIQ_DESC_MODE_8821C(x) \
  6417. (((x) & BIT_MASK_VIQ_DESC_MODE_8821C) << BIT_SHIFT_VIQ_DESC_MODE_8821C)
  6418. #define BITS_VIQ_DESC_MODE_8821C \
  6419. (BIT_MASK_VIQ_DESC_MODE_8821C << BIT_SHIFT_VIQ_DESC_MODE_8821C)
  6420. #define BIT_CLEAR_VIQ_DESC_MODE_8821C(x) ((x) & (~BITS_VIQ_DESC_MODE_8821C))
  6421. #define BIT_GET_VIQ_DESC_MODE_8821C(x) \
  6422. (((x) >> BIT_SHIFT_VIQ_DESC_MODE_8821C) & BIT_MASK_VIQ_DESC_MODE_8821C)
  6423. #define BIT_SET_VIQ_DESC_MODE_8821C(x, v) \
  6424. (BIT_CLEAR_VIQ_DESC_MODE_8821C(x) | BIT_VIQ_DESC_MODE_8821C(v))
  6425. #define BIT_SHIFT_VIQ_DESC_NUM_8821C 0
  6426. #define BIT_MASK_VIQ_DESC_NUM_8821C 0xfff
  6427. #define BIT_VIQ_DESC_NUM_8821C(x) \
  6428. (((x) & BIT_MASK_VIQ_DESC_NUM_8821C) << BIT_SHIFT_VIQ_DESC_NUM_8821C)
  6429. #define BITS_VIQ_DESC_NUM_8821C \
  6430. (BIT_MASK_VIQ_DESC_NUM_8821C << BIT_SHIFT_VIQ_DESC_NUM_8821C)
  6431. #define BIT_CLEAR_VIQ_DESC_NUM_8821C(x) ((x) & (~BITS_VIQ_DESC_NUM_8821C))
  6432. #define BIT_GET_VIQ_DESC_NUM_8821C(x) \
  6433. (((x) >> BIT_SHIFT_VIQ_DESC_NUM_8821C) & BIT_MASK_VIQ_DESC_NUM_8821C)
  6434. #define BIT_SET_VIQ_DESC_NUM_8821C(x, v) \
  6435. (BIT_CLEAR_VIQ_DESC_NUM_8821C(x) | BIT_VIQ_DESC_NUM_8821C(v))
  6436. /* 2 REG_BEQ_TXBD_NUM_8821C */
  6437. #define BIT_PCIE_BEQ_FLAG_8821C BIT(14)
  6438. #define BIT_SHIFT_BEQ_DESC_MODE_8821C 12
  6439. #define BIT_MASK_BEQ_DESC_MODE_8821C 0x3
  6440. #define BIT_BEQ_DESC_MODE_8821C(x) \
  6441. (((x) & BIT_MASK_BEQ_DESC_MODE_8821C) << BIT_SHIFT_BEQ_DESC_MODE_8821C)
  6442. #define BITS_BEQ_DESC_MODE_8821C \
  6443. (BIT_MASK_BEQ_DESC_MODE_8821C << BIT_SHIFT_BEQ_DESC_MODE_8821C)
  6444. #define BIT_CLEAR_BEQ_DESC_MODE_8821C(x) ((x) & (~BITS_BEQ_DESC_MODE_8821C))
  6445. #define BIT_GET_BEQ_DESC_MODE_8821C(x) \
  6446. (((x) >> BIT_SHIFT_BEQ_DESC_MODE_8821C) & BIT_MASK_BEQ_DESC_MODE_8821C)
  6447. #define BIT_SET_BEQ_DESC_MODE_8821C(x, v) \
  6448. (BIT_CLEAR_BEQ_DESC_MODE_8821C(x) | BIT_BEQ_DESC_MODE_8821C(v))
  6449. #define BIT_SHIFT_BEQ_DESC_NUM_8821C 0
  6450. #define BIT_MASK_BEQ_DESC_NUM_8821C 0xfff
  6451. #define BIT_BEQ_DESC_NUM_8821C(x) \
  6452. (((x) & BIT_MASK_BEQ_DESC_NUM_8821C) << BIT_SHIFT_BEQ_DESC_NUM_8821C)
  6453. #define BITS_BEQ_DESC_NUM_8821C \
  6454. (BIT_MASK_BEQ_DESC_NUM_8821C << BIT_SHIFT_BEQ_DESC_NUM_8821C)
  6455. #define BIT_CLEAR_BEQ_DESC_NUM_8821C(x) ((x) & (~BITS_BEQ_DESC_NUM_8821C))
  6456. #define BIT_GET_BEQ_DESC_NUM_8821C(x) \
  6457. (((x) >> BIT_SHIFT_BEQ_DESC_NUM_8821C) & BIT_MASK_BEQ_DESC_NUM_8821C)
  6458. #define BIT_SET_BEQ_DESC_NUM_8821C(x, v) \
  6459. (BIT_CLEAR_BEQ_DESC_NUM_8821C(x) | BIT_BEQ_DESC_NUM_8821C(v))
  6460. /* 2 REG_BKQ_TXBD_NUM_8821C */
  6461. #define BIT_PCIE_BKQ_FLAG_8821C BIT(14)
  6462. #define BIT_SHIFT_BKQ_DESC_MODE_8821C 12
  6463. #define BIT_MASK_BKQ_DESC_MODE_8821C 0x3
  6464. #define BIT_BKQ_DESC_MODE_8821C(x) \
  6465. (((x) & BIT_MASK_BKQ_DESC_MODE_8821C) << BIT_SHIFT_BKQ_DESC_MODE_8821C)
  6466. #define BITS_BKQ_DESC_MODE_8821C \
  6467. (BIT_MASK_BKQ_DESC_MODE_8821C << BIT_SHIFT_BKQ_DESC_MODE_8821C)
  6468. #define BIT_CLEAR_BKQ_DESC_MODE_8821C(x) ((x) & (~BITS_BKQ_DESC_MODE_8821C))
  6469. #define BIT_GET_BKQ_DESC_MODE_8821C(x) \
  6470. (((x) >> BIT_SHIFT_BKQ_DESC_MODE_8821C) & BIT_MASK_BKQ_DESC_MODE_8821C)
  6471. #define BIT_SET_BKQ_DESC_MODE_8821C(x, v) \
  6472. (BIT_CLEAR_BKQ_DESC_MODE_8821C(x) | BIT_BKQ_DESC_MODE_8821C(v))
  6473. #define BIT_SHIFT_BKQ_DESC_NUM_8821C 0
  6474. #define BIT_MASK_BKQ_DESC_NUM_8821C 0xfff
  6475. #define BIT_BKQ_DESC_NUM_8821C(x) \
  6476. (((x) & BIT_MASK_BKQ_DESC_NUM_8821C) << BIT_SHIFT_BKQ_DESC_NUM_8821C)
  6477. #define BITS_BKQ_DESC_NUM_8821C \
  6478. (BIT_MASK_BKQ_DESC_NUM_8821C << BIT_SHIFT_BKQ_DESC_NUM_8821C)
  6479. #define BIT_CLEAR_BKQ_DESC_NUM_8821C(x) ((x) & (~BITS_BKQ_DESC_NUM_8821C))
  6480. #define BIT_GET_BKQ_DESC_NUM_8821C(x) \
  6481. (((x) >> BIT_SHIFT_BKQ_DESC_NUM_8821C) & BIT_MASK_BKQ_DESC_NUM_8821C)
  6482. #define BIT_SET_BKQ_DESC_NUM_8821C(x, v) \
  6483. (BIT_CLEAR_BKQ_DESC_NUM_8821C(x) | BIT_BKQ_DESC_NUM_8821C(v))
  6484. /* 2 REG_HI0Q_TXBD_NUM_8821C */
  6485. #define BIT_HI0Q_FLAG_8821C BIT(14)
  6486. #define BIT_SHIFT_HI0Q_DESC_MODE_8821C 12
  6487. #define BIT_MASK_HI0Q_DESC_MODE_8821C 0x3
  6488. #define BIT_HI0Q_DESC_MODE_8821C(x) \
  6489. (((x) & BIT_MASK_HI0Q_DESC_MODE_8821C) \
  6490. << BIT_SHIFT_HI0Q_DESC_MODE_8821C)
  6491. #define BITS_HI0Q_DESC_MODE_8821C \
  6492. (BIT_MASK_HI0Q_DESC_MODE_8821C << BIT_SHIFT_HI0Q_DESC_MODE_8821C)
  6493. #define BIT_CLEAR_HI0Q_DESC_MODE_8821C(x) ((x) & (~BITS_HI0Q_DESC_MODE_8821C))
  6494. #define BIT_GET_HI0Q_DESC_MODE_8821C(x) \
  6495. (((x) >> BIT_SHIFT_HI0Q_DESC_MODE_8821C) & \
  6496. BIT_MASK_HI0Q_DESC_MODE_8821C)
  6497. #define BIT_SET_HI0Q_DESC_MODE_8821C(x, v) \
  6498. (BIT_CLEAR_HI0Q_DESC_MODE_8821C(x) | BIT_HI0Q_DESC_MODE_8821C(v))
  6499. #define BIT_SHIFT_HI0Q_DESC_NUM_8821C 0
  6500. #define BIT_MASK_HI0Q_DESC_NUM_8821C 0xfff
  6501. #define BIT_HI0Q_DESC_NUM_8821C(x) \
  6502. (((x) & BIT_MASK_HI0Q_DESC_NUM_8821C) << BIT_SHIFT_HI0Q_DESC_NUM_8821C)
  6503. #define BITS_HI0Q_DESC_NUM_8821C \
  6504. (BIT_MASK_HI0Q_DESC_NUM_8821C << BIT_SHIFT_HI0Q_DESC_NUM_8821C)
  6505. #define BIT_CLEAR_HI0Q_DESC_NUM_8821C(x) ((x) & (~BITS_HI0Q_DESC_NUM_8821C))
  6506. #define BIT_GET_HI0Q_DESC_NUM_8821C(x) \
  6507. (((x) >> BIT_SHIFT_HI0Q_DESC_NUM_8821C) & BIT_MASK_HI0Q_DESC_NUM_8821C)
  6508. #define BIT_SET_HI0Q_DESC_NUM_8821C(x, v) \
  6509. (BIT_CLEAR_HI0Q_DESC_NUM_8821C(x) | BIT_HI0Q_DESC_NUM_8821C(v))
  6510. /* 2 REG_HI1Q_TXBD_NUM_8821C */
  6511. #define BIT_HI1Q_FLAG_8821C BIT(14)
  6512. #define BIT_SHIFT_HI1Q_DESC_MODE_8821C 12
  6513. #define BIT_MASK_HI1Q_DESC_MODE_8821C 0x3
  6514. #define BIT_HI1Q_DESC_MODE_8821C(x) \
  6515. (((x) & BIT_MASK_HI1Q_DESC_MODE_8821C) \
  6516. << BIT_SHIFT_HI1Q_DESC_MODE_8821C)
  6517. #define BITS_HI1Q_DESC_MODE_8821C \
  6518. (BIT_MASK_HI1Q_DESC_MODE_8821C << BIT_SHIFT_HI1Q_DESC_MODE_8821C)
  6519. #define BIT_CLEAR_HI1Q_DESC_MODE_8821C(x) ((x) & (~BITS_HI1Q_DESC_MODE_8821C))
  6520. #define BIT_GET_HI1Q_DESC_MODE_8821C(x) \
  6521. (((x) >> BIT_SHIFT_HI1Q_DESC_MODE_8821C) & \
  6522. BIT_MASK_HI1Q_DESC_MODE_8821C)
  6523. #define BIT_SET_HI1Q_DESC_MODE_8821C(x, v) \
  6524. (BIT_CLEAR_HI1Q_DESC_MODE_8821C(x) | BIT_HI1Q_DESC_MODE_8821C(v))
  6525. #define BIT_SHIFT_HI1Q_DESC_NUM_8821C 0
  6526. #define BIT_MASK_HI1Q_DESC_NUM_8821C 0xfff
  6527. #define BIT_HI1Q_DESC_NUM_8821C(x) \
  6528. (((x) & BIT_MASK_HI1Q_DESC_NUM_8821C) << BIT_SHIFT_HI1Q_DESC_NUM_8821C)
  6529. #define BITS_HI1Q_DESC_NUM_8821C \
  6530. (BIT_MASK_HI1Q_DESC_NUM_8821C << BIT_SHIFT_HI1Q_DESC_NUM_8821C)
  6531. #define BIT_CLEAR_HI1Q_DESC_NUM_8821C(x) ((x) & (~BITS_HI1Q_DESC_NUM_8821C))
  6532. #define BIT_GET_HI1Q_DESC_NUM_8821C(x) \
  6533. (((x) >> BIT_SHIFT_HI1Q_DESC_NUM_8821C) & BIT_MASK_HI1Q_DESC_NUM_8821C)
  6534. #define BIT_SET_HI1Q_DESC_NUM_8821C(x, v) \
  6535. (BIT_CLEAR_HI1Q_DESC_NUM_8821C(x) | BIT_HI1Q_DESC_NUM_8821C(v))
  6536. /* 2 REG_HI2Q_TXBD_NUM_8821C */
  6537. #define BIT_HI2Q_FLAG_8821C BIT(14)
  6538. #define BIT_SHIFT_HI2Q_DESC_MODE_8821C 12
  6539. #define BIT_MASK_HI2Q_DESC_MODE_8821C 0x3
  6540. #define BIT_HI2Q_DESC_MODE_8821C(x) \
  6541. (((x) & BIT_MASK_HI2Q_DESC_MODE_8821C) \
  6542. << BIT_SHIFT_HI2Q_DESC_MODE_8821C)
  6543. #define BITS_HI2Q_DESC_MODE_8821C \
  6544. (BIT_MASK_HI2Q_DESC_MODE_8821C << BIT_SHIFT_HI2Q_DESC_MODE_8821C)
  6545. #define BIT_CLEAR_HI2Q_DESC_MODE_8821C(x) ((x) & (~BITS_HI2Q_DESC_MODE_8821C))
  6546. #define BIT_GET_HI2Q_DESC_MODE_8821C(x) \
  6547. (((x) >> BIT_SHIFT_HI2Q_DESC_MODE_8821C) & \
  6548. BIT_MASK_HI2Q_DESC_MODE_8821C)
  6549. #define BIT_SET_HI2Q_DESC_MODE_8821C(x, v) \
  6550. (BIT_CLEAR_HI2Q_DESC_MODE_8821C(x) | BIT_HI2Q_DESC_MODE_8821C(v))
  6551. #define BIT_SHIFT_HI2Q_DESC_NUM_8821C 0
  6552. #define BIT_MASK_HI2Q_DESC_NUM_8821C 0xfff
  6553. #define BIT_HI2Q_DESC_NUM_8821C(x) \
  6554. (((x) & BIT_MASK_HI2Q_DESC_NUM_8821C) << BIT_SHIFT_HI2Q_DESC_NUM_8821C)
  6555. #define BITS_HI2Q_DESC_NUM_8821C \
  6556. (BIT_MASK_HI2Q_DESC_NUM_8821C << BIT_SHIFT_HI2Q_DESC_NUM_8821C)
  6557. #define BIT_CLEAR_HI2Q_DESC_NUM_8821C(x) ((x) & (~BITS_HI2Q_DESC_NUM_8821C))
  6558. #define BIT_GET_HI2Q_DESC_NUM_8821C(x) \
  6559. (((x) >> BIT_SHIFT_HI2Q_DESC_NUM_8821C) & BIT_MASK_HI2Q_DESC_NUM_8821C)
  6560. #define BIT_SET_HI2Q_DESC_NUM_8821C(x, v) \
  6561. (BIT_CLEAR_HI2Q_DESC_NUM_8821C(x) | BIT_HI2Q_DESC_NUM_8821C(v))
  6562. /* 2 REG_HI3Q_TXBD_NUM_8821C */
  6563. #define BIT_HI3Q_FLAG_8821C BIT(14)
  6564. #define BIT_SHIFT_HI3Q_DESC_MODE_8821C 12
  6565. #define BIT_MASK_HI3Q_DESC_MODE_8821C 0x3
  6566. #define BIT_HI3Q_DESC_MODE_8821C(x) \
  6567. (((x) & BIT_MASK_HI3Q_DESC_MODE_8821C) \
  6568. << BIT_SHIFT_HI3Q_DESC_MODE_8821C)
  6569. #define BITS_HI3Q_DESC_MODE_8821C \
  6570. (BIT_MASK_HI3Q_DESC_MODE_8821C << BIT_SHIFT_HI3Q_DESC_MODE_8821C)
  6571. #define BIT_CLEAR_HI3Q_DESC_MODE_8821C(x) ((x) & (~BITS_HI3Q_DESC_MODE_8821C))
  6572. #define BIT_GET_HI3Q_DESC_MODE_8821C(x) \
  6573. (((x) >> BIT_SHIFT_HI3Q_DESC_MODE_8821C) & \
  6574. BIT_MASK_HI3Q_DESC_MODE_8821C)
  6575. #define BIT_SET_HI3Q_DESC_MODE_8821C(x, v) \
  6576. (BIT_CLEAR_HI3Q_DESC_MODE_8821C(x) | BIT_HI3Q_DESC_MODE_8821C(v))
  6577. #define BIT_SHIFT_HI3Q_DESC_NUM_8821C 0
  6578. #define BIT_MASK_HI3Q_DESC_NUM_8821C 0xfff
  6579. #define BIT_HI3Q_DESC_NUM_8821C(x) \
  6580. (((x) & BIT_MASK_HI3Q_DESC_NUM_8821C) << BIT_SHIFT_HI3Q_DESC_NUM_8821C)
  6581. #define BITS_HI3Q_DESC_NUM_8821C \
  6582. (BIT_MASK_HI3Q_DESC_NUM_8821C << BIT_SHIFT_HI3Q_DESC_NUM_8821C)
  6583. #define BIT_CLEAR_HI3Q_DESC_NUM_8821C(x) ((x) & (~BITS_HI3Q_DESC_NUM_8821C))
  6584. #define BIT_GET_HI3Q_DESC_NUM_8821C(x) \
  6585. (((x) >> BIT_SHIFT_HI3Q_DESC_NUM_8821C) & BIT_MASK_HI3Q_DESC_NUM_8821C)
  6586. #define BIT_SET_HI3Q_DESC_NUM_8821C(x, v) \
  6587. (BIT_CLEAR_HI3Q_DESC_NUM_8821C(x) | BIT_HI3Q_DESC_NUM_8821C(v))
  6588. /* 2 REG_HI4Q_TXBD_NUM_8821C */
  6589. #define BIT_HI4Q_FLAG_8821C BIT(14)
  6590. #define BIT_SHIFT_HI4Q_DESC_MODE_8821C 12
  6591. #define BIT_MASK_HI4Q_DESC_MODE_8821C 0x3
  6592. #define BIT_HI4Q_DESC_MODE_8821C(x) \
  6593. (((x) & BIT_MASK_HI4Q_DESC_MODE_8821C) \
  6594. << BIT_SHIFT_HI4Q_DESC_MODE_8821C)
  6595. #define BITS_HI4Q_DESC_MODE_8821C \
  6596. (BIT_MASK_HI4Q_DESC_MODE_8821C << BIT_SHIFT_HI4Q_DESC_MODE_8821C)
  6597. #define BIT_CLEAR_HI4Q_DESC_MODE_8821C(x) ((x) & (~BITS_HI4Q_DESC_MODE_8821C))
  6598. #define BIT_GET_HI4Q_DESC_MODE_8821C(x) \
  6599. (((x) >> BIT_SHIFT_HI4Q_DESC_MODE_8821C) & \
  6600. BIT_MASK_HI4Q_DESC_MODE_8821C)
  6601. #define BIT_SET_HI4Q_DESC_MODE_8821C(x, v) \
  6602. (BIT_CLEAR_HI4Q_DESC_MODE_8821C(x) | BIT_HI4Q_DESC_MODE_8821C(v))
  6603. #define BIT_SHIFT_HI4Q_DESC_NUM_8821C 0
  6604. #define BIT_MASK_HI4Q_DESC_NUM_8821C 0xfff
  6605. #define BIT_HI4Q_DESC_NUM_8821C(x) \
  6606. (((x) & BIT_MASK_HI4Q_DESC_NUM_8821C) << BIT_SHIFT_HI4Q_DESC_NUM_8821C)
  6607. #define BITS_HI4Q_DESC_NUM_8821C \
  6608. (BIT_MASK_HI4Q_DESC_NUM_8821C << BIT_SHIFT_HI4Q_DESC_NUM_8821C)
  6609. #define BIT_CLEAR_HI4Q_DESC_NUM_8821C(x) ((x) & (~BITS_HI4Q_DESC_NUM_8821C))
  6610. #define BIT_GET_HI4Q_DESC_NUM_8821C(x) \
  6611. (((x) >> BIT_SHIFT_HI4Q_DESC_NUM_8821C) & BIT_MASK_HI4Q_DESC_NUM_8821C)
  6612. #define BIT_SET_HI4Q_DESC_NUM_8821C(x, v) \
  6613. (BIT_CLEAR_HI4Q_DESC_NUM_8821C(x) | BIT_HI4Q_DESC_NUM_8821C(v))
  6614. /* 2 REG_HI5Q_TXBD_NUM_8821C */
  6615. #define BIT_HI5Q_FLAG_8821C BIT(14)
  6616. #define BIT_SHIFT_HI5Q_DESC_MODE_8821C 12
  6617. #define BIT_MASK_HI5Q_DESC_MODE_8821C 0x3
  6618. #define BIT_HI5Q_DESC_MODE_8821C(x) \
  6619. (((x) & BIT_MASK_HI5Q_DESC_MODE_8821C) \
  6620. << BIT_SHIFT_HI5Q_DESC_MODE_8821C)
  6621. #define BITS_HI5Q_DESC_MODE_8821C \
  6622. (BIT_MASK_HI5Q_DESC_MODE_8821C << BIT_SHIFT_HI5Q_DESC_MODE_8821C)
  6623. #define BIT_CLEAR_HI5Q_DESC_MODE_8821C(x) ((x) & (~BITS_HI5Q_DESC_MODE_8821C))
  6624. #define BIT_GET_HI5Q_DESC_MODE_8821C(x) \
  6625. (((x) >> BIT_SHIFT_HI5Q_DESC_MODE_8821C) & \
  6626. BIT_MASK_HI5Q_DESC_MODE_8821C)
  6627. #define BIT_SET_HI5Q_DESC_MODE_8821C(x, v) \
  6628. (BIT_CLEAR_HI5Q_DESC_MODE_8821C(x) | BIT_HI5Q_DESC_MODE_8821C(v))
  6629. #define BIT_SHIFT_HI5Q_DESC_NUM_8821C 0
  6630. #define BIT_MASK_HI5Q_DESC_NUM_8821C 0xfff
  6631. #define BIT_HI5Q_DESC_NUM_8821C(x) \
  6632. (((x) & BIT_MASK_HI5Q_DESC_NUM_8821C) << BIT_SHIFT_HI5Q_DESC_NUM_8821C)
  6633. #define BITS_HI5Q_DESC_NUM_8821C \
  6634. (BIT_MASK_HI5Q_DESC_NUM_8821C << BIT_SHIFT_HI5Q_DESC_NUM_8821C)
  6635. #define BIT_CLEAR_HI5Q_DESC_NUM_8821C(x) ((x) & (~BITS_HI5Q_DESC_NUM_8821C))
  6636. #define BIT_GET_HI5Q_DESC_NUM_8821C(x) \
  6637. (((x) >> BIT_SHIFT_HI5Q_DESC_NUM_8821C) & BIT_MASK_HI5Q_DESC_NUM_8821C)
  6638. #define BIT_SET_HI5Q_DESC_NUM_8821C(x, v) \
  6639. (BIT_CLEAR_HI5Q_DESC_NUM_8821C(x) | BIT_HI5Q_DESC_NUM_8821C(v))
  6640. /* 2 REG_HI6Q_TXBD_NUM_8821C */
  6641. #define BIT_HI6Q_FLAG_8821C BIT(14)
  6642. #define BIT_SHIFT_HI6Q_DESC_MODE_8821C 12
  6643. #define BIT_MASK_HI6Q_DESC_MODE_8821C 0x3
  6644. #define BIT_HI6Q_DESC_MODE_8821C(x) \
  6645. (((x) & BIT_MASK_HI6Q_DESC_MODE_8821C) \
  6646. << BIT_SHIFT_HI6Q_DESC_MODE_8821C)
  6647. #define BITS_HI6Q_DESC_MODE_8821C \
  6648. (BIT_MASK_HI6Q_DESC_MODE_8821C << BIT_SHIFT_HI6Q_DESC_MODE_8821C)
  6649. #define BIT_CLEAR_HI6Q_DESC_MODE_8821C(x) ((x) & (~BITS_HI6Q_DESC_MODE_8821C))
  6650. #define BIT_GET_HI6Q_DESC_MODE_8821C(x) \
  6651. (((x) >> BIT_SHIFT_HI6Q_DESC_MODE_8821C) & \
  6652. BIT_MASK_HI6Q_DESC_MODE_8821C)
  6653. #define BIT_SET_HI6Q_DESC_MODE_8821C(x, v) \
  6654. (BIT_CLEAR_HI6Q_DESC_MODE_8821C(x) | BIT_HI6Q_DESC_MODE_8821C(v))
  6655. #define BIT_SHIFT_HI6Q_DESC_NUM_8821C 0
  6656. #define BIT_MASK_HI6Q_DESC_NUM_8821C 0xfff
  6657. #define BIT_HI6Q_DESC_NUM_8821C(x) \
  6658. (((x) & BIT_MASK_HI6Q_DESC_NUM_8821C) << BIT_SHIFT_HI6Q_DESC_NUM_8821C)
  6659. #define BITS_HI6Q_DESC_NUM_8821C \
  6660. (BIT_MASK_HI6Q_DESC_NUM_8821C << BIT_SHIFT_HI6Q_DESC_NUM_8821C)
  6661. #define BIT_CLEAR_HI6Q_DESC_NUM_8821C(x) ((x) & (~BITS_HI6Q_DESC_NUM_8821C))
  6662. #define BIT_GET_HI6Q_DESC_NUM_8821C(x) \
  6663. (((x) >> BIT_SHIFT_HI6Q_DESC_NUM_8821C) & BIT_MASK_HI6Q_DESC_NUM_8821C)
  6664. #define BIT_SET_HI6Q_DESC_NUM_8821C(x, v) \
  6665. (BIT_CLEAR_HI6Q_DESC_NUM_8821C(x) | BIT_HI6Q_DESC_NUM_8821C(v))
  6666. /* 2 REG_HI7Q_TXBD_NUM_8821C */
  6667. #define BIT_HI7Q_FLAG_8821C BIT(14)
  6668. #define BIT_SHIFT_HI7Q_DESC_MODE_8821C 12
  6669. #define BIT_MASK_HI7Q_DESC_MODE_8821C 0x3
  6670. #define BIT_HI7Q_DESC_MODE_8821C(x) \
  6671. (((x) & BIT_MASK_HI7Q_DESC_MODE_8821C) \
  6672. << BIT_SHIFT_HI7Q_DESC_MODE_8821C)
  6673. #define BITS_HI7Q_DESC_MODE_8821C \
  6674. (BIT_MASK_HI7Q_DESC_MODE_8821C << BIT_SHIFT_HI7Q_DESC_MODE_8821C)
  6675. #define BIT_CLEAR_HI7Q_DESC_MODE_8821C(x) ((x) & (~BITS_HI7Q_DESC_MODE_8821C))
  6676. #define BIT_GET_HI7Q_DESC_MODE_8821C(x) \
  6677. (((x) >> BIT_SHIFT_HI7Q_DESC_MODE_8821C) & \
  6678. BIT_MASK_HI7Q_DESC_MODE_8821C)
  6679. #define BIT_SET_HI7Q_DESC_MODE_8821C(x, v) \
  6680. (BIT_CLEAR_HI7Q_DESC_MODE_8821C(x) | BIT_HI7Q_DESC_MODE_8821C(v))
  6681. #define BIT_SHIFT_HI7Q_DESC_NUM_8821C 0
  6682. #define BIT_MASK_HI7Q_DESC_NUM_8821C 0xfff
  6683. #define BIT_HI7Q_DESC_NUM_8821C(x) \
  6684. (((x) & BIT_MASK_HI7Q_DESC_NUM_8821C) << BIT_SHIFT_HI7Q_DESC_NUM_8821C)
  6685. #define BITS_HI7Q_DESC_NUM_8821C \
  6686. (BIT_MASK_HI7Q_DESC_NUM_8821C << BIT_SHIFT_HI7Q_DESC_NUM_8821C)
  6687. #define BIT_CLEAR_HI7Q_DESC_NUM_8821C(x) ((x) & (~BITS_HI7Q_DESC_NUM_8821C))
  6688. #define BIT_GET_HI7Q_DESC_NUM_8821C(x) \
  6689. (((x) >> BIT_SHIFT_HI7Q_DESC_NUM_8821C) & BIT_MASK_HI7Q_DESC_NUM_8821C)
  6690. #define BIT_SET_HI7Q_DESC_NUM_8821C(x, v) \
  6691. (BIT_CLEAR_HI7Q_DESC_NUM_8821C(x) | BIT_HI7Q_DESC_NUM_8821C(v))
  6692. /* 2 REG_TSFTIMER_HCI_8821C */
  6693. #define BIT_SHIFT_TSFT2_HCI_8821C 16
  6694. #define BIT_MASK_TSFT2_HCI_8821C 0xffff
  6695. #define BIT_TSFT2_HCI_8821C(x) \
  6696. (((x) & BIT_MASK_TSFT2_HCI_8821C) << BIT_SHIFT_TSFT2_HCI_8821C)
  6697. #define BITS_TSFT2_HCI_8821C \
  6698. (BIT_MASK_TSFT2_HCI_8821C << BIT_SHIFT_TSFT2_HCI_8821C)
  6699. #define BIT_CLEAR_TSFT2_HCI_8821C(x) ((x) & (~BITS_TSFT2_HCI_8821C))
  6700. #define BIT_GET_TSFT2_HCI_8821C(x) \
  6701. (((x) >> BIT_SHIFT_TSFT2_HCI_8821C) & BIT_MASK_TSFT2_HCI_8821C)
  6702. #define BIT_SET_TSFT2_HCI_8821C(x, v) \
  6703. (BIT_CLEAR_TSFT2_HCI_8821C(x) | BIT_TSFT2_HCI_8821C(v))
  6704. #define BIT_SHIFT_TSFT1_HCI_8821C 0
  6705. #define BIT_MASK_TSFT1_HCI_8821C 0xffff
  6706. #define BIT_TSFT1_HCI_8821C(x) \
  6707. (((x) & BIT_MASK_TSFT1_HCI_8821C) << BIT_SHIFT_TSFT1_HCI_8821C)
  6708. #define BITS_TSFT1_HCI_8821C \
  6709. (BIT_MASK_TSFT1_HCI_8821C << BIT_SHIFT_TSFT1_HCI_8821C)
  6710. #define BIT_CLEAR_TSFT1_HCI_8821C(x) ((x) & (~BITS_TSFT1_HCI_8821C))
  6711. #define BIT_GET_TSFT1_HCI_8821C(x) \
  6712. (((x) >> BIT_SHIFT_TSFT1_HCI_8821C) & BIT_MASK_TSFT1_HCI_8821C)
  6713. #define BIT_SET_TSFT1_HCI_8821C(x, v) \
  6714. (BIT_CLEAR_TSFT1_HCI_8821C(x) | BIT_TSFT1_HCI_8821C(v))
  6715. /* 2 REG_BD_RWPTR_CLR_8821C */
  6716. #define BIT_CLR_HI7Q_HW_IDX_8821C BIT(29)
  6717. #define BIT_CLR_HI6Q_HW_IDX_8821C BIT(28)
  6718. #define BIT_CLR_HI5Q_HW_IDX_8821C BIT(27)
  6719. #define BIT_CLR_HI4Q_HW_IDX_8821C BIT(26)
  6720. #define BIT_CLR_HI3Q_HW_IDX_8821C BIT(25)
  6721. #define BIT_CLR_HI2Q_HW_IDX_8821C BIT(24)
  6722. #define BIT_CLR_HI1Q_HW_IDX_8821C BIT(23)
  6723. #define BIT_CLR_HI0Q_HW_IDX_8821C BIT(22)
  6724. #define BIT_CLR_BKQ_HW_IDX_8821C BIT(21)
  6725. #define BIT_CLR_BEQ_HW_IDX_8821C BIT(20)
  6726. #define BIT_CLR_VIQ_HW_IDX_8821C BIT(19)
  6727. #define BIT_CLR_VOQ_HW_IDX_8821C BIT(18)
  6728. #define BIT_CLR_MGQ_HW_IDX_8821C BIT(17)
  6729. #define BIT_CLR_RXQ_HW_IDX_8821C BIT(16)
  6730. #define BIT_CLR_HI7Q_HOST_IDX_8821C BIT(13)
  6731. #define BIT_CLR_HI6Q_HOST_IDX_8821C BIT(12)
  6732. #define BIT_CLR_HI5Q_HOST_IDX_8821C BIT(11)
  6733. #define BIT_CLR_HI4Q_HOST_IDX_8821C BIT(10)
  6734. #define BIT_CLR_HI3Q_HOST_IDX_8821C BIT(9)
  6735. #define BIT_CLR_HI2Q_HOST_IDX_8821C BIT(8)
  6736. #define BIT_CLR_HI1Q_HOST_IDX_8821C BIT(7)
  6737. #define BIT_CLR_HI0Q_HOST_IDX_8821C BIT(6)
  6738. #define BIT_CLR_BKQ_HOST_IDX_8821C BIT(5)
  6739. #define BIT_CLR_BEQ_HOST_IDX_8821C BIT(4)
  6740. #define BIT_CLR_VIQ_HOST_IDX_8821C BIT(3)
  6741. #define BIT_CLR_VOQ_HOST_IDX_8821C BIT(2)
  6742. #define BIT_CLR_MGQ_HOST_IDX_8821C BIT(1)
  6743. #define BIT_CLR_RXQ_HOST_IDX_8821C BIT(0)
  6744. /* 2 REG_VOQ_TXBD_IDX_8821C */
  6745. #define BIT_SHIFT_VOQ_HW_IDX_8821C 16
  6746. #define BIT_MASK_VOQ_HW_IDX_8821C 0xfff
  6747. #define BIT_VOQ_HW_IDX_8821C(x) \
  6748. (((x) & BIT_MASK_VOQ_HW_IDX_8821C) << BIT_SHIFT_VOQ_HW_IDX_8821C)
  6749. #define BITS_VOQ_HW_IDX_8821C \
  6750. (BIT_MASK_VOQ_HW_IDX_8821C << BIT_SHIFT_VOQ_HW_IDX_8821C)
  6751. #define BIT_CLEAR_VOQ_HW_IDX_8821C(x) ((x) & (~BITS_VOQ_HW_IDX_8821C))
  6752. #define BIT_GET_VOQ_HW_IDX_8821C(x) \
  6753. (((x) >> BIT_SHIFT_VOQ_HW_IDX_8821C) & BIT_MASK_VOQ_HW_IDX_8821C)
  6754. #define BIT_SET_VOQ_HW_IDX_8821C(x, v) \
  6755. (BIT_CLEAR_VOQ_HW_IDX_8821C(x) | BIT_VOQ_HW_IDX_8821C(v))
  6756. #define BIT_SHIFT_VOQ_HOST_IDX_8821C 0
  6757. #define BIT_MASK_VOQ_HOST_IDX_8821C 0xfff
  6758. #define BIT_VOQ_HOST_IDX_8821C(x) \
  6759. (((x) & BIT_MASK_VOQ_HOST_IDX_8821C) << BIT_SHIFT_VOQ_HOST_IDX_8821C)
  6760. #define BITS_VOQ_HOST_IDX_8821C \
  6761. (BIT_MASK_VOQ_HOST_IDX_8821C << BIT_SHIFT_VOQ_HOST_IDX_8821C)
  6762. #define BIT_CLEAR_VOQ_HOST_IDX_8821C(x) ((x) & (~BITS_VOQ_HOST_IDX_8821C))
  6763. #define BIT_GET_VOQ_HOST_IDX_8821C(x) \
  6764. (((x) >> BIT_SHIFT_VOQ_HOST_IDX_8821C) & BIT_MASK_VOQ_HOST_IDX_8821C)
  6765. #define BIT_SET_VOQ_HOST_IDX_8821C(x, v) \
  6766. (BIT_CLEAR_VOQ_HOST_IDX_8821C(x) | BIT_VOQ_HOST_IDX_8821C(v))
  6767. /* 2 REG_VIQ_TXBD_IDX_8821C */
  6768. #define BIT_SHIFT_VIQ_HW_IDX_8821C 16
  6769. #define BIT_MASK_VIQ_HW_IDX_8821C 0xfff
  6770. #define BIT_VIQ_HW_IDX_8821C(x) \
  6771. (((x) & BIT_MASK_VIQ_HW_IDX_8821C) << BIT_SHIFT_VIQ_HW_IDX_8821C)
  6772. #define BITS_VIQ_HW_IDX_8821C \
  6773. (BIT_MASK_VIQ_HW_IDX_8821C << BIT_SHIFT_VIQ_HW_IDX_8821C)
  6774. #define BIT_CLEAR_VIQ_HW_IDX_8821C(x) ((x) & (~BITS_VIQ_HW_IDX_8821C))
  6775. #define BIT_GET_VIQ_HW_IDX_8821C(x) \
  6776. (((x) >> BIT_SHIFT_VIQ_HW_IDX_8821C) & BIT_MASK_VIQ_HW_IDX_8821C)
  6777. #define BIT_SET_VIQ_HW_IDX_8821C(x, v) \
  6778. (BIT_CLEAR_VIQ_HW_IDX_8821C(x) | BIT_VIQ_HW_IDX_8821C(v))
  6779. #define BIT_SHIFT_VIQ_HOST_IDX_8821C 0
  6780. #define BIT_MASK_VIQ_HOST_IDX_8821C 0xfff
  6781. #define BIT_VIQ_HOST_IDX_8821C(x) \
  6782. (((x) & BIT_MASK_VIQ_HOST_IDX_8821C) << BIT_SHIFT_VIQ_HOST_IDX_8821C)
  6783. #define BITS_VIQ_HOST_IDX_8821C \
  6784. (BIT_MASK_VIQ_HOST_IDX_8821C << BIT_SHIFT_VIQ_HOST_IDX_8821C)
  6785. #define BIT_CLEAR_VIQ_HOST_IDX_8821C(x) ((x) & (~BITS_VIQ_HOST_IDX_8821C))
  6786. #define BIT_GET_VIQ_HOST_IDX_8821C(x) \
  6787. (((x) >> BIT_SHIFT_VIQ_HOST_IDX_8821C) & BIT_MASK_VIQ_HOST_IDX_8821C)
  6788. #define BIT_SET_VIQ_HOST_IDX_8821C(x, v) \
  6789. (BIT_CLEAR_VIQ_HOST_IDX_8821C(x) | BIT_VIQ_HOST_IDX_8821C(v))
  6790. /* 2 REG_BEQ_TXBD_IDX_8821C */
  6791. #define BIT_SHIFT_BEQ_HW_IDX_8821C 16
  6792. #define BIT_MASK_BEQ_HW_IDX_8821C 0xfff
  6793. #define BIT_BEQ_HW_IDX_8821C(x) \
  6794. (((x) & BIT_MASK_BEQ_HW_IDX_8821C) << BIT_SHIFT_BEQ_HW_IDX_8821C)
  6795. #define BITS_BEQ_HW_IDX_8821C \
  6796. (BIT_MASK_BEQ_HW_IDX_8821C << BIT_SHIFT_BEQ_HW_IDX_8821C)
  6797. #define BIT_CLEAR_BEQ_HW_IDX_8821C(x) ((x) & (~BITS_BEQ_HW_IDX_8821C))
  6798. #define BIT_GET_BEQ_HW_IDX_8821C(x) \
  6799. (((x) >> BIT_SHIFT_BEQ_HW_IDX_8821C) & BIT_MASK_BEQ_HW_IDX_8821C)
  6800. #define BIT_SET_BEQ_HW_IDX_8821C(x, v) \
  6801. (BIT_CLEAR_BEQ_HW_IDX_8821C(x) | BIT_BEQ_HW_IDX_8821C(v))
  6802. #define BIT_SHIFT_BEQ_HOST_IDX_8821C 0
  6803. #define BIT_MASK_BEQ_HOST_IDX_8821C 0xfff
  6804. #define BIT_BEQ_HOST_IDX_8821C(x) \
  6805. (((x) & BIT_MASK_BEQ_HOST_IDX_8821C) << BIT_SHIFT_BEQ_HOST_IDX_8821C)
  6806. #define BITS_BEQ_HOST_IDX_8821C \
  6807. (BIT_MASK_BEQ_HOST_IDX_8821C << BIT_SHIFT_BEQ_HOST_IDX_8821C)
  6808. #define BIT_CLEAR_BEQ_HOST_IDX_8821C(x) ((x) & (~BITS_BEQ_HOST_IDX_8821C))
  6809. #define BIT_GET_BEQ_HOST_IDX_8821C(x) \
  6810. (((x) >> BIT_SHIFT_BEQ_HOST_IDX_8821C) & BIT_MASK_BEQ_HOST_IDX_8821C)
  6811. #define BIT_SET_BEQ_HOST_IDX_8821C(x, v) \
  6812. (BIT_CLEAR_BEQ_HOST_IDX_8821C(x) | BIT_BEQ_HOST_IDX_8821C(v))
  6813. /* 2 REG_BKQ_TXBD_IDX_8821C */
  6814. #define BIT_SHIFT_BKQ_HW_IDX_8821C 16
  6815. #define BIT_MASK_BKQ_HW_IDX_8821C 0xfff
  6816. #define BIT_BKQ_HW_IDX_8821C(x) \
  6817. (((x) & BIT_MASK_BKQ_HW_IDX_8821C) << BIT_SHIFT_BKQ_HW_IDX_8821C)
  6818. #define BITS_BKQ_HW_IDX_8821C \
  6819. (BIT_MASK_BKQ_HW_IDX_8821C << BIT_SHIFT_BKQ_HW_IDX_8821C)
  6820. #define BIT_CLEAR_BKQ_HW_IDX_8821C(x) ((x) & (~BITS_BKQ_HW_IDX_8821C))
  6821. #define BIT_GET_BKQ_HW_IDX_8821C(x) \
  6822. (((x) >> BIT_SHIFT_BKQ_HW_IDX_8821C) & BIT_MASK_BKQ_HW_IDX_8821C)
  6823. #define BIT_SET_BKQ_HW_IDX_8821C(x, v) \
  6824. (BIT_CLEAR_BKQ_HW_IDX_8821C(x) | BIT_BKQ_HW_IDX_8821C(v))
  6825. #define BIT_SHIFT_BKQ_HOST_IDX_8821C 0
  6826. #define BIT_MASK_BKQ_HOST_IDX_8821C 0xfff
  6827. #define BIT_BKQ_HOST_IDX_8821C(x) \
  6828. (((x) & BIT_MASK_BKQ_HOST_IDX_8821C) << BIT_SHIFT_BKQ_HOST_IDX_8821C)
  6829. #define BITS_BKQ_HOST_IDX_8821C \
  6830. (BIT_MASK_BKQ_HOST_IDX_8821C << BIT_SHIFT_BKQ_HOST_IDX_8821C)
  6831. #define BIT_CLEAR_BKQ_HOST_IDX_8821C(x) ((x) & (~BITS_BKQ_HOST_IDX_8821C))
  6832. #define BIT_GET_BKQ_HOST_IDX_8821C(x) \
  6833. (((x) >> BIT_SHIFT_BKQ_HOST_IDX_8821C) & BIT_MASK_BKQ_HOST_IDX_8821C)
  6834. #define BIT_SET_BKQ_HOST_IDX_8821C(x, v) \
  6835. (BIT_CLEAR_BKQ_HOST_IDX_8821C(x) | BIT_BKQ_HOST_IDX_8821C(v))
  6836. /* 2 REG_MGQ_TXBD_IDX_8821C */
  6837. #define BIT_SHIFT_MGQ_HW_IDX_8821C 16
  6838. #define BIT_MASK_MGQ_HW_IDX_8821C 0xfff
  6839. #define BIT_MGQ_HW_IDX_8821C(x) \
  6840. (((x) & BIT_MASK_MGQ_HW_IDX_8821C) << BIT_SHIFT_MGQ_HW_IDX_8821C)
  6841. #define BITS_MGQ_HW_IDX_8821C \
  6842. (BIT_MASK_MGQ_HW_IDX_8821C << BIT_SHIFT_MGQ_HW_IDX_8821C)
  6843. #define BIT_CLEAR_MGQ_HW_IDX_8821C(x) ((x) & (~BITS_MGQ_HW_IDX_8821C))
  6844. #define BIT_GET_MGQ_HW_IDX_8821C(x) \
  6845. (((x) >> BIT_SHIFT_MGQ_HW_IDX_8821C) & BIT_MASK_MGQ_HW_IDX_8821C)
  6846. #define BIT_SET_MGQ_HW_IDX_8821C(x, v) \
  6847. (BIT_CLEAR_MGQ_HW_IDX_8821C(x) | BIT_MGQ_HW_IDX_8821C(v))
  6848. #define BIT_SHIFT_MGQ_HOST_IDX_8821C 0
  6849. #define BIT_MASK_MGQ_HOST_IDX_8821C 0xfff
  6850. #define BIT_MGQ_HOST_IDX_8821C(x) \
  6851. (((x) & BIT_MASK_MGQ_HOST_IDX_8821C) << BIT_SHIFT_MGQ_HOST_IDX_8821C)
  6852. #define BITS_MGQ_HOST_IDX_8821C \
  6853. (BIT_MASK_MGQ_HOST_IDX_8821C << BIT_SHIFT_MGQ_HOST_IDX_8821C)
  6854. #define BIT_CLEAR_MGQ_HOST_IDX_8821C(x) ((x) & (~BITS_MGQ_HOST_IDX_8821C))
  6855. #define BIT_GET_MGQ_HOST_IDX_8821C(x) \
  6856. (((x) >> BIT_SHIFT_MGQ_HOST_IDX_8821C) & BIT_MASK_MGQ_HOST_IDX_8821C)
  6857. #define BIT_SET_MGQ_HOST_IDX_8821C(x, v) \
  6858. (BIT_CLEAR_MGQ_HOST_IDX_8821C(x) | BIT_MGQ_HOST_IDX_8821C(v))
  6859. /* 2 REG_RXQ_RXBD_IDX_8821C */
  6860. #define BIT_SHIFT_RXQ_HW_IDX_8821C 16
  6861. #define BIT_MASK_RXQ_HW_IDX_8821C 0xfff
  6862. #define BIT_RXQ_HW_IDX_8821C(x) \
  6863. (((x) & BIT_MASK_RXQ_HW_IDX_8821C) << BIT_SHIFT_RXQ_HW_IDX_8821C)
  6864. #define BITS_RXQ_HW_IDX_8821C \
  6865. (BIT_MASK_RXQ_HW_IDX_8821C << BIT_SHIFT_RXQ_HW_IDX_8821C)
  6866. #define BIT_CLEAR_RXQ_HW_IDX_8821C(x) ((x) & (~BITS_RXQ_HW_IDX_8821C))
  6867. #define BIT_GET_RXQ_HW_IDX_8821C(x) \
  6868. (((x) >> BIT_SHIFT_RXQ_HW_IDX_8821C) & BIT_MASK_RXQ_HW_IDX_8821C)
  6869. #define BIT_SET_RXQ_HW_IDX_8821C(x, v) \
  6870. (BIT_CLEAR_RXQ_HW_IDX_8821C(x) | BIT_RXQ_HW_IDX_8821C(v))
  6871. #define BIT_SHIFT_RXQ_HOST_IDX_8821C 0
  6872. #define BIT_MASK_RXQ_HOST_IDX_8821C 0xfff
  6873. #define BIT_RXQ_HOST_IDX_8821C(x) \
  6874. (((x) & BIT_MASK_RXQ_HOST_IDX_8821C) << BIT_SHIFT_RXQ_HOST_IDX_8821C)
  6875. #define BITS_RXQ_HOST_IDX_8821C \
  6876. (BIT_MASK_RXQ_HOST_IDX_8821C << BIT_SHIFT_RXQ_HOST_IDX_8821C)
  6877. #define BIT_CLEAR_RXQ_HOST_IDX_8821C(x) ((x) & (~BITS_RXQ_HOST_IDX_8821C))
  6878. #define BIT_GET_RXQ_HOST_IDX_8821C(x) \
  6879. (((x) >> BIT_SHIFT_RXQ_HOST_IDX_8821C) & BIT_MASK_RXQ_HOST_IDX_8821C)
  6880. #define BIT_SET_RXQ_HOST_IDX_8821C(x, v) \
  6881. (BIT_CLEAR_RXQ_HOST_IDX_8821C(x) | BIT_RXQ_HOST_IDX_8821C(v))
  6882. /* 2 REG_HI0Q_TXBD_IDX_8821C */
  6883. #define BIT_SHIFT_HI0Q_HW_IDX_8821C 16
  6884. #define BIT_MASK_HI0Q_HW_IDX_8821C 0xfff
  6885. #define BIT_HI0Q_HW_IDX_8821C(x) \
  6886. (((x) & BIT_MASK_HI0Q_HW_IDX_8821C) << BIT_SHIFT_HI0Q_HW_IDX_8821C)
  6887. #define BITS_HI0Q_HW_IDX_8821C \
  6888. (BIT_MASK_HI0Q_HW_IDX_8821C << BIT_SHIFT_HI0Q_HW_IDX_8821C)
  6889. #define BIT_CLEAR_HI0Q_HW_IDX_8821C(x) ((x) & (~BITS_HI0Q_HW_IDX_8821C))
  6890. #define BIT_GET_HI0Q_HW_IDX_8821C(x) \
  6891. (((x) >> BIT_SHIFT_HI0Q_HW_IDX_8821C) & BIT_MASK_HI0Q_HW_IDX_8821C)
  6892. #define BIT_SET_HI0Q_HW_IDX_8821C(x, v) \
  6893. (BIT_CLEAR_HI0Q_HW_IDX_8821C(x) | BIT_HI0Q_HW_IDX_8821C(v))
  6894. #define BIT_SHIFT_HI0Q_HOST_IDX_8821C 0
  6895. #define BIT_MASK_HI0Q_HOST_IDX_8821C 0xfff
  6896. #define BIT_HI0Q_HOST_IDX_8821C(x) \
  6897. (((x) & BIT_MASK_HI0Q_HOST_IDX_8821C) << BIT_SHIFT_HI0Q_HOST_IDX_8821C)
  6898. #define BITS_HI0Q_HOST_IDX_8821C \
  6899. (BIT_MASK_HI0Q_HOST_IDX_8821C << BIT_SHIFT_HI0Q_HOST_IDX_8821C)
  6900. #define BIT_CLEAR_HI0Q_HOST_IDX_8821C(x) ((x) & (~BITS_HI0Q_HOST_IDX_8821C))
  6901. #define BIT_GET_HI0Q_HOST_IDX_8821C(x) \
  6902. (((x) >> BIT_SHIFT_HI0Q_HOST_IDX_8821C) & BIT_MASK_HI0Q_HOST_IDX_8821C)
  6903. #define BIT_SET_HI0Q_HOST_IDX_8821C(x, v) \
  6904. (BIT_CLEAR_HI0Q_HOST_IDX_8821C(x) | BIT_HI0Q_HOST_IDX_8821C(v))
  6905. /* 2 REG_HI1Q_TXBD_IDX_8821C */
  6906. #define BIT_SHIFT_HI1Q_HW_IDX_8821C 16
  6907. #define BIT_MASK_HI1Q_HW_IDX_8821C 0xfff
  6908. #define BIT_HI1Q_HW_IDX_8821C(x) \
  6909. (((x) & BIT_MASK_HI1Q_HW_IDX_8821C) << BIT_SHIFT_HI1Q_HW_IDX_8821C)
  6910. #define BITS_HI1Q_HW_IDX_8821C \
  6911. (BIT_MASK_HI1Q_HW_IDX_8821C << BIT_SHIFT_HI1Q_HW_IDX_8821C)
  6912. #define BIT_CLEAR_HI1Q_HW_IDX_8821C(x) ((x) & (~BITS_HI1Q_HW_IDX_8821C))
  6913. #define BIT_GET_HI1Q_HW_IDX_8821C(x) \
  6914. (((x) >> BIT_SHIFT_HI1Q_HW_IDX_8821C) & BIT_MASK_HI1Q_HW_IDX_8821C)
  6915. #define BIT_SET_HI1Q_HW_IDX_8821C(x, v) \
  6916. (BIT_CLEAR_HI1Q_HW_IDX_8821C(x) | BIT_HI1Q_HW_IDX_8821C(v))
  6917. #define BIT_SHIFT_HI1Q_HOST_IDX_8821C 0
  6918. #define BIT_MASK_HI1Q_HOST_IDX_8821C 0xfff
  6919. #define BIT_HI1Q_HOST_IDX_8821C(x) \
  6920. (((x) & BIT_MASK_HI1Q_HOST_IDX_8821C) << BIT_SHIFT_HI1Q_HOST_IDX_8821C)
  6921. #define BITS_HI1Q_HOST_IDX_8821C \
  6922. (BIT_MASK_HI1Q_HOST_IDX_8821C << BIT_SHIFT_HI1Q_HOST_IDX_8821C)
  6923. #define BIT_CLEAR_HI1Q_HOST_IDX_8821C(x) ((x) & (~BITS_HI1Q_HOST_IDX_8821C))
  6924. #define BIT_GET_HI1Q_HOST_IDX_8821C(x) \
  6925. (((x) >> BIT_SHIFT_HI1Q_HOST_IDX_8821C) & BIT_MASK_HI1Q_HOST_IDX_8821C)
  6926. #define BIT_SET_HI1Q_HOST_IDX_8821C(x, v) \
  6927. (BIT_CLEAR_HI1Q_HOST_IDX_8821C(x) | BIT_HI1Q_HOST_IDX_8821C(v))
  6928. /* 2 REG_HI2Q_TXBD_IDX_8821C */
  6929. #define BIT_SHIFT_HI2Q_HW_IDX_8821C 16
  6930. #define BIT_MASK_HI2Q_HW_IDX_8821C 0xfff
  6931. #define BIT_HI2Q_HW_IDX_8821C(x) \
  6932. (((x) & BIT_MASK_HI2Q_HW_IDX_8821C) << BIT_SHIFT_HI2Q_HW_IDX_8821C)
  6933. #define BITS_HI2Q_HW_IDX_8821C \
  6934. (BIT_MASK_HI2Q_HW_IDX_8821C << BIT_SHIFT_HI2Q_HW_IDX_8821C)
  6935. #define BIT_CLEAR_HI2Q_HW_IDX_8821C(x) ((x) & (~BITS_HI2Q_HW_IDX_8821C))
  6936. #define BIT_GET_HI2Q_HW_IDX_8821C(x) \
  6937. (((x) >> BIT_SHIFT_HI2Q_HW_IDX_8821C) & BIT_MASK_HI2Q_HW_IDX_8821C)
  6938. #define BIT_SET_HI2Q_HW_IDX_8821C(x, v) \
  6939. (BIT_CLEAR_HI2Q_HW_IDX_8821C(x) | BIT_HI2Q_HW_IDX_8821C(v))
  6940. #define BIT_SHIFT_HI2Q_HOST_IDX_8821C 0
  6941. #define BIT_MASK_HI2Q_HOST_IDX_8821C 0xfff
  6942. #define BIT_HI2Q_HOST_IDX_8821C(x) \
  6943. (((x) & BIT_MASK_HI2Q_HOST_IDX_8821C) << BIT_SHIFT_HI2Q_HOST_IDX_8821C)
  6944. #define BITS_HI2Q_HOST_IDX_8821C \
  6945. (BIT_MASK_HI2Q_HOST_IDX_8821C << BIT_SHIFT_HI2Q_HOST_IDX_8821C)
  6946. #define BIT_CLEAR_HI2Q_HOST_IDX_8821C(x) ((x) & (~BITS_HI2Q_HOST_IDX_8821C))
  6947. #define BIT_GET_HI2Q_HOST_IDX_8821C(x) \
  6948. (((x) >> BIT_SHIFT_HI2Q_HOST_IDX_8821C) & BIT_MASK_HI2Q_HOST_IDX_8821C)
  6949. #define BIT_SET_HI2Q_HOST_IDX_8821C(x, v) \
  6950. (BIT_CLEAR_HI2Q_HOST_IDX_8821C(x) | BIT_HI2Q_HOST_IDX_8821C(v))
  6951. /* 2 REG_HI3Q_TXBD_IDX_8821C */
  6952. #define BIT_SHIFT_HI3Q_HW_IDX_8821C 16
  6953. #define BIT_MASK_HI3Q_HW_IDX_8821C 0xfff
  6954. #define BIT_HI3Q_HW_IDX_8821C(x) \
  6955. (((x) & BIT_MASK_HI3Q_HW_IDX_8821C) << BIT_SHIFT_HI3Q_HW_IDX_8821C)
  6956. #define BITS_HI3Q_HW_IDX_8821C \
  6957. (BIT_MASK_HI3Q_HW_IDX_8821C << BIT_SHIFT_HI3Q_HW_IDX_8821C)
  6958. #define BIT_CLEAR_HI3Q_HW_IDX_8821C(x) ((x) & (~BITS_HI3Q_HW_IDX_8821C))
  6959. #define BIT_GET_HI3Q_HW_IDX_8821C(x) \
  6960. (((x) >> BIT_SHIFT_HI3Q_HW_IDX_8821C) & BIT_MASK_HI3Q_HW_IDX_8821C)
  6961. #define BIT_SET_HI3Q_HW_IDX_8821C(x, v) \
  6962. (BIT_CLEAR_HI3Q_HW_IDX_8821C(x) | BIT_HI3Q_HW_IDX_8821C(v))
  6963. #define BIT_SHIFT_HI3Q_HOST_IDX_8821C 0
  6964. #define BIT_MASK_HI3Q_HOST_IDX_8821C 0xfff
  6965. #define BIT_HI3Q_HOST_IDX_8821C(x) \
  6966. (((x) & BIT_MASK_HI3Q_HOST_IDX_8821C) << BIT_SHIFT_HI3Q_HOST_IDX_8821C)
  6967. #define BITS_HI3Q_HOST_IDX_8821C \
  6968. (BIT_MASK_HI3Q_HOST_IDX_8821C << BIT_SHIFT_HI3Q_HOST_IDX_8821C)
  6969. #define BIT_CLEAR_HI3Q_HOST_IDX_8821C(x) ((x) & (~BITS_HI3Q_HOST_IDX_8821C))
  6970. #define BIT_GET_HI3Q_HOST_IDX_8821C(x) \
  6971. (((x) >> BIT_SHIFT_HI3Q_HOST_IDX_8821C) & BIT_MASK_HI3Q_HOST_IDX_8821C)
  6972. #define BIT_SET_HI3Q_HOST_IDX_8821C(x, v) \
  6973. (BIT_CLEAR_HI3Q_HOST_IDX_8821C(x) | BIT_HI3Q_HOST_IDX_8821C(v))
  6974. /* 2 REG_HI4Q_TXBD_IDX_8821C */
  6975. #define BIT_SHIFT_HI4Q_HW_IDX_8821C 16
  6976. #define BIT_MASK_HI4Q_HW_IDX_8821C 0xfff
  6977. #define BIT_HI4Q_HW_IDX_8821C(x) \
  6978. (((x) & BIT_MASK_HI4Q_HW_IDX_8821C) << BIT_SHIFT_HI4Q_HW_IDX_8821C)
  6979. #define BITS_HI4Q_HW_IDX_8821C \
  6980. (BIT_MASK_HI4Q_HW_IDX_8821C << BIT_SHIFT_HI4Q_HW_IDX_8821C)
  6981. #define BIT_CLEAR_HI4Q_HW_IDX_8821C(x) ((x) & (~BITS_HI4Q_HW_IDX_8821C))
  6982. #define BIT_GET_HI4Q_HW_IDX_8821C(x) \
  6983. (((x) >> BIT_SHIFT_HI4Q_HW_IDX_8821C) & BIT_MASK_HI4Q_HW_IDX_8821C)
  6984. #define BIT_SET_HI4Q_HW_IDX_8821C(x, v) \
  6985. (BIT_CLEAR_HI4Q_HW_IDX_8821C(x) | BIT_HI4Q_HW_IDX_8821C(v))
  6986. #define BIT_SHIFT_HI4Q_HOST_IDX_8821C 0
  6987. #define BIT_MASK_HI4Q_HOST_IDX_8821C 0xfff
  6988. #define BIT_HI4Q_HOST_IDX_8821C(x) \
  6989. (((x) & BIT_MASK_HI4Q_HOST_IDX_8821C) << BIT_SHIFT_HI4Q_HOST_IDX_8821C)
  6990. #define BITS_HI4Q_HOST_IDX_8821C \
  6991. (BIT_MASK_HI4Q_HOST_IDX_8821C << BIT_SHIFT_HI4Q_HOST_IDX_8821C)
  6992. #define BIT_CLEAR_HI4Q_HOST_IDX_8821C(x) ((x) & (~BITS_HI4Q_HOST_IDX_8821C))
  6993. #define BIT_GET_HI4Q_HOST_IDX_8821C(x) \
  6994. (((x) >> BIT_SHIFT_HI4Q_HOST_IDX_8821C) & BIT_MASK_HI4Q_HOST_IDX_8821C)
  6995. #define BIT_SET_HI4Q_HOST_IDX_8821C(x, v) \
  6996. (BIT_CLEAR_HI4Q_HOST_IDX_8821C(x) | BIT_HI4Q_HOST_IDX_8821C(v))
  6997. /* 2 REG_HI5Q_TXBD_IDX_8821C */
  6998. #define BIT_SHIFT_HI5Q_HW_IDX_8821C 16
  6999. #define BIT_MASK_HI5Q_HW_IDX_8821C 0xfff
  7000. #define BIT_HI5Q_HW_IDX_8821C(x) \
  7001. (((x) & BIT_MASK_HI5Q_HW_IDX_8821C) << BIT_SHIFT_HI5Q_HW_IDX_8821C)
  7002. #define BITS_HI5Q_HW_IDX_8821C \
  7003. (BIT_MASK_HI5Q_HW_IDX_8821C << BIT_SHIFT_HI5Q_HW_IDX_8821C)
  7004. #define BIT_CLEAR_HI5Q_HW_IDX_8821C(x) ((x) & (~BITS_HI5Q_HW_IDX_8821C))
  7005. #define BIT_GET_HI5Q_HW_IDX_8821C(x) \
  7006. (((x) >> BIT_SHIFT_HI5Q_HW_IDX_8821C) & BIT_MASK_HI5Q_HW_IDX_8821C)
  7007. #define BIT_SET_HI5Q_HW_IDX_8821C(x, v) \
  7008. (BIT_CLEAR_HI5Q_HW_IDX_8821C(x) | BIT_HI5Q_HW_IDX_8821C(v))
  7009. #define BIT_SHIFT_HI5Q_HOST_IDX_8821C 0
  7010. #define BIT_MASK_HI5Q_HOST_IDX_8821C 0xfff
  7011. #define BIT_HI5Q_HOST_IDX_8821C(x) \
  7012. (((x) & BIT_MASK_HI5Q_HOST_IDX_8821C) << BIT_SHIFT_HI5Q_HOST_IDX_8821C)
  7013. #define BITS_HI5Q_HOST_IDX_8821C \
  7014. (BIT_MASK_HI5Q_HOST_IDX_8821C << BIT_SHIFT_HI5Q_HOST_IDX_8821C)
  7015. #define BIT_CLEAR_HI5Q_HOST_IDX_8821C(x) ((x) & (~BITS_HI5Q_HOST_IDX_8821C))
  7016. #define BIT_GET_HI5Q_HOST_IDX_8821C(x) \
  7017. (((x) >> BIT_SHIFT_HI5Q_HOST_IDX_8821C) & BIT_MASK_HI5Q_HOST_IDX_8821C)
  7018. #define BIT_SET_HI5Q_HOST_IDX_8821C(x, v) \
  7019. (BIT_CLEAR_HI5Q_HOST_IDX_8821C(x) | BIT_HI5Q_HOST_IDX_8821C(v))
  7020. /* 2 REG_HI6Q_TXBD_IDX_8821C */
  7021. #define BIT_SHIFT_HI6Q_HW_IDX_8821C 16
  7022. #define BIT_MASK_HI6Q_HW_IDX_8821C 0xfff
  7023. #define BIT_HI6Q_HW_IDX_8821C(x) \
  7024. (((x) & BIT_MASK_HI6Q_HW_IDX_8821C) << BIT_SHIFT_HI6Q_HW_IDX_8821C)
  7025. #define BITS_HI6Q_HW_IDX_8821C \
  7026. (BIT_MASK_HI6Q_HW_IDX_8821C << BIT_SHIFT_HI6Q_HW_IDX_8821C)
  7027. #define BIT_CLEAR_HI6Q_HW_IDX_8821C(x) ((x) & (~BITS_HI6Q_HW_IDX_8821C))
  7028. #define BIT_GET_HI6Q_HW_IDX_8821C(x) \
  7029. (((x) >> BIT_SHIFT_HI6Q_HW_IDX_8821C) & BIT_MASK_HI6Q_HW_IDX_8821C)
  7030. #define BIT_SET_HI6Q_HW_IDX_8821C(x, v) \
  7031. (BIT_CLEAR_HI6Q_HW_IDX_8821C(x) | BIT_HI6Q_HW_IDX_8821C(v))
  7032. #define BIT_SHIFT_HI6Q_HOST_IDX_8821C 0
  7033. #define BIT_MASK_HI6Q_HOST_IDX_8821C 0xfff
  7034. #define BIT_HI6Q_HOST_IDX_8821C(x) \
  7035. (((x) & BIT_MASK_HI6Q_HOST_IDX_8821C) << BIT_SHIFT_HI6Q_HOST_IDX_8821C)
  7036. #define BITS_HI6Q_HOST_IDX_8821C \
  7037. (BIT_MASK_HI6Q_HOST_IDX_8821C << BIT_SHIFT_HI6Q_HOST_IDX_8821C)
  7038. #define BIT_CLEAR_HI6Q_HOST_IDX_8821C(x) ((x) & (~BITS_HI6Q_HOST_IDX_8821C))
  7039. #define BIT_GET_HI6Q_HOST_IDX_8821C(x) \
  7040. (((x) >> BIT_SHIFT_HI6Q_HOST_IDX_8821C) & BIT_MASK_HI6Q_HOST_IDX_8821C)
  7041. #define BIT_SET_HI6Q_HOST_IDX_8821C(x, v) \
  7042. (BIT_CLEAR_HI6Q_HOST_IDX_8821C(x) | BIT_HI6Q_HOST_IDX_8821C(v))
  7043. /* 2 REG_HI7Q_TXBD_IDX_8821C */
  7044. #define BIT_SHIFT_HI7Q_HW_IDX_8821C 16
  7045. #define BIT_MASK_HI7Q_HW_IDX_8821C 0xfff
  7046. #define BIT_HI7Q_HW_IDX_8821C(x) \
  7047. (((x) & BIT_MASK_HI7Q_HW_IDX_8821C) << BIT_SHIFT_HI7Q_HW_IDX_8821C)
  7048. #define BITS_HI7Q_HW_IDX_8821C \
  7049. (BIT_MASK_HI7Q_HW_IDX_8821C << BIT_SHIFT_HI7Q_HW_IDX_8821C)
  7050. #define BIT_CLEAR_HI7Q_HW_IDX_8821C(x) ((x) & (~BITS_HI7Q_HW_IDX_8821C))
  7051. #define BIT_GET_HI7Q_HW_IDX_8821C(x) \
  7052. (((x) >> BIT_SHIFT_HI7Q_HW_IDX_8821C) & BIT_MASK_HI7Q_HW_IDX_8821C)
  7053. #define BIT_SET_HI7Q_HW_IDX_8821C(x, v) \
  7054. (BIT_CLEAR_HI7Q_HW_IDX_8821C(x) | BIT_HI7Q_HW_IDX_8821C(v))
  7055. #define BIT_SHIFT_HI7Q_HOST_IDX_8821C 0
  7056. #define BIT_MASK_HI7Q_HOST_IDX_8821C 0xfff
  7057. #define BIT_HI7Q_HOST_IDX_8821C(x) \
  7058. (((x) & BIT_MASK_HI7Q_HOST_IDX_8821C) << BIT_SHIFT_HI7Q_HOST_IDX_8821C)
  7059. #define BITS_HI7Q_HOST_IDX_8821C \
  7060. (BIT_MASK_HI7Q_HOST_IDX_8821C << BIT_SHIFT_HI7Q_HOST_IDX_8821C)
  7061. #define BIT_CLEAR_HI7Q_HOST_IDX_8821C(x) ((x) & (~BITS_HI7Q_HOST_IDX_8821C))
  7062. #define BIT_GET_HI7Q_HOST_IDX_8821C(x) \
  7063. (((x) >> BIT_SHIFT_HI7Q_HOST_IDX_8821C) & BIT_MASK_HI7Q_HOST_IDX_8821C)
  7064. #define BIT_SET_HI7Q_HOST_IDX_8821C(x, v) \
  7065. (BIT_CLEAR_HI7Q_HOST_IDX_8821C(x) | BIT_HI7Q_HOST_IDX_8821C(v))
  7066. /* 2 REG_DBG_SEL_V1_8821C */
  7067. #define BIT_SHIFT_DBG_SEL_8821C 0
  7068. #define BIT_MASK_DBG_SEL_8821C 0xff
  7069. #define BIT_DBG_SEL_8821C(x) \
  7070. (((x) & BIT_MASK_DBG_SEL_8821C) << BIT_SHIFT_DBG_SEL_8821C)
  7071. #define BITS_DBG_SEL_8821C (BIT_MASK_DBG_SEL_8821C << BIT_SHIFT_DBG_SEL_8821C)
  7072. #define BIT_CLEAR_DBG_SEL_8821C(x) ((x) & (~BITS_DBG_SEL_8821C))
  7073. #define BIT_GET_DBG_SEL_8821C(x) \
  7074. (((x) >> BIT_SHIFT_DBG_SEL_8821C) & BIT_MASK_DBG_SEL_8821C)
  7075. #define BIT_SET_DBG_SEL_8821C(x, v) \
  7076. (BIT_CLEAR_DBG_SEL_8821C(x) | BIT_DBG_SEL_8821C(v))
  7077. /* 2 REG_PCIE_HRPWM1_V1_8821C */
  7078. #define BIT_SHIFT_PCIE_HRPWM_8821C 0
  7079. #define BIT_MASK_PCIE_HRPWM_8821C 0xff
  7080. #define BIT_PCIE_HRPWM_8821C(x) \
  7081. (((x) & BIT_MASK_PCIE_HRPWM_8821C) << BIT_SHIFT_PCIE_HRPWM_8821C)
  7082. #define BITS_PCIE_HRPWM_8821C \
  7083. (BIT_MASK_PCIE_HRPWM_8821C << BIT_SHIFT_PCIE_HRPWM_8821C)
  7084. #define BIT_CLEAR_PCIE_HRPWM_8821C(x) ((x) & (~BITS_PCIE_HRPWM_8821C))
  7085. #define BIT_GET_PCIE_HRPWM_8821C(x) \
  7086. (((x) >> BIT_SHIFT_PCIE_HRPWM_8821C) & BIT_MASK_PCIE_HRPWM_8821C)
  7087. #define BIT_SET_PCIE_HRPWM_8821C(x, v) \
  7088. (BIT_CLEAR_PCIE_HRPWM_8821C(x) | BIT_PCIE_HRPWM_8821C(v))
  7089. /* 2 REG_PCIE_HCPWM1_V1_8821C */
  7090. #define BIT_SHIFT_PCIE_HCPWM_8821C 0
  7091. #define BIT_MASK_PCIE_HCPWM_8821C 0xff
  7092. #define BIT_PCIE_HCPWM_8821C(x) \
  7093. (((x) & BIT_MASK_PCIE_HCPWM_8821C) << BIT_SHIFT_PCIE_HCPWM_8821C)
  7094. #define BITS_PCIE_HCPWM_8821C \
  7095. (BIT_MASK_PCIE_HCPWM_8821C << BIT_SHIFT_PCIE_HCPWM_8821C)
  7096. #define BIT_CLEAR_PCIE_HCPWM_8821C(x) ((x) & (~BITS_PCIE_HCPWM_8821C))
  7097. #define BIT_GET_PCIE_HCPWM_8821C(x) \
  7098. (((x) >> BIT_SHIFT_PCIE_HCPWM_8821C) & BIT_MASK_PCIE_HCPWM_8821C)
  7099. #define BIT_SET_PCIE_HCPWM_8821C(x, v) \
  7100. (BIT_CLEAR_PCIE_HCPWM_8821C(x) | BIT_PCIE_HCPWM_8821C(v))
  7101. /* 2 REG_PCIE_CTRL2_8821C */
  7102. #define BIT_DIS_TXDMA_PRE_8821C BIT(7)
  7103. #define BIT_DIS_RXDMA_PRE_8821C BIT(6)
  7104. #define BIT_SHIFT_HPS_CLKR_PCIE_8821C 4
  7105. #define BIT_MASK_HPS_CLKR_PCIE_8821C 0x3
  7106. #define BIT_HPS_CLKR_PCIE_8821C(x) \
  7107. (((x) & BIT_MASK_HPS_CLKR_PCIE_8821C) << BIT_SHIFT_HPS_CLKR_PCIE_8821C)
  7108. #define BITS_HPS_CLKR_PCIE_8821C \
  7109. (BIT_MASK_HPS_CLKR_PCIE_8821C << BIT_SHIFT_HPS_CLKR_PCIE_8821C)
  7110. #define BIT_CLEAR_HPS_CLKR_PCIE_8821C(x) ((x) & (~BITS_HPS_CLKR_PCIE_8821C))
  7111. #define BIT_GET_HPS_CLKR_PCIE_8821C(x) \
  7112. (((x) >> BIT_SHIFT_HPS_CLKR_PCIE_8821C) & BIT_MASK_HPS_CLKR_PCIE_8821C)
  7113. #define BIT_SET_HPS_CLKR_PCIE_8821C(x, v) \
  7114. (BIT_CLEAR_HPS_CLKR_PCIE_8821C(x) | BIT_HPS_CLKR_PCIE_8821C(v))
  7115. #define BIT_PCIE_INT_8821C BIT(3)
  7116. #define BIT_TXFLAG_EXIT_L1_EN_8821C BIT(2)
  7117. #define BIT_EN_RXDMA_ALIGN_8821C BIT(1)
  7118. #define BIT_EN_TXDMA_ALIGN_8821C BIT(0)
  7119. /* 2 REG_PCIE_HRPWM2_V1_8821C */
  7120. #define BIT_SHIFT_PCIE_HRPWM2_8821C 0
  7121. #define BIT_MASK_PCIE_HRPWM2_8821C 0xffff
  7122. #define BIT_PCIE_HRPWM2_8821C(x) \
  7123. (((x) & BIT_MASK_PCIE_HRPWM2_8821C) << BIT_SHIFT_PCIE_HRPWM2_8821C)
  7124. #define BITS_PCIE_HRPWM2_8821C \
  7125. (BIT_MASK_PCIE_HRPWM2_8821C << BIT_SHIFT_PCIE_HRPWM2_8821C)
  7126. #define BIT_CLEAR_PCIE_HRPWM2_8821C(x) ((x) & (~BITS_PCIE_HRPWM2_8821C))
  7127. #define BIT_GET_PCIE_HRPWM2_8821C(x) \
  7128. (((x) >> BIT_SHIFT_PCIE_HRPWM2_8821C) & BIT_MASK_PCIE_HRPWM2_8821C)
  7129. #define BIT_SET_PCIE_HRPWM2_8821C(x, v) \
  7130. (BIT_CLEAR_PCIE_HRPWM2_8821C(x) | BIT_PCIE_HRPWM2_8821C(v))
  7131. /* 2 REG_PCIE_HCPWM2_V1_8821C */
  7132. #define BIT_SHIFT_PCIE_HCPWM2_8821C 0
  7133. #define BIT_MASK_PCIE_HCPWM2_8821C 0xffff
  7134. #define BIT_PCIE_HCPWM2_8821C(x) \
  7135. (((x) & BIT_MASK_PCIE_HCPWM2_8821C) << BIT_SHIFT_PCIE_HCPWM2_8821C)
  7136. #define BITS_PCIE_HCPWM2_8821C \
  7137. (BIT_MASK_PCIE_HCPWM2_8821C << BIT_SHIFT_PCIE_HCPWM2_8821C)
  7138. #define BIT_CLEAR_PCIE_HCPWM2_8821C(x) ((x) & (~BITS_PCIE_HCPWM2_8821C))
  7139. #define BIT_GET_PCIE_HCPWM2_8821C(x) \
  7140. (((x) >> BIT_SHIFT_PCIE_HCPWM2_8821C) & BIT_MASK_PCIE_HCPWM2_8821C)
  7141. #define BIT_SET_PCIE_HCPWM2_8821C(x, v) \
  7142. (BIT_CLEAR_PCIE_HCPWM2_8821C(x) | BIT_PCIE_HCPWM2_8821C(v))
  7143. /* 2 REG_PCIE_H2C_MSG_V1_8821C */
  7144. #define BIT_SHIFT_DRV2FW_INFO_8821C 0
  7145. #define BIT_MASK_DRV2FW_INFO_8821C 0xffffffffL
  7146. #define BIT_DRV2FW_INFO_8821C(x) \
  7147. (((x) & BIT_MASK_DRV2FW_INFO_8821C) << BIT_SHIFT_DRV2FW_INFO_8821C)
  7148. #define BITS_DRV2FW_INFO_8821C \
  7149. (BIT_MASK_DRV2FW_INFO_8821C << BIT_SHIFT_DRV2FW_INFO_8821C)
  7150. #define BIT_CLEAR_DRV2FW_INFO_8821C(x) ((x) & (~BITS_DRV2FW_INFO_8821C))
  7151. #define BIT_GET_DRV2FW_INFO_8821C(x) \
  7152. (((x) >> BIT_SHIFT_DRV2FW_INFO_8821C) & BIT_MASK_DRV2FW_INFO_8821C)
  7153. #define BIT_SET_DRV2FW_INFO_8821C(x, v) \
  7154. (BIT_CLEAR_DRV2FW_INFO_8821C(x) | BIT_DRV2FW_INFO_8821C(v))
  7155. /* 2 REG_PCIE_C2H_MSG_V1_8821C */
  7156. #define BIT_SHIFT_HCI_PCIE_C2H_MSG_8821C 0
  7157. #define BIT_MASK_HCI_PCIE_C2H_MSG_8821C 0xffffffffL
  7158. #define BIT_HCI_PCIE_C2H_MSG_8821C(x) \
  7159. (((x) & BIT_MASK_HCI_PCIE_C2H_MSG_8821C) \
  7160. << BIT_SHIFT_HCI_PCIE_C2H_MSG_8821C)
  7161. #define BITS_HCI_PCIE_C2H_MSG_8821C \
  7162. (BIT_MASK_HCI_PCIE_C2H_MSG_8821C << BIT_SHIFT_HCI_PCIE_C2H_MSG_8821C)
  7163. #define BIT_CLEAR_HCI_PCIE_C2H_MSG_8821C(x) \
  7164. ((x) & (~BITS_HCI_PCIE_C2H_MSG_8821C))
  7165. #define BIT_GET_HCI_PCIE_C2H_MSG_8821C(x) \
  7166. (((x) >> BIT_SHIFT_HCI_PCIE_C2H_MSG_8821C) & \
  7167. BIT_MASK_HCI_PCIE_C2H_MSG_8821C)
  7168. #define BIT_SET_HCI_PCIE_C2H_MSG_8821C(x, v) \
  7169. (BIT_CLEAR_HCI_PCIE_C2H_MSG_8821C(x) | BIT_HCI_PCIE_C2H_MSG_8821C(v))
  7170. /* 2 REG_DBI_WDATA_V1_8821C */
  7171. #define BIT_SHIFT_DBI_WDATA_8821C 0
  7172. #define BIT_MASK_DBI_WDATA_8821C 0xffffffffL
  7173. #define BIT_DBI_WDATA_8821C(x) \
  7174. (((x) & BIT_MASK_DBI_WDATA_8821C) << BIT_SHIFT_DBI_WDATA_8821C)
  7175. #define BITS_DBI_WDATA_8821C \
  7176. (BIT_MASK_DBI_WDATA_8821C << BIT_SHIFT_DBI_WDATA_8821C)
  7177. #define BIT_CLEAR_DBI_WDATA_8821C(x) ((x) & (~BITS_DBI_WDATA_8821C))
  7178. #define BIT_GET_DBI_WDATA_8821C(x) \
  7179. (((x) >> BIT_SHIFT_DBI_WDATA_8821C) & BIT_MASK_DBI_WDATA_8821C)
  7180. #define BIT_SET_DBI_WDATA_8821C(x, v) \
  7181. (BIT_CLEAR_DBI_WDATA_8821C(x) | BIT_DBI_WDATA_8821C(v))
  7182. /* 2 REG_DBI_RDATA_V1_8821C */
  7183. #define BIT_SHIFT_DBI_RDATA_8821C 0
  7184. #define BIT_MASK_DBI_RDATA_8821C 0xffffffffL
  7185. #define BIT_DBI_RDATA_8821C(x) \
  7186. (((x) & BIT_MASK_DBI_RDATA_8821C) << BIT_SHIFT_DBI_RDATA_8821C)
  7187. #define BITS_DBI_RDATA_8821C \
  7188. (BIT_MASK_DBI_RDATA_8821C << BIT_SHIFT_DBI_RDATA_8821C)
  7189. #define BIT_CLEAR_DBI_RDATA_8821C(x) ((x) & (~BITS_DBI_RDATA_8821C))
  7190. #define BIT_GET_DBI_RDATA_8821C(x) \
  7191. (((x) >> BIT_SHIFT_DBI_RDATA_8821C) & BIT_MASK_DBI_RDATA_8821C)
  7192. #define BIT_SET_DBI_RDATA_8821C(x, v) \
  7193. (BIT_CLEAR_DBI_RDATA_8821C(x) | BIT_DBI_RDATA_8821C(v))
  7194. /* 2 REG_DBI_FLAG_V1_8821C */
  7195. #define BIT_EN_STUCK_DBG_8821C BIT(26)
  7196. #define BIT_RX_STUCK_8821C BIT(25)
  7197. #define BIT_TX_STUCK_8821C BIT(24)
  7198. #define BIT_DBI_RFLAG_8821C BIT(17)
  7199. #define BIT_DBI_WFLAG_8821C BIT(16)
  7200. #define BIT_SHIFT_DBI_WREN_8821C 12
  7201. #define BIT_MASK_DBI_WREN_8821C 0xf
  7202. #define BIT_DBI_WREN_8821C(x) \
  7203. (((x) & BIT_MASK_DBI_WREN_8821C) << BIT_SHIFT_DBI_WREN_8821C)
  7204. #define BITS_DBI_WREN_8821C \
  7205. (BIT_MASK_DBI_WREN_8821C << BIT_SHIFT_DBI_WREN_8821C)
  7206. #define BIT_CLEAR_DBI_WREN_8821C(x) ((x) & (~BITS_DBI_WREN_8821C))
  7207. #define BIT_GET_DBI_WREN_8821C(x) \
  7208. (((x) >> BIT_SHIFT_DBI_WREN_8821C) & BIT_MASK_DBI_WREN_8821C)
  7209. #define BIT_SET_DBI_WREN_8821C(x, v) \
  7210. (BIT_CLEAR_DBI_WREN_8821C(x) | BIT_DBI_WREN_8821C(v))
  7211. #define BIT_SHIFT_DBI_ADDR_8821C 0
  7212. #define BIT_MASK_DBI_ADDR_8821C 0xfff
  7213. #define BIT_DBI_ADDR_8821C(x) \
  7214. (((x) & BIT_MASK_DBI_ADDR_8821C) << BIT_SHIFT_DBI_ADDR_8821C)
  7215. #define BITS_DBI_ADDR_8821C \
  7216. (BIT_MASK_DBI_ADDR_8821C << BIT_SHIFT_DBI_ADDR_8821C)
  7217. #define BIT_CLEAR_DBI_ADDR_8821C(x) ((x) & (~BITS_DBI_ADDR_8821C))
  7218. #define BIT_GET_DBI_ADDR_8821C(x) \
  7219. (((x) >> BIT_SHIFT_DBI_ADDR_8821C) & BIT_MASK_DBI_ADDR_8821C)
  7220. #define BIT_SET_DBI_ADDR_8821C(x, v) \
  7221. (BIT_CLEAR_DBI_ADDR_8821C(x) | BIT_DBI_ADDR_8821C(v))
  7222. /* 2 REG_MDIO_V1_8821C */
  7223. #define BIT_SHIFT_MDIO_RDATA_8821C 16
  7224. #define BIT_MASK_MDIO_RDATA_8821C 0xffff
  7225. #define BIT_MDIO_RDATA_8821C(x) \
  7226. (((x) & BIT_MASK_MDIO_RDATA_8821C) << BIT_SHIFT_MDIO_RDATA_8821C)
  7227. #define BITS_MDIO_RDATA_8821C \
  7228. (BIT_MASK_MDIO_RDATA_8821C << BIT_SHIFT_MDIO_RDATA_8821C)
  7229. #define BIT_CLEAR_MDIO_RDATA_8821C(x) ((x) & (~BITS_MDIO_RDATA_8821C))
  7230. #define BIT_GET_MDIO_RDATA_8821C(x) \
  7231. (((x) >> BIT_SHIFT_MDIO_RDATA_8821C) & BIT_MASK_MDIO_RDATA_8821C)
  7232. #define BIT_SET_MDIO_RDATA_8821C(x, v) \
  7233. (BIT_CLEAR_MDIO_RDATA_8821C(x) | BIT_MDIO_RDATA_8821C(v))
  7234. #define BIT_SHIFT_MDIO_WDATA_8821C 0
  7235. #define BIT_MASK_MDIO_WDATA_8821C 0xffff
  7236. #define BIT_MDIO_WDATA_8821C(x) \
  7237. (((x) & BIT_MASK_MDIO_WDATA_8821C) << BIT_SHIFT_MDIO_WDATA_8821C)
  7238. #define BITS_MDIO_WDATA_8821C \
  7239. (BIT_MASK_MDIO_WDATA_8821C << BIT_SHIFT_MDIO_WDATA_8821C)
  7240. #define BIT_CLEAR_MDIO_WDATA_8821C(x) ((x) & (~BITS_MDIO_WDATA_8821C))
  7241. #define BIT_GET_MDIO_WDATA_8821C(x) \
  7242. (((x) >> BIT_SHIFT_MDIO_WDATA_8821C) & BIT_MASK_MDIO_WDATA_8821C)
  7243. #define BIT_SET_MDIO_WDATA_8821C(x, v) \
  7244. (BIT_CLEAR_MDIO_WDATA_8821C(x) | BIT_MDIO_WDATA_8821C(v))
  7245. /* 2 REG_PCIE_MIX_CFG_8821C */
  7246. #define BIT_SHIFT_MDIO_PHY_ADDR_8821C 24
  7247. #define BIT_MASK_MDIO_PHY_ADDR_8821C 0x1f
  7248. #define BIT_MDIO_PHY_ADDR_8821C(x) \
  7249. (((x) & BIT_MASK_MDIO_PHY_ADDR_8821C) << BIT_SHIFT_MDIO_PHY_ADDR_8821C)
  7250. #define BITS_MDIO_PHY_ADDR_8821C \
  7251. (BIT_MASK_MDIO_PHY_ADDR_8821C << BIT_SHIFT_MDIO_PHY_ADDR_8821C)
  7252. #define BIT_CLEAR_MDIO_PHY_ADDR_8821C(x) ((x) & (~BITS_MDIO_PHY_ADDR_8821C))
  7253. #define BIT_GET_MDIO_PHY_ADDR_8821C(x) \
  7254. (((x) >> BIT_SHIFT_MDIO_PHY_ADDR_8821C) & BIT_MASK_MDIO_PHY_ADDR_8821C)
  7255. #define BIT_SET_MDIO_PHY_ADDR_8821C(x, v) \
  7256. (BIT_CLEAR_MDIO_PHY_ADDR_8821C(x) | BIT_MDIO_PHY_ADDR_8821C(v))
  7257. #define BIT_SHIFT_WATCH_DOG_RECORD_V1_8821C 10
  7258. #define BIT_MASK_WATCH_DOG_RECORD_V1_8821C 0x3fff
  7259. #define BIT_WATCH_DOG_RECORD_V1_8821C(x) \
  7260. (((x) & BIT_MASK_WATCH_DOG_RECORD_V1_8821C) \
  7261. << BIT_SHIFT_WATCH_DOG_RECORD_V1_8821C)
  7262. #define BITS_WATCH_DOG_RECORD_V1_8821C \
  7263. (BIT_MASK_WATCH_DOG_RECORD_V1_8821C \
  7264. << BIT_SHIFT_WATCH_DOG_RECORD_V1_8821C)
  7265. #define BIT_CLEAR_WATCH_DOG_RECORD_V1_8821C(x) \
  7266. ((x) & (~BITS_WATCH_DOG_RECORD_V1_8821C))
  7267. #define BIT_GET_WATCH_DOG_RECORD_V1_8821C(x) \
  7268. (((x) >> BIT_SHIFT_WATCH_DOG_RECORD_V1_8821C) & \
  7269. BIT_MASK_WATCH_DOG_RECORD_V1_8821C)
  7270. #define BIT_SET_WATCH_DOG_RECORD_V1_8821C(x, v) \
  7271. (BIT_CLEAR_WATCH_DOG_RECORD_V1_8821C(x) | \
  7272. BIT_WATCH_DOG_RECORD_V1_8821C(v))
  7273. #define BIT_R_IO_TIMEOUT_FLAG_V1_8821C BIT(9)
  7274. #define BIT_EN_WATCH_DOG_8821C BIT(8)
  7275. #define BIT_ECRC_EN_V1_8821C BIT(7)
  7276. #define BIT_MDIO_RFLAG_V1_8821C BIT(6)
  7277. #define BIT_MDIO_WFLAG_V1_8821C BIT(5)
  7278. #define BIT_SHIFT_MDIO_REG_ADDR_V1_8821C 0
  7279. #define BIT_MASK_MDIO_REG_ADDR_V1_8821C 0x1f
  7280. #define BIT_MDIO_REG_ADDR_V1_8821C(x) \
  7281. (((x) & BIT_MASK_MDIO_REG_ADDR_V1_8821C) \
  7282. << BIT_SHIFT_MDIO_REG_ADDR_V1_8821C)
  7283. #define BITS_MDIO_REG_ADDR_V1_8821C \
  7284. (BIT_MASK_MDIO_REG_ADDR_V1_8821C << BIT_SHIFT_MDIO_REG_ADDR_V1_8821C)
  7285. #define BIT_CLEAR_MDIO_REG_ADDR_V1_8821C(x) \
  7286. ((x) & (~BITS_MDIO_REG_ADDR_V1_8821C))
  7287. #define BIT_GET_MDIO_REG_ADDR_V1_8821C(x) \
  7288. (((x) >> BIT_SHIFT_MDIO_REG_ADDR_V1_8821C) & \
  7289. BIT_MASK_MDIO_REG_ADDR_V1_8821C)
  7290. #define BIT_SET_MDIO_REG_ADDR_V1_8821C(x, v) \
  7291. (BIT_CLEAR_MDIO_REG_ADDR_V1_8821C(x) | BIT_MDIO_REG_ADDR_V1_8821C(v))
  7292. /* 2 REG_HCI_MIX_CFG_8821C */
  7293. #define BIT_HOST_GEN2_SUPPORT_8821C BIT(20)
  7294. #define BIT_SHIFT_TXDMA_ERR_FLAG_8821C 16
  7295. #define BIT_MASK_TXDMA_ERR_FLAG_8821C 0xf
  7296. #define BIT_TXDMA_ERR_FLAG_8821C(x) \
  7297. (((x) & BIT_MASK_TXDMA_ERR_FLAG_8821C) \
  7298. << BIT_SHIFT_TXDMA_ERR_FLAG_8821C)
  7299. #define BITS_TXDMA_ERR_FLAG_8821C \
  7300. (BIT_MASK_TXDMA_ERR_FLAG_8821C << BIT_SHIFT_TXDMA_ERR_FLAG_8821C)
  7301. #define BIT_CLEAR_TXDMA_ERR_FLAG_8821C(x) ((x) & (~BITS_TXDMA_ERR_FLAG_8821C))
  7302. #define BIT_GET_TXDMA_ERR_FLAG_8821C(x) \
  7303. (((x) >> BIT_SHIFT_TXDMA_ERR_FLAG_8821C) & \
  7304. BIT_MASK_TXDMA_ERR_FLAG_8821C)
  7305. #define BIT_SET_TXDMA_ERR_FLAG_8821C(x, v) \
  7306. (BIT_CLEAR_TXDMA_ERR_FLAG_8821C(x) | BIT_TXDMA_ERR_FLAG_8821C(v))
  7307. #define BIT_SHIFT_EARLY_MODE_SEL_8821C 12
  7308. #define BIT_MASK_EARLY_MODE_SEL_8821C 0xf
  7309. #define BIT_EARLY_MODE_SEL_8821C(x) \
  7310. (((x) & BIT_MASK_EARLY_MODE_SEL_8821C) \
  7311. << BIT_SHIFT_EARLY_MODE_SEL_8821C)
  7312. #define BITS_EARLY_MODE_SEL_8821C \
  7313. (BIT_MASK_EARLY_MODE_SEL_8821C << BIT_SHIFT_EARLY_MODE_SEL_8821C)
  7314. #define BIT_CLEAR_EARLY_MODE_SEL_8821C(x) ((x) & (~BITS_EARLY_MODE_SEL_8821C))
  7315. #define BIT_GET_EARLY_MODE_SEL_8821C(x) \
  7316. (((x) >> BIT_SHIFT_EARLY_MODE_SEL_8821C) & \
  7317. BIT_MASK_EARLY_MODE_SEL_8821C)
  7318. #define BIT_SET_EARLY_MODE_SEL_8821C(x, v) \
  7319. (BIT_CLEAR_EARLY_MODE_SEL_8821C(x) | BIT_EARLY_MODE_SEL_8821C(v))
  7320. #define BIT_EPHY_RX50_EN_8821C BIT(11)
  7321. #define BIT_SHIFT_MSI_TIMEOUT_ID_V1_8821C 8
  7322. #define BIT_MASK_MSI_TIMEOUT_ID_V1_8821C 0x7
  7323. #define BIT_MSI_TIMEOUT_ID_V1_8821C(x) \
  7324. (((x) & BIT_MASK_MSI_TIMEOUT_ID_V1_8821C) \
  7325. << BIT_SHIFT_MSI_TIMEOUT_ID_V1_8821C)
  7326. #define BITS_MSI_TIMEOUT_ID_V1_8821C \
  7327. (BIT_MASK_MSI_TIMEOUT_ID_V1_8821C << BIT_SHIFT_MSI_TIMEOUT_ID_V1_8821C)
  7328. #define BIT_CLEAR_MSI_TIMEOUT_ID_V1_8821C(x) \
  7329. ((x) & (~BITS_MSI_TIMEOUT_ID_V1_8821C))
  7330. #define BIT_GET_MSI_TIMEOUT_ID_V1_8821C(x) \
  7331. (((x) >> BIT_SHIFT_MSI_TIMEOUT_ID_V1_8821C) & \
  7332. BIT_MASK_MSI_TIMEOUT_ID_V1_8821C)
  7333. #define BIT_SET_MSI_TIMEOUT_ID_V1_8821C(x, v) \
  7334. (BIT_CLEAR_MSI_TIMEOUT_ID_V1_8821C(x) | BIT_MSI_TIMEOUT_ID_V1_8821C(v))
  7335. #define BIT_RADDR_RD_8821C BIT(7)
  7336. #define BIT_EN_MUL_TAG_8821C BIT(6)
  7337. #define BIT_EN_EARLY_MODE_8821C BIT(5)
  7338. #define BIT_L0S_LINK_OFF_8821C BIT(4)
  7339. #define BIT_ACT_LINK_OFF_8821C BIT(3)
  7340. #define BIT_EN_SLOW_MAC_TX_8821C BIT(2)
  7341. #define BIT_EN_SLOW_MAC_RX_8821C BIT(1)
  7342. /* 2 REG_STC_INT_CS_8821C(PCIE STATE CHANGE INTERRUPT CONTROL AND STATUS) */
  7343. #define BIT_STC_INT_EN_8821C BIT(31)
  7344. #define BIT_SHIFT_STC_INT_FLAG_8821C 16
  7345. #define BIT_MASK_STC_INT_FLAG_8821C 0xff
  7346. #define BIT_STC_INT_FLAG_8821C(x) \
  7347. (((x) & BIT_MASK_STC_INT_FLAG_8821C) << BIT_SHIFT_STC_INT_FLAG_8821C)
  7348. #define BITS_STC_INT_FLAG_8821C \
  7349. (BIT_MASK_STC_INT_FLAG_8821C << BIT_SHIFT_STC_INT_FLAG_8821C)
  7350. #define BIT_CLEAR_STC_INT_FLAG_8821C(x) ((x) & (~BITS_STC_INT_FLAG_8821C))
  7351. #define BIT_GET_STC_INT_FLAG_8821C(x) \
  7352. (((x) >> BIT_SHIFT_STC_INT_FLAG_8821C) & BIT_MASK_STC_INT_FLAG_8821C)
  7353. #define BIT_SET_STC_INT_FLAG_8821C(x, v) \
  7354. (BIT_CLEAR_STC_INT_FLAG_8821C(x) | BIT_STC_INT_FLAG_8821C(v))
  7355. #define BIT_SHIFT_STC_INT_IDX_8821C 8
  7356. #define BIT_MASK_STC_INT_IDX_8821C 0x7
  7357. #define BIT_STC_INT_IDX_8821C(x) \
  7358. (((x) & BIT_MASK_STC_INT_IDX_8821C) << BIT_SHIFT_STC_INT_IDX_8821C)
  7359. #define BITS_STC_INT_IDX_8821C \
  7360. (BIT_MASK_STC_INT_IDX_8821C << BIT_SHIFT_STC_INT_IDX_8821C)
  7361. #define BIT_CLEAR_STC_INT_IDX_8821C(x) ((x) & (~BITS_STC_INT_IDX_8821C))
  7362. #define BIT_GET_STC_INT_IDX_8821C(x) \
  7363. (((x) >> BIT_SHIFT_STC_INT_IDX_8821C) & BIT_MASK_STC_INT_IDX_8821C)
  7364. #define BIT_SET_STC_INT_IDX_8821C(x, v) \
  7365. (BIT_CLEAR_STC_INT_IDX_8821C(x) | BIT_STC_INT_IDX_8821C(v))
  7366. #define BIT_SHIFT_STC_INT_REALTIME_CS_8821C 0
  7367. #define BIT_MASK_STC_INT_REALTIME_CS_8821C 0x3f
  7368. #define BIT_STC_INT_REALTIME_CS_8821C(x) \
  7369. (((x) & BIT_MASK_STC_INT_REALTIME_CS_8821C) \
  7370. << BIT_SHIFT_STC_INT_REALTIME_CS_8821C)
  7371. #define BITS_STC_INT_REALTIME_CS_8821C \
  7372. (BIT_MASK_STC_INT_REALTIME_CS_8821C \
  7373. << BIT_SHIFT_STC_INT_REALTIME_CS_8821C)
  7374. #define BIT_CLEAR_STC_INT_REALTIME_CS_8821C(x) \
  7375. ((x) & (~BITS_STC_INT_REALTIME_CS_8821C))
  7376. #define BIT_GET_STC_INT_REALTIME_CS_8821C(x) \
  7377. (((x) >> BIT_SHIFT_STC_INT_REALTIME_CS_8821C) & \
  7378. BIT_MASK_STC_INT_REALTIME_CS_8821C)
  7379. #define BIT_SET_STC_INT_REALTIME_CS_8821C(x, v) \
  7380. (BIT_CLEAR_STC_INT_REALTIME_CS_8821C(x) | \
  7381. BIT_STC_INT_REALTIME_CS_8821C(v))
  7382. /* 2 REG_ST_INT_CFG_8821C(PCIE STATE CHANGE INTERRUPT CONFIGURATION) */
  7383. #define BIT_STC_INT_GRP_EN_8821C BIT(31)
  7384. #define BIT_SHIFT_STC_INT_EXPECT_LS_8821C 8
  7385. #define BIT_MASK_STC_INT_EXPECT_LS_8821C 0x3f
  7386. #define BIT_STC_INT_EXPECT_LS_8821C(x) \
  7387. (((x) & BIT_MASK_STC_INT_EXPECT_LS_8821C) \
  7388. << BIT_SHIFT_STC_INT_EXPECT_LS_8821C)
  7389. #define BITS_STC_INT_EXPECT_LS_8821C \
  7390. (BIT_MASK_STC_INT_EXPECT_LS_8821C << BIT_SHIFT_STC_INT_EXPECT_LS_8821C)
  7391. #define BIT_CLEAR_STC_INT_EXPECT_LS_8821C(x) \
  7392. ((x) & (~BITS_STC_INT_EXPECT_LS_8821C))
  7393. #define BIT_GET_STC_INT_EXPECT_LS_8821C(x) \
  7394. (((x) >> BIT_SHIFT_STC_INT_EXPECT_LS_8821C) & \
  7395. BIT_MASK_STC_INT_EXPECT_LS_8821C)
  7396. #define BIT_SET_STC_INT_EXPECT_LS_8821C(x, v) \
  7397. (BIT_CLEAR_STC_INT_EXPECT_LS_8821C(x) | BIT_STC_INT_EXPECT_LS_8821C(v))
  7398. #define BIT_SHIFT_STC_INT_EXPECT_CS_8821C 0
  7399. #define BIT_MASK_STC_INT_EXPECT_CS_8821C 0x3f
  7400. #define BIT_STC_INT_EXPECT_CS_8821C(x) \
  7401. (((x) & BIT_MASK_STC_INT_EXPECT_CS_8821C) \
  7402. << BIT_SHIFT_STC_INT_EXPECT_CS_8821C)
  7403. #define BITS_STC_INT_EXPECT_CS_8821C \
  7404. (BIT_MASK_STC_INT_EXPECT_CS_8821C << BIT_SHIFT_STC_INT_EXPECT_CS_8821C)
  7405. #define BIT_CLEAR_STC_INT_EXPECT_CS_8821C(x) \
  7406. ((x) & (~BITS_STC_INT_EXPECT_CS_8821C))
  7407. #define BIT_GET_STC_INT_EXPECT_CS_8821C(x) \
  7408. (((x) >> BIT_SHIFT_STC_INT_EXPECT_CS_8821C) & \
  7409. BIT_MASK_STC_INT_EXPECT_CS_8821C)
  7410. #define BIT_SET_STC_INT_EXPECT_CS_8821C(x, v) \
  7411. (BIT_CLEAR_STC_INT_EXPECT_CS_8821C(x) | BIT_STC_INT_EXPECT_CS_8821C(v))
  7412. /* 2 REG_CMU_DLY_CTRL_8821C(PCIE PHY CLOCK MGT UNIT DELAY CONTROL ) */
  7413. #define BIT_CMU_DLY_EN_8821C BIT(31)
  7414. #define BIT_CMU_DLY_MODE_8821C BIT(30)
  7415. #define BIT_SHIFT_CMU_DLY_PRE_DIV_8821C 0
  7416. #define BIT_MASK_CMU_DLY_PRE_DIV_8821C 0xff
  7417. #define BIT_CMU_DLY_PRE_DIV_8821C(x) \
  7418. (((x) & BIT_MASK_CMU_DLY_PRE_DIV_8821C) \
  7419. << BIT_SHIFT_CMU_DLY_PRE_DIV_8821C)
  7420. #define BITS_CMU_DLY_PRE_DIV_8821C \
  7421. (BIT_MASK_CMU_DLY_PRE_DIV_8821C << BIT_SHIFT_CMU_DLY_PRE_DIV_8821C)
  7422. #define BIT_CLEAR_CMU_DLY_PRE_DIV_8821C(x) ((x) & (~BITS_CMU_DLY_PRE_DIV_8821C))
  7423. #define BIT_GET_CMU_DLY_PRE_DIV_8821C(x) \
  7424. (((x) >> BIT_SHIFT_CMU_DLY_PRE_DIV_8821C) & \
  7425. BIT_MASK_CMU_DLY_PRE_DIV_8821C)
  7426. #define BIT_SET_CMU_DLY_PRE_DIV_8821C(x, v) \
  7427. (BIT_CLEAR_CMU_DLY_PRE_DIV_8821C(x) | BIT_CMU_DLY_PRE_DIV_8821C(v))
  7428. /* 2 REG_CMU_DLY_CFG_8821C(PCIE PHY CLOCK MGT UNIT DELAY CONFIGURATION ) */
  7429. #define BIT_SHIFT_CMU_DLY_LTR_A2I_8821C 24
  7430. #define BIT_MASK_CMU_DLY_LTR_A2I_8821C 0xff
  7431. #define BIT_CMU_DLY_LTR_A2I_8821C(x) \
  7432. (((x) & BIT_MASK_CMU_DLY_LTR_A2I_8821C) \
  7433. << BIT_SHIFT_CMU_DLY_LTR_A2I_8821C)
  7434. #define BITS_CMU_DLY_LTR_A2I_8821C \
  7435. (BIT_MASK_CMU_DLY_LTR_A2I_8821C << BIT_SHIFT_CMU_DLY_LTR_A2I_8821C)
  7436. #define BIT_CLEAR_CMU_DLY_LTR_A2I_8821C(x) ((x) & (~BITS_CMU_DLY_LTR_A2I_8821C))
  7437. #define BIT_GET_CMU_DLY_LTR_A2I_8821C(x) \
  7438. (((x) >> BIT_SHIFT_CMU_DLY_LTR_A2I_8821C) & \
  7439. BIT_MASK_CMU_DLY_LTR_A2I_8821C)
  7440. #define BIT_SET_CMU_DLY_LTR_A2I_8821C(x, v) \
  7441. (BIT_CLEAR_CMU_DLY_LTR_A2I_8821C(x) | BIT_CMU_DLY_LTR_A2I_8821C(v))
  7442. #define BIT_SHIFT_CMU_DLY_LTR_I2A_8821C 16
  7443. #define BIT_MASK_CMU_DLY_LTR_I2A_8821C 0xff
  7444. #define BIT_CMU_DLY_LTR_I2A_8821C(x) \
  7445. (((x) & BIT_MASK_CMU_DLY_LTR_I2A_8821C) \
  7446. << BIT_SHIFT_CMU_DLY_LTR_I2A_8821C)
  7447. #define BITS_CMU_DLY_LTR_I2A_8821C \
  7448. (BIT_MASK_CMU_DLY_LTR_I2A_8821C << BIT_SHIFT_CMU_DLY_LTR_I2A_8821C)
  7449. #define BIT_CLEAR_CMU_DLY_LTR_I2A_8821C(x) ((x) & (~BITS_CMU_DLY_LTR_I2A_8821C))
  7450. #define BIT_GET_CMU_DLY_LTR_I2A_8821C(x) \
  7451. (((x) >> BIT_SHIFT_CMU_DLY_LTR_I2A_8821C) & \
  7452. BIT_MASK_CMU_DLY_LTR_I2A_8821C)
  7453. #define BIT_SET_CMU_DLY_LTR_I2A_8821C(x, v) \
  7454. (BIT_CLEAR_CMU_DLY_LTR_I2A_8821C(x) | BIT_CMU_DLY_LTR_I2A_8821C(v))
  7455. #define BIT_SHIFT_CMU_DLY_LTR_IDLE_8821C 8
  7456. #define BIT_MASK_CMU_DLY_LTR_IDLE_8821C 0xff
  7457. #define BIT_CMU_DLY_LTR_IDLE_8821C(x) \
  7458. (((x) & BIT_MASK_CMU_DLY_LTR_IDLE_8821C) \
  7459. << BIT_SHIFT_CMU_DLY_LTR_IDLE_8821C)
  7460. #define BITS_CMU_DLY_LTR_IDLE_8821C \
  7461. (BIT_MASK_CMU_DLY_LTR_IDLE_8821C << BIT_SHIFT_CMU_DLY_LTR_IDLE_8821C)
  7462. #define BIT_CLEAR_CMU_DLY_LTR_IDLE_8821C(x) \
  7463. ((x) & (~BITS_CMU_DLY_LTR_IDLE_8821C))
  7464. #define BIT_GET_CMU_DLY_LTR_IDLE_8821C(x) \
  7465. (((x) >> BIT_SHIFT_CMU_DLY_LTR_IDLE_8821C) & \
  7466. BIT_MASK_CMU_DLY_LTR_IDLE_8821C)
  7467. #define BIT_SET_CMU_DLY_LTR_IDLE_8821C(x, v) \
  7468. (BIT_CLEAR_CMU_DLY_LTR_IDLE_8821C(x) | BIT_CMU_DLY_LTR_IDLE_8821C(v))
  7469. #define BIT_SHIFT_CMU_DLY_LTR_ACT_8821C 0
  7470. #define BIT_MASK_CMU_DLY_LTR_ACT_8821C 0xff
  7471. #define BIT_CMU_DLY_LTR_ACT_8821C(x) \
  7472. (((x) & BIT_MASK_CMU_DLY_LTR_ACT_8821C) \
  7473. << BIT_SHIFT_CMU_DLY_LTR_ACT_8821C)
  7474. #define BITS_CMU_DLY_LTR_ACT_8821C \
  7475. (BIT_MASK_CMU_DLY_LTR_ACT_8821C << BIT_SHIFT_CMU_DLY_LTR_ACT_8821C)
  7476. #define BIT_CLEAR_CMU_DLY_LTR_ACT_8821C(x) ((x) & (~BITS_CMU_DLY_LTR_ACT_8821C))
  7477. #define BIT_GET_CMU_DLY_LTR_ACT_8821C(x) \
  7478. (((x) >> BIT_SHIFT_CMU_DLY_LTR_ACT_8821C) & \
  7479. BIT_MASK_CMU_DLY_LTR_ACT_8821C)
  7480. #define BIT_SET_CMU_DLY_LTR_ACT_8821C(x, v) \
  7481. (BIT_CLEAR_CMU_DLY_LTR_ACT_8821C(x) | BIT_CMU_DLY_LTR_ACT_8821C(v))
  7482. /* 2 REG_H2CQ_TXBD_DESA_8821C */
  7483. #define BIT_SHIFT_H2CQ_TXBD_DESA_8821C 0
  7484. #define BIT_MASK_H2CQ_TXBD_DESA_8821C 0xffffffffffffffffL
  7485. #define BIT_H2CQ_TXBD_DESA_8821C(x) \
  7486. (((x) & BIT_MASK_H2CQ_TXBD_DESA_8821C) \
  7487. << BIT_SHIFT_H2CQ_TXBD_DESA_8821C)
  7488. #define BITS_H2CQ_TXBD_DESA_8821C \
  7489. (BIT_MASK_H2CQ_TXBD_DESA_8821C << BIT_SHIFT_H2CQ_TXBD_DESA_8821C)
  7490. #define BIT_CLEAR_H2CQ_TXBD_DESA_8821C(x) ((x) & (~BITS_H2CQ_TXBD_DESA_8821C))
  7491. #define BIT_GET_H2CQ_TXBD_DESA_8821C(x) \
  7492. (((x) >> BIT_SHIFT_H2CQ_TXBD_DESA_8821C) & \
  7493. BIT_MASK_H2CQ_TXBD_DESA_8821C)
  7494. #define BIT_SET_H2CQ_TXBD_DESA_8821C(x, v) \
  7495. (BIT_CLEAR_H2CQ_TXBD_DESA_8821C(x) | BIT_H2CQ_TXBD_DESA_8821C(v))
  7496. /* 2 REG_H2CQ_TXBD_NUM_8821C */
  7497. #define BIT_PCIE_H2CQ_FLAG_8821C BIT(14)
  7498. #define BIT_SHIFT_H2CQ_DESC_MODE_8821C 12
  7499. #define BIT_MASK_H2CQ_DESC_MODE_8821C 0x3
  7500. #define BIT_H2CQ_DESC_MODE_8821C(x) \
  7501. (((x) & BIT_MASK_H2CQ_DESC_MODE_8821C) \
  7502. << BIT_SHIFT_H2CQ_DESC_MODE_8821C)
  7503. #define BITS_H2CQ_DESC_MODE_8821C \
  7504. (BIT_MASK_H2CQ_DESC_MODE_8821C << BIT_SHIFT_H2CQ_DESC_MODE_8821C)
  7505. #define BIT_CLEAR_H2CQ_DESC_MODE_8821C(x) ((x) & (~BITS_H2CQ_DESC_MODE_8821C))
  7506. #define BIT_GET_H2CQ_DESC_MODE_8821C(x) \
  7507. (((x) >> BIT_SHIFT_H2CQ_DESC_MODE_8821C) & \
  7508. BIT_MASK_H2CQ_DESC_MODE_8821C)
  7509. #define BIT_SET_H2CQ_DESC_MODE_8821C(x, v) \
  7510. (BIT_CLEAR_H2CQ_DESC_MODE_8821C(x) | BIT_H2CQ_DESC_MODE_8821C(v))
  7511. #define BIT_SHIFT_H2CQ_DESC_NUM_8821C 0
  7512. #define BIT_MASK_H2CQ_DESC_NUM_8821C 0xfff
  7513. #define BIT_H2CQ_DESC_NUM_8821C(x) \
  7514. (((x) & BIT_MASK_H2CQ_DESC_NUM_8821C) << BIT_SHIFT_H2CQ_DESC_NUM_8821C)
  7515. #define BITS_H2CQ_DESC_NUM_8821C \
  7516. (BIT_MASK_H2CQ_DESC_NUM_8821C << BIT_SHIFT_H2CQ_DESC_NUM_8821C)
  7517. #define BIT_CLEAR_H2CQ_DESC_NUM_8821C(x) ((x) & (~BITS_H2CQ_DESC_NUM_8821C))
  7518. #define BIT_GET_H2CQ_DESC_NUM_8821C(x) \
  7519. (((x) >> BIT_SHIFT_H2CQ_DESC_NUM_8821C) & BIT_MASK_H2CQ_DESC_NUM_8821C)
  7520. #define BIT_SET_H2CQ_DESC_NUM_8821C(x, v) \
  7521. (BIT_CLEAR_H2CQ_DESC_NUM_8821C(x) | BIT_H2CQ_DESC_NUM_8821C(v))
  7522. /* 2 REG_H2CQ_TXBD_IDX_8821C */
  7523. #define BIT_SHIFT_H2CQ_HW_IDX_8821C 16
  7524. #define BIT_MASK_H2CQ_HW_IDX_8821C 0xfff
  7525. #define BIT_H2CQ_HW_IDX_8821C(x) \
  7526. (((x) & BIT_MASK_H2CQ_HW_IDX_8821C) << BIT_SHIFT_H2CQ_HW_IDX_8821C)
  7527. #define BITS_H2CQ_HW_IDX_8821C \
  7528. (BIT_MASK_H2CQ_HW_IDX_8821C << BIT_SHIFT_H2CQ_HW_IDX_8821C)
  7529. #define BIT_CLEAR_H2CQ_HW_IDX_8821C(x) ((x) & (~BITS_H2CQ_HW_IDX_8821C))
  7530. #define BIT_GET_H2CQ_HW_IDX_8821C(x) \
  7531. (((x) >> BIT_SHIFT_H2CQ_HW_IDX_8821C) & BIT_MASK_H2CQ_HW_IDX_8821C)
  7532. #define BIT_SET_H2CQ_HW_IDX_8821C(x, v) \
  7533. (BIT_CLEAR_H2CQ_HW_IDX_8821C(x) | BIT_H2CQ_HW_IDX_8821C(v))
  7534. #define BIT_SHIFT_H2CQ_HOST_IDX_8821C 0
  7535. #define BIT_MASK_H2CQ_HOST_IDX_8821C 0xfff
  7536. #define BIT_H2CQ_HOST_IDX_8821C(x) \
  7537. (((x) & BIT_MASK_H2CQ_HOST_IDX_8821C) << BIT_SHIFT_H2CQ_HOST_IDX_8821C)
  7538. #define BITS_H2CQ_HOST_IDX_8821C \
  7539. (BIT_MASK_H2CQ_HOST_IDX_8821C << BIT_SHIFT_H2CQ_HOST_IDX_8821C)
  7540. #define BIT_CLEAR_H2CQ_HOST_IDX_8821C(x) ((x) & (~BITS_H2CQ_HOST_IDX_8821C))
  7541. #define BIT_GET_H2CQ_HOST_IDX_8821C(x) \
  7542. (((x) >> BIT_SHIFT_H2CQ_HOST_IDX_8821C) & BIT_MASK_H2CQ_HOST_IDX_8821C)
  7543. #define BIT_SET_H2CQ_HOST_IDX_8821C(x, v) \
  7544. (BIT_CLEAR_H2CQ_HOST_IDX_8821C(x) | BIT_H2CQ_HOST_IDX_8821C(v))
  7545. /* 2 REG_H2CQ_CSR_8821C[31:0] (H2CQ CONTROL AND STATUS) */
  7546. #define BIT_H2CQ_FULL_8821C BIT(31)
  7547. #define BIT_CLR_H2CQ_HOST_IDX_8821C BIT(16)
  7548. #define BIT_CLR_H2CQ_HW_IDX_8821C BIT(8)
  7549. #define BIT_STOP_H2CQ_8821C BIT(0)
  7550. /* 2 REG_NOT_VALID_8821C */
  7551. /* 2 REG_Q0_INFO_8821C */
  7552. #define BIT_SHIFT_QUEUEMACID_Q0_V1_8821C 25
  7553. #define BIT_MASK_QUEUEMACID_Q0_V1_8821C 0x7f
  7554. #define BIT_QUEUEMACID_Q0_V1_8821C(x) \
  7555. (((x) & BIT_MASK_QUEUEMACID_Q0_V1_8821C) \
  7556. << BIT_SHIFT_QUEUEMACID_Q0_V1_8821C)
  7557. #define BITS_QUEUEMACID_Q0_V1_8821C \
  7558. (BIT_MASK_QUEUEMACID_Q0_V1_8821C << BIT_SHIFT_QUEUEMACID_Q0_V1_8821C)
  7559. #define BIT_CLEAR_QUEUEMACID_Q0_V1_8821C(x) \
  7560. ((x) & (~BITS_QUEUEMACID_Q0_V1_8821C))
  7561. #define BIT_GET_QUEUEMACID_Q0_V1_8821C(x) \
  7562. (((x) >> BIT_SHIFT_QUEUEMACID_Q0_V1_8821C) & \
  7563. BIT_MASK_QUEUEMACID_Q0_V1_8821C)
  7564. #define BIT_SET_QUEUEMACID_Q0_V1_8821C(x, v) \
  7565. (BIT_CLEAR_QUEUEMACID_Q0_V1_8821C(x) | BIT_QUEUEMACID_Q0_V1_8821C(v))
  7566. #define BIT_SHIFT_QUEUEAC_Q0_V1_8821C 23
  7567. #define BIT_MASK_QUEUEAC_Q0_V1_8821C 0x3
  7568. #define BIT_QUEUEAC_Q0_V1_8821C(x) \
  7569. (((x) & BIT_MASK_QUEUEAC_Q0_V1_8821C) << BIT_SHIFT_QUEUEAC_Q0_V1_8821C)
  7570. #define BITS_QUEUEAC_Q0_V1_8821C \
  7571. (BIT_MASK_QUEUEAC_Q0_V1_8821C << BIT_SHIFT_QUEUEAC_Q0_V1_8821C)
  7572. #define BIT_CLEAR_QUEUEAC_Q0_V1_8821C(x) ((x) & (~BITS_QUEUEAC_Q0_V1_8821C))
  7573. #define BIT_GET_QUEUEAC_Q0_V1_8821C(x) \
  7574. (((x) >> BIT_SHIFT_QUEUEAC_Q0_V1_8821C) & BIT_MASK_QUEUEAC_Q0_V1_8821C)
  7575. #define BIT_SET_QUEUEAC_Q0_V1_8821C(x, v) \
  7576. (BIT_CLEAR_QUEUEAC_Q0_V1_8821C(x) | BIT_QUEUEAC_Q0_V1_8821C(v))
  7577. #define BIT_TIDEMPTY_Q0_V1_8821C BIT(22)
  7578. #define BIT_SHIFT_TAIL_PKT_Q0_V2_8821C 11
  7579. #define BIT_MASK_TAIL_PKT_Q0_V2_8821C 0x7ff
  7580. #define BIT_TAIL_PKT_Q0_V2_8821C(x) \
  7581. (((x) & BIT_MASK_TAIL_PKT_Q0_V2_8821C) \
  7582. << BIT_SHIFT_TAIL_PKT_Q0_V2_8821C)
  7583. #define BITS_TAIL_PKT_Q0_V2_8821C \
  7584. (BIT_MASK_TAIL_PKT_Q0_V2_8821C << BIT_SHIFT_TAIL_PKT_Q0_V2_8821C)
  7585. #define BIT_CLEAR_TAIL_PKT_Q0_V2_8821C(x) ((x) & (~BITS_TAIL_PKT_Q0_V2_8821C))
  7586. #define BIT_GET_TAIL_PKT_Q0_V2_8821C(x) \
  7587. (((x) >> BIT_SHIFT_TAIL_PKT_Q0_V2_8821C) & \
  7588. BIT_MASK_TAIL_PKT_Q0_V2_8821C)
  7589. #define BIT_SET_TAIL_PKT_Q0_V2_8821C(x, v) \
  7590. (BIT_CLEAR_TAIL_PKT_Q0_V2_8821C(x) | BIT_TAIL_PKT_Q0_V2_8821C(v))
  7591. #define BIT_SHIFT_HEAD_PKT_Q0_V1_8821C 0
  7592. #define BIT_MASK_HEAD_PKT_Q0_V1_8821C 0x7ff
  7593. #define BIT_HEAD_PKT_Q0_V1_8821C(x) \
  7594. (((x) & BIT_MASK_HEAD_PKT_Q0_V1_8821C) \
  7595. << BIT_SHIFT_HEAD_PKT_Q0_V1_8821C)
  7596. #define BITS_HEAD_PKT_Q0_V1_8821C \
  7597. (BIT_MASK_HEAD_PKT_Q0_V1_8821C << BIT_SHIFT_HEAD_PKT_Q0_V1_8821C)
  7598. #define BIT_CLEAR_HEAD_PKT_Q0_V1_8821C(x) ((x) & (~BITS_HEAD_PKT_Q0_V1_8821C))
  7599. #define BIT_GET_HEAD_PKT_Q0_V1_8821C(x) \
  7600. (((x) >> BIT_SHIFT_HEAD_PKT_Q0_V1_8821C) & \
  7601. BIT_MASK_HEAD_PKT_Q0_V1_8821C)
  7602. #define BIT_SET_HEAD_PKT_Q0_V1_8821C(x, v) \
  7603. (BIT_CLEAR_HEAD_PKT_Q0_V1_8821C(x) | BIT_HEAD_PKT_Q0_V1_8821C(v))
  7604. /* 2 REG_Q1_INFO_8821C */
  7605. #define BIT_SHIFT_QUEUEMACID_Q1_V1_8821C 25
  7606. #define BIT_MASK_QUEUEMACID_Q1_V1_8821C 0x7f
  7607. #define BIT_QUEUEMACID_Q1_V1_8821C(x) \
  7608. (((x) & BIT_MASK_QUEUEMACID_Q1_V1_8821C) \
  7609. << BIT_SHIFT_QUEUEMACID_Q1_V1_8821C)
  7610. #define BITS_QUEUEMACID_Q1_V1_8821C \
  7611. (BIT_MASK_QUEUEMACID_Q1_V1_8821C << BIT_SHIFT_QUEUEMACID_Q1_V1_8821C)
  7612. #define BIT_CLEAR_QUEUEMACID_Q1_V1_8821C(x) \
  7613. ((x) & (~BITS_QUEUEMACID_Q1_V1_8821C))
  7614. #define BIT_GET_QUEUEMACID_Q1_V1_8821C(x) \
  7615. (((x) >> BIT_SHIFT_QUEUEMACID_Q1_V1_8821C) & \
  7616. BIT_MASK_QUEUEMACID_Q1_V1_8821C)
  7617. #define BIT_SET_QUEUEMACID_Q1_V1_8821C(x, v) \
  7618. (BIT_CLEAR_QUEUEMACID_Q1_V1_8821C(x) | BIT_QUEUEMACID_Q1_V1_8821C(v))
  7619. #define BIT_SHIFT_QUEUEAC_Q1_V1_8821C 23
  7620. #define BIT_MASK_QUEUEAC_Q1_V1_8821C 0x3
  7621. #define BIT_QUEUEAC_Q1_V1_8821C(x) \
  7622. (((x) & BIT_MASK_QUEUEAC_Q1_V1_8821C) << BIT_SHIFT_QUEUEAC_Q1_V1_8821C)
  7623. #define BITS_QUEUEAC_Q1_V1_8821C \
  7624. (BIT_MASK_QUEUEAC_Q1_V1_8821C << BIT_SHIFT_QUEUEAC_Q1_V1_8821C)
  7625. #define BIT_CLEAR_QUEUEAC_Q1_V1_8821C(x) ((x) & (~BITS_QUEUEAC_Q1_V1_8821C))
  7626. #define BIT_GET_QUEUEAC_Q1_V1_8821C(x) \
  7627. (((x) >> BIT_SHIFT_QUEUEAC_Q1_V1_8821C) & BIT_MASK_QUEUEAC_Q1_V1_8821C)
  7628. #define BIT_SET_QUEUEAC_Q1_V1_8821C(x, v) \
  7629. (BIT_CLEAR_QUEUEAC_Q1_V1_8821C(x) | BIT_QUEUEAC_Q1_V1_8821C(v))
  7630. #define BIT_TIDEMPTY_Q1_V1_8821C BIT(22)
  7631. #define BIT_SHIFT_TAIL_PKT_Q1_V2_8821C 11
  7632. #define BIT_MASK_TAIL_PKT_Q1_V2_8821C 0x7ff
  7633. #define BIT_TAIL_PKT_Q1_V2_8821C(x) \
  7634. (((x) & BIT_MASK_TAIL_PKT_Q1_V2_8821C) \
  7635. << BIT_SHIFT_TAIL_PKT_Q1_V2_8821C)
  7636. #define BITS_TAIL_PKT_Q1_V2_8821C \
  7637. (BIT_MASK_TAIL_PKT_Q1_V2_8821C << BIT_SHIFT_TAIL_PKT_Q1_V2_8821C)
  7638. #define BIT_CLEAR_TAIL_PKT_Q1_V2_8821C(x) ((x) & (~BITS_TAIL_PKT_Q1_V2_8821C))
  7639. #define BIT_GET_TAIL_PKT_Q1_V2_8821C(x) \
  7640. (((x) >> BIT_SHIFT_TAIL_PKT_Q1_V2_8821C) & \
  7641. BIT_MASK_TAIL_PKT_Q1_V2_8821C)
  7642. #define BIT_SET_TAIL_PKT_Q1_V2_8821C(x, v) \
  7643. (BIT_CLEAR_TAIL_PKT_Q1_V2_8821C(x) | BIT_TAIL_PKT_Q1_V2_8821C(v))
  7644. #define BIT_SHIFT_HEAD_PKT_Q1_V1_8821C 0
  7645. #define BIT_MASK_HEAD_PKT_Q1_V1_8821C 0x7ff
  7646. #define BIT_HEAD_PKT_Q1_V1_8821C(x) \
  7647. (((x) & BIT_MASK_HEAD_PKT_Q1_V1_8821C) \
  7648. << BIT_SHIFT_HEAD_PKT_Q1_V1_8821C)
  7649. #define BITS_HEAD_PKT_Q1_V1_8821C \
  7650. (BIT_MASK_HEAD_PKT_Q1_V1_8821C << BIT_SHIFT_HEAD_PKT_Q1_V1_8821C)
  7651. #define BIT_CLEAR_HEAD_PKT_Q1_V1_8821C(x) ((x) & (~BITS_HEAD_PKT_Q1_V1_8821C))
  7652. #define BIT_GET_HEAD_PKT_Q1_V1_8821C(x) \
  7653. (((x) >> BIT_SHIFT_HEAD_PKT_Q1_V1_8821C) & \
  7654. BIT_MASK_HEAD_PKT_Q1_V1_8821C)
  7655. #define BIT_SET_HEAD_PKT_Q1_V1_8821C(x, v) \
  7656. (BIT_CLEAR_HEAD_PKT_Q1_V1_8821C(x) | BIT_HEAD_PKT_Q1_V1_8821C(v))
  7657. /* 2 REG_Q2_INFO_8821C */
  7658. #define BIT_SHIFT_QUEUEMACID_Q2_V1_8821C 25
  7659. #define BIT_MASK_QUEUEMACID_Q2_V1_8821C 0x7f
  7660. #define BIT_QUEUEMACID_Q2_V1_8821C(x) \
  7661. (((x) & BIT_MASK_QUEUEMACID_Q2_V1_8821C) \
  7662. << BIT_SHIFT_QUEUEMACID_Q2_V1_8821C)
  7663. #define BITS_QUEUEMACID_Q2_V1_8821C \
  7664. (BIT_MASK_QUEUEMACID_Q2_V1_8821C << BIT_SHIFT_QUEUEMACID_Q2_V1_8821C)
  7665. #define BIT_CLEAR_QUEUEMACID_Q2_V1_8821C(x) \
  7666. ((x) & (~BITS_QUEUEMACID_Q2_V1_8821C))
  7667. #define BIT_GET_QUEUEMACID_Q2_V1_8821C(x) \
  7668. (((x) >> BIT_SHIFT_QUEUEMACID_Q2_V1_8821C) & \
  7669. BIT_MASK_QUEUEMACID_Q2_V1_8821C)
  7670. #define BIT_SET_QUEUEMACID_Q2_V1_8821C(x, v) \
  7671. (BIT_CLEAR_QUEUEMACID_Q2_V1_8821C(x) | BIT_QUEUEMACID_Q2_V1_8821C(v))
  7672. #define BIT_SHIFT_QUEUEAC_Q2_V1_8821C 23
  7673. #define BIT_MASK_QUEUEAC_Q2_V1_8821C 0x3
  7674. #define BIT_QUEUEAC_Q2_V1_8821C(x) \
  7675. (((x) & BIT_MASK_QUEUEAC_Q2_V1_8821C) << BIT_SHIFT_QUEUEAC_Q2_V1_8821C)
  7676. #define BITS_QUEUEAC_Q2_V1_8821C \
  7677. (BIT_MASK_QUEUEAC_Q2_V1_8821C << BIT_SHIFT_QUEUEAC_Q2_V1_8821C)
  7678. #define BIT_CLEAR_QUEUEAC_Q2_V1_8821C(x) ((x) & (~BITS_QUEUEAC_Q2_V1_8821C))
  7679. #define BIT_GET_QUEUEAC_Q2_V1_8821C(x) \
  7680. (((x) >> BIT_SHIFT_QUEUEAC_Q2_V1_8821C) & BIT_MASK_QUEUEAC_Q2_V1_8821C)
  7681. #define BIT_SET_QUEUEAC_Q2_V1_8821C(x, v) \
  7682. (BIT_CLEAR_QUEUEAC_Q2_V1_8821C(x) | BIT_QUEUEAC_Q2_V1_8821C(v))
  7683. #define BIT_TIDEMPTY_Q2_V1_8821C BIT(22)
  7684. #define BIT_SHIFT_TAIL_PKT_Q2_V2_8821C 11
  7685. #define BIT_MASK_TAIL_PKT_Q2_V2_8821C 0x7ff
  7686. #define BIT_TAIL_PKT_Q2_V2_8821C(x) \
  7687. (((x) & BIT_MASK_TAIL_PKT_Q2_V2_8821C) \
  7688. << BIT_SHIFT_TAIL_PKT_Q2_V2_8821C)
  7689. #define BITS_TAIL_PKT_Q2_V2_8821C \
  7690. (BIT_MASK_TAIL_PKT_Q2_V2_8821C << BIT_SHIFT_TAIL_PKT_Q2_V2_8821C)
  7691. #define BIT_CLEAR_TAIL_PKT_Q2_V2_8821C(x) ((x) & (~BITS_TAIL_PKT_Q2_V2_8821C))
  7692. #define BIT_GET_TAIL_PKT_Q2_V2_8821C(x) \
  7693. (((x) >> BIT_SHIFT_TAIL_PKT_Q2_V2_8821C) & \
  7694. BIT_MASK_TAIL_PKT_Q2_V2_8821C)
  7695. #define BIT_SET_TAIL_PKT_Q2_V2_8821C(x, v) \
  7696. (BIT_CLEAR_TAIL_PKT_Q2_V2_8821C(x) | BIT_TAIL_PKT_Q2_V2_8821C(v))
  7697. #define BIT_SHIFT_HEAD_PKT_Q2_V1_8821C 0
  7698. #define BIT_MASK_HEAD_PKT_Q2_V1_8821C 0x7ff
  7699. #define BIT_HEAD_PKT_Q2_V1_8821C(x) \
  7700. (((x) & BIT_MASK_HEAD_PKT_Q2_V1_8821C) \
  7701. << BIT_SHIFT_HEAD_PKT_Q2_V1_8821C)
  7702. #define BITS_HEAD_PKT_Q2_V1_8821C \
  7703. (BIT_MASK_HEAD_PKT_Q2_V1_8821C << BIT_SHIFT_HEAD_PKT_Q2_V1_8821C)
  7704. #define BIT_CLEAR_HEAD_PKT_Q2_V1_8821C(x) ((x) & (~BITS_HEAD_PKT_Q2_V1_8821C))
  7705. #define BIT_GET_HEAD_PKT_Q2_V1_8821C(x) \
  7706. (((x) >> BIT_SHIFT_HEAD_PKT_Q2_V1_8821C) & \
  7707. BIT_MASK_HEAD_PKT_Q2_V1_8821C)
  7708. #define BIT_SET_HEAD_PKT_Q2_V1_8821C(x, v) \
  7709. (BIT_CLEAR_HEAD_PKT_Q2_V1_8821C(x) | BIT_HEAD_PKT_Q2_V1_8821C(v))
  7710. /* 2 REG_Q3_INFO_8821C */
  7711. #define BIT_SHIFT_QUEUEMACID_Q3_V1_8821C 25
  7712. #define BIT_MASK_QUEUEMACID_Q3_V1_8821C 0x7f
  7713. #define BIT_QUEUEMACID_Q3_V1_8821C(x) \
  7714. (((x) & BIT_MASK_QUEUEMACID_Q3_V1_8821C) \
  7715. << BIT_SHIFT_QUEUEMACID_Q3_V1_8821C)
  7716. #define BITS_QUEUEMACID_Q3_V1_8821C \
  7717. (BIT_MASK_QUEUEMACID_Q3_V1_8821C << BIT_SHIFT_QUEUEMACID_Q3_V1_8821C)
  7718. #define BIT_CLEAR_QUEUEMACID_Q3_V1_8821C(x) \
  7719. ((x) & (~BITS_QUEUEMACID_Q3_V1_8821C))
  7720. #define BIT_GET_QUEUEMACID_Q3_V1_8821C(x) \
  7721. (((x) >> BIT_SHIFT_QUEUEMACID_Q3_V1_8821C) & \
  7722. BIT_MASK_QUEUEMACID_Q3_V1_8821C)
  7723. #define BIT_SET_QUEUEMACID_Q3_V1_8821C(x, v) \
  7724. (BIT_CLEAR_QUEUEMACID_Q3_V1_8821C(x) | BIT_QUEUEMACID_Q3_V1_8821C(v))
  7725. #define BIT_SHIFT_QUEUEAC_Q3_V1_8821C 23
  7726. #define BIT_MASK_QUEUEAC_Q3_V1_8821C 0x3
  7727. #define BIT_QUEUEAC_Q3_V1_8821C(x) \
  7728. (((x) & BIT_MASK_QUEUEAC_Q3_V1_8821C) << BIT_SHIFT_QUEUEAC_Q3_V1_8821C)
  7729. #define BITS_QUEUEAC_Q3_V1_8821C \
  7730. (BIT_MASK_QUEUEAC_Q3_V1_8821C << BIT_SHIFT_QUEUEAC_Q3_V1_8821C)
  7731. #define BIT_CLEAR_QUEUEAC_Q3_V1_8821C(x) ((x) & (~BITS_QUEUEAC_Q3_V1_8821C))
  7732. #define BIT_GET_QUEUEAC_Q3_V1_8821C(x) \
  7733. (((x) >> BIT_SHIFT_QUEUEAC_Q3_V1_8821C) & BIT_MASK_QUEUEAC_Q3_V1_8821C)
  7734. #define BIT_SET_QUEUEAC_Q3_V1_8821C(x, v) \
  7735. (BIT_CLEAR_QUEUEAC_Q3_V1_8821C(x) | BIT_QUEUEAC_Q3_V1_8821C(v))
  7736. #define BIT_TIDEMPTY_Q3_V1_8821C BIT(22)
  7737. #define BIT_SHIFT_TAIL_PKT_Q3_V2_8821C 11
  7738. #define BIT_MASK_TAIL_PKT_Q3_V2_8821C 0x7ff
  7739. #define BIT_TAIL_PKT_Q3_V2_8821C(x) \
  7740. (((x) & BIT_MASK_TAIL_PKT_Q3_V2_8821C) \
  7741. << BIT_SHIFT_TAIL_PKT_Q3_V2_8821C)
  7742. #define BITS_TAIL_PKT_Q3_V2_8821C \
  7743. (BIT_MASK_TAIL_PKT_Q3_V2_8821C << BIT_SHIFT_TAIL_PKT_Q3_V2_8821C)
  7744. #define BIT_CLEAR_TAIL_PKT_Q3_V2_8821C(x) ((x) & (~BITS_TAIL_PKT_Q3_V2_8821C))
  7745. #define BIT_GET_TAIL_PKT_Q3_V2_8821C(x) \
  7746. (((x) >> BIT_SHIFT_TAIL_PKT_Q3_V2_8821C) & \
  7747. BIT_MASK_TAIL_PKT_Q3_V2_8821C)
  7748. #define BIT_SET_TAIL_PKT_Q3_V2_8821C(x, v) \
  7749. (BIT_CLEAR_TAIL_PKT_Q3_V2_8821C(x) | BIT_TAIL_PKT_Q3_V2_8821C(v))
  7750. #define BIT_SHIFT_HEAD_PKT_Q3_V1_8821C 0
  7751. #define BIT_MASK_HEAD_PKT_Q3_V1_8821C 0x7ff
  7752. #define BIT_HEAD_PKT_Q3_V1_8821C(x) \
  7753. (((x) & BIT_MASK_HEAD_PKT_Q3_V1_8821C) \
  7754. << BIT_SHIFT_HEAD_PKT_Q3_V1_8821C)
  7755. #define BITS_HEAD_PKT_Q3_V1_8821C \
  7756. (BIT_MASK_HEAD_PKT_Q3_V1_8821C << BIT_SHIFT_HEAD_PKT_Q3_V1_8821C)
  7757. #define BIT_CLEAR_HEAD_PKT_Q3_V1_8821C(x) ((x) & (~BITS_HEAD_PKT_Q3_V1_8821C))
  7758. #define BIT_GET_HEAD_PKT_Q3_V1_8821C(x) \
  7759. (((x) >> BIT_SHIFT_HEAD_PKT_Q3_V1_8821C) & \
  7760. BIT_MASK_HEAD_PKT_Q3_V1_8821C)
  7761. #define BIT_SET_HEAD_PKT_Q3_V1_8821C(x, v) \
  7762. (BIT_CLEAR_HEAD_PKT_Q3_V1_8821C(x) | BIT_HEAD_PKT_Q3_V1_8821C(v))
  7763. /* 2 REG_MGQ_INFO_8821C */
  7764. #define BIT_SHIFT_QUEUEMACID_MGQ_V1_8821C 25
  7765. #define BIT_MASK_QUEUEMACID_MGQ_V1_8821C 0x7f
  7766. #define BIT_QUEUEMACID_MGQ_V1_8821C(x) \
  7767. (((x) & BIT_MASK_QUEUEMACID_MGQ_V1_8821C) \
  7768. << BIT_SHIFT_QUEUEMACID_MGQ_V1_8821C)
  7769. #define BITS_QUEUEMACID_MGQ_V1_8821C \
  7770. (BIT_MASK_QUEUEMACID_MGQ_V1_8821C << BIT_SHIFT_QUEUEMACID_MGQ_V1_8821C)
  7771. #define BIT_CLEAR_QUEUEMACID_MGQ_V1_8821C(x) \
  7772. ((x) & (~BITS_QUEUEMACID_MGQ_V1_8821C))
  7773. #define BIT_GET_QUEUEMACID_MGQ_V1_8821C(x) \
  7774. (((x) >> BIT_SHIFT_QUEUEMACID_MGQ_V1_8821C) & \
  7775. BIT_MASK_QUEUEMACID_MGQ_V1_8821C)
  7776. #define BIT_SET_QUEUEMACID_MGQ_V1_8821C(x, v) \
  7777. (BIT_CLEAR_QUEUEMACID_MGQ_V1_8821C(x) | BIT_QUEUEMACID_MGQ_V1_8821C(v))
  7778. #define BIT_SHIFT_QUEUEAC_MGQ_V1_8821C 23
  7779. #define BIT_MASK_QUEUEAC_MGQ_V1_8821C 0x3
  7780. #define BIT_QUEUEAC_MGQ_V1_8821C(x) \
  7781. (((x) & BIT_MASK_QUEUEAC_MGQ_V1_8821C) \
  7782. << BIT_SHIFT_QUEUEAC_MGQ_V1_8821C)
  7783. #define BITS_QUEUEAC_MGQ_V1_8821C \
  7784. (BIT_MASK_QUEUEAC_MGQ_V1_8821C << BIT_SHIFT_QUEUEAC_MGQ_V1_8821C)
  7785. #define BIT_CLEAR_QUEUEAC_MGQ_V1_8821C(x) ((x) & (~BITS_QUEUEAC_MGQ_V1_8821C))
  7786. #define BIT_GET_QUEUEAC_MGQ_V1_8821C(x) \
  7787. (((x) >> BIT_SHIFT_QUEUEAC_MGQ_V1_8821C) & \
  7788. BIT_MASK_QUEUEAC_MGQ_V1_8821C)
  7789. #define BIT_SET_QUEUEAC_MGQ_V1_8821C(x, v) \
  7790. (BIT_CLEAR_QUEUEAC_MGQ_V1_8821C(x) | BIT_QUEUEAC_MGQ_V1_8821C(v))
  7791. #define BIT_TIDEMPTY_MGQ_V1_8821C BIT(22)
  7792. #define BIT_SHIFT_TAIL_PKT_MGQ_V2_8821C 11
  7793. #define BIT_MASK_TAIL_PKT_MGQ_V2_8821C 0x7ff
  7794. #define BIT_TAIL_PKT_MGQ_V2_8821C(x) \
  7795. (((x) & BIT_MASK_TAIL_PKT_MGQ_V2_8821C) \
  7796. << BIT_SHIFT_TAIL_PKT_MGQ_V2_8821C)
  7797. #define BITS_TAIL_PKT_MGQ_V2_8821C \
  7798. (BIT_MASK_TAIL_PKT_MGQ_V2_8821C << BIT_SHIFT_TAIL_PKT_MGQ_V2_8821C)
  7799. #define BIT_CLEAR_TAIL_PKT_MGQ_V2_8821C(x) ((x) & (~BITS_TAIL_PKT_MGQ_V2_8821C))
  7800. #define BIT_GET_TAIL_PKT_MGQ_V2_8821C(x) \
  7801. (((x) >> BIT_SHIFT_TAIL_PKT_MGQ_V2_8821C) & \
  7802. BIT_MASK_TAIL_PKT_MGQ_V2_8821C)
  7803. #define BIT_SET_TAIL_PKT_MGQ_V2_8821C(x, v) \
  7804. (BIT_CLEAR_TAIL_PKT_MGQ_V2_8821C(x) | BIT_TAIL_PKT_MGQ_V2_8821C(v))
  7805. #define BIT_SHIFT_HEAD_PKT_MGQ_V1_8821C 0
  7806. #define BIT_MASK_HEAD_PKT_MGQ_V1_8821C 0x7ff
  7807. #define BIT_HEAD_PKT_MGQ_V1_8821C(x) \
  7808. (((x) & BIT_MASK_HEAD_PKT_MGQ_V1_8821C) \
  7809. << BIT_SHIFT_HEAD_PKT_MGQ_V1_8821C)
  7810. #define BITS_HEAD_PKT_MGQ_V1_8821C \
  7811. (BIT_MASK_HEAD_PKT_MGQ_V1_8821C << BIT_SHIFT_HEAD_PKT_MGQ_V1_8821C)
  7812. #define BIT_CLEAR_HEAD_PKT_MGQ_V1_8821C(x) ((x) & (~BITS_HEAD_PKT_MGQ_V1_8821C))
  7813. #define BIT_GET_HEAD_PKT_MGQ_V1_8821C(x) \
  7814. (((x) >> BIT_SHIFT_HEAD_PKT_MGQ_V1_8821C) & \
  7815. BIT_MASK_HEAD_PKT_MGQ_V1_8821C)
  7816. #define BIT_SET_HEAD_PKT_MGQ_V1_8821C(x, v) \
  7817. (BIT_CLEAR_HEAD_PKT_MGQ_V1_8821C(x) | BIT_HEAD_PKT_MGQ_V1_8821C(v))
  7818. /* 2 REG_HIQ_INFO_8821C */
  7819. #define BIT_SHIFT_QUEUEMACID_HIQ_V1_8821C 25
  7820. #define BIT_MASK_QUEUEMACID_HIQ_V1_8821C 0x7f
  7821. #define BIT_QUEUEMACID_HIQ_V1_8821C(x) \
  7822. (((x) & BIT_MASK_QUEUEMACID_HIQ_V1_8821C) \
  7823. << BIT_SHIFT_QUEUEMACID_HIQ_V1_8821C)
  7824. #define BITS_QUEUEMACID_HIQ_V1_8821C \
  7825. (BIT_MASK_QUEUEMACID_HIQ_V1_8821C << BIT_SHIFT_QUEUEMACID_HIQ_V1_8821C)
  7826. #define BIT_CLEAR_QUEUEMACID_HIQ_V1_8821C(x) \
  7827. ((x) & (~BITS_QUEUEMACID_HIQ_V1_8821C))
  7828. #define BIT_GET_QUEUEMACID_HIQ_V1_8821C(x) \
  7829. (((x) >> BIT_SHIFT_QUEUEMACID_HIQ_V1_8821C) & \
  7830. BIT_MASK_QUEUEMACID_HIQ_V1_8821C)
  7831. #define BIT_SET_QUEUEMACID_HIQ_V1_8821C(x, v) \
  7832. (BIT_CLEAR_QUEUEMACID_HIQ_V1_8821C(x) | BIT_QUEUEMACID_HIQ_V1_8821C(v))
  7833. #define BIT_SHIFT_QUEUEAC_HIQ_V1_8821C 23
  7834. #define BIT_MASK_QUEUEAC_HIQ_V1_8821C 0x3
  7835. #define BIT_QUEUEAC_HIQ_V1_8821C(x) \
  7836. (((x) & BIT_MASK_QUEUEAC_HIQ_V1_8821C) \
  7837. << BIT_SHIFT_QUEUEAC_HIQ_V1_8821C)
  7838. #define BITS_QUEUEAC_HIQ_V1_8821C \
  7839. (BIT_MASK_QUEUEAC_HIQ_V1_8821C << BIT_SHIFT_QUEUEAC_HIQ_V1_8821C)
  7840. #define BIT_CLEAR_QUEUEAC_HIQ_V1_8821C(x) ((x) & (~BITS_QUEUEAC_HIQ_V1_8821C))
  7841. #define BIT_GET_QUEUEAC_HIQ_V1_8821C(x) \
  7842. (((x) >> BIT_SHIFT_QUEUEAC_HIQ_V1_8821C) & \
  7843. BIT_MASK_QUEUEAC_HIQ_V1_8821C)
  7844. #define BIT_SET_QUEUEAC_HIQ_V1_8821C(x, v) \
  7845. (BIT_CLEAR_QUEUEAC_HIQ_V1_8821C(x) | BIT_QUEUEAC_HIQ_V1_8821C(v))
  7846. #define BIT_TIDEMPTY_HIQ_V1_8821C BIT(22)
  7847. #define BIT_SHIFT_TAIL_PKT_HIQ_V2_8821C 11
  7848. #define BIT_MASK_TAIL_PKT_HIQ_V2_8821C 0x7ff
  7849. #define BIT_TAIL_PKT_HIQ_V2_8821C(x) \
  7850. (((x) & BIT_MASK_TAIL_PKT_HIQ_V2_8821C) \
  7851. << BIT_SHIFT_TAIL_PKT_HIQ_V2_8821C)
  7852. #define BITS_TAIL_PKT_HIQ_V2_8821C \
  7853. (BIT_MASK_TAIL_PKT_HIQ_V2_8821C << BIT_SHIFT_TAIL_PKT_HIQ_V2_8821C)
  7854. #define BIT_CLEAR_TAIL_PKT_HIQ_V2_8821C(x) ((x) & (~BITS_TAIL_PKT_HIQ_V2_8821C))
  7855. #define BIT_GET_TAIL_PKT_HIQ_V2_8821C(x) \
  7856. (((x) >> BIT_SHIFT_TAIL_PKT_HIQ_V2_8821C) & \
  7857. BIT_MASK_TAIL_PKT_HIQ_V2_8821C)
  7858. #define BIT_SET_TAIL_PKT_HIQ_V2_8821C(x, v) \
  7859. (BIT_CLEAR_TAIL_PKT_HIQ_V2_8821C(x) | BIT_TAIL_PKT_HIQ_V2_8821C(v))
  7860. #define BIT_SHIFT_HEAD_PKT_HIQ_V1_8821C 0
  7861. #define BIT_MASK_HEAD_PKT_HIQ_V1_8821C 0x7ff
  7862. #define BIT_HEAD_PKT_HIQ_V1_8821C(x) \
  7863. (((x) & BIT_MASK_HEAD_PKT_HIQ_V1_8821C) \
  7864. << BIT_SHIFT_HEAD_PKT_HIQ_V1_8821C)
  7865. #define BITS_HEAD_PKT_HIQ_V1_8821C \
  7866. (BIT_MASK_HEAD_PKT_HIQ_V1_8821C << BIT_SHIFT_HEAD_PKT_HIQ_V1_8821C)
  7867. #define BIT_CLEAR_HEAD_PKT_HIQ_V1_8821C(x) ((x) & (~BITS_HEAD_PKT_HIQ_V1_8821C))
  7868. #define BIT_GET_HEAD_PKT_HIQ_V1_8821C(x) \
  7869. (((x) >> BIT_SHIFT_HEAD_PKT_HIQ_V1_8821C) & \
  7870. BIT_MASK_HEAD_PKT_HIQ_V1_8821C)
  7871. #define BIT_SET_HEAD_PKT_HIQ_V1_8821C(x, v) \
  7872. (BIT_CLEAR_HEAD_PKT_HIQ_V1_8821C(x) | BIT_HEAD_PKT_HIQ_V1_8821C(v))
  7873. /* 2 REG_BCNQ_INFO_8821C */
  7874. #define BIT_SHIFT_BCNQ_HEAD_PG_V1_8821C 0
  7875. #define BIT_MASK_BCNQ_HEAD_PG_V1_8821C 0xfff
  7876. #define BIT_BCNQ_HEAD_PG_V1_8821C(x) \
  7877. (((x) & BIT_MASK_BCNQ_HEAD_PG_V1_8821C) \
  7878. << BIT_SHIFT_BCNQ_HEAD_PG_V1_8821C)
  7879. #define BITS_BCNQ_HEAD_PG_V1_8821C \
  7880. (BIT_MASK_BCNQ_HEAD_PG_V1_8821C << BIT_SHIFT_BCNQ_HEAD_PG_V1_8821C)
  7881. #define BIT_CLEAR_BCNQ_HEAD_PG_V1_8821C(x) ((x) & (~BITS_BCNQ_HEAD_PG_V1_8821C))
  7882. #define BIT_GET_BCNQ_HEAD_PG_V1_8821C(x) \
  7883. (((x) >> BIT_SHIFT_BCNQ_HEAD_PG_V1_8821C) & \
  7884. BIT_MASK_BCNQ_HEAD_PG_V1_8821C)
  7885. #define BIT_SET_BCNQ_HEAD_PG_V1_8821C(x, v) \
  7886. (BIT_CLEAR_BCNQ_HEAD_PG_V1_8821C(x) | BIT_BCNQ_HEAD_PG_V1_8821C(v))
  7887. /* 2 REG_TXPKT_EMPTY_8821C */
  7888. #define BIT_BCNQ_EMPTY_8821C BIT(11)
  7889. #define BIT_HQQ_EMPTY_8821C BIT(10)
  7890. #define BIT_MQQ_EMPTY_8821C BIT(9)
  7891. #define BIT_MGQ_CPU_EMPTY_8821C BIT(8)
  7892. #define BIT_AC7Q_EMPTY_8821C BIT(7)
  7893. #define BIT_AC6Q_EMPTY_8821C BIT(6)
  7894. #define BIT_AC5Q_EMPTY_8821C BIT(5)
  7895. #define BIT_AC4Q_EMPTY_8821C BIT(4)
  7896. #define BIT_AC3Q_EMPTY_8821C BIT(3)
  7897. #define BIT_AC2Q_EMPTY_8821C BIT(2)
  7898. #define BIT_AC1Q_EMPTY_8821C BIT(1)
  7899. #define BIT_AC0Q_EMPTY_8821C BIT(0)
  7900. /* 2 REG_CPU_MGQ_INFO_8821C */
  7901. #define BIT_BCN1_POLL_8821C BIT(30)
  7902. #define BIT_CPUMGT_POLL_8821C BIT(29)
  7903. #define BIT_BCN_POLL_8821C BIT(28)
  7904. #define BIT_CPUMGQ_FW_NUM_V1_8821C BIT(12)
  7905. #define BIT_SHIFT_FW_FREE_TAIL_V1_8821C 0
  7906. #define BIT_MASK_FW_FREE_TAIL_V1_8821C 0xfff
  7907. #define BIT_FW_FREE_TAIL_V1_8821C(x) \
  7908. (((x) & BIT_MASK_FW_FREE_TAIL_V1_8821C) \
  7909. << BIT_SHIFT_FW_FREE_TAIL_V1_8821C)
  7910. #define BITS_FW_FREE_TAIL_V1_8821C \
  7911. (BIT_MASK_FW_FREE_TAIL_V1_8821C << BIT_SHIFT_FW_FREE_TAIL_V1_8821C)
  7912. #define BIT_CLEAR_FW_FREE_TAIL_V1_8821C(x) ((x) & (~BITS_FW_FREE_TAIL_V1_8821C))
  7913. #define BIT_GET_FW_FREE_TAIL_V1_8821C(x) \
  7914. (((x) >> BIT_SHIFT_FW_FREE_TAIL_V1_8821C) & \
  7915. BIT_MASK_FW_FREE_TAIL_V1_8821C)
  7916. #define BIT_SET_FW_FREE_TAIL_V1_8821C(x, v) \
  7917. (BIT_CLEAR_FW_FREE_TAIL_V1_8821C(x) | BIT_FW_FREE_TAIL_V1_8821C(v))
  7918. /* 2 REG_FWHW_TXQ_CTRL_8821C */
  7919. #define BIT_RTS_LIMIT_IN_OFDM_8821C BIT(23)
  7920. #define BIT_EN_BCNQ_DL_8821C BIT(22)
  7921. #define BIT_EN_RD_RESP_NAV_BK_8821C BIT(21)
  7922. #define BIT_EN_WR_FREE_TAIL_8821C BIT(20)
  7923. #define BIT_SHIFT_EN_QUEUE_RPT_8821C 8
  7924. #define BIT_MASK_EN_QUEUE_RPT_8821C 0xff
  7925. #define BIT_EN_QUEUE_RPT_8821C(x) \
  7926. (((x) & BIT_MASK_EN_QUEUE_RPT_8821C) << BIT_SHIFT_EN_QUEUE_RPT_8821C)
  7927. #define BITS_EN_QUEUE_RPT_8821C \
  7928. (BIT_MASK_EN_QUEUE_RPT_8821C << BIT_SHIFT_EN_QUEUE_RPT_8821C)
  7929. #define BIT_CLEAR_EN_QUEUE_RPT_8821C(x) ((x) & (~BITS_EN_QUEUE_RPT_8821C))
  7930. #define BIT_GET_EN_QUEUE_RPT_8821C(x) \
  7931. (((x) >> BIT_SHIFT_EN_QUEUE_RPT_8821C) & BIT_MASK_EN_QUEUE_RPT_8821C)
  7932. #define BIT_SET_EN_QUEUE_RPT_8821C(x, v) \
  7933. (BIT_CLEAR_EN_QUEUE_RPT_8821C(x) | BIT_EN_QUEUE_RPT_8821C(v))
  7934. #define BIT_EN_RTY_BK_8821C BIT(7)
  7935. #define BIT_EN_USE_INI_RAT_8821C BIT(6)
  7936. #define BIT_EN_RTS_NAV_BK_8821C BIT(5)
  7937. #define BIT_DIS_SSN_CHECK_8821C BIT(4)
  7938. #define BIT_MACID_MATCH_RTS_8821C BIT(3)
  7939. #define BIT_EN_BCN_TRXRPT_V1_8821C BIT(2)
  7940. #define BIT_R_EN_FTMRPT_V1_8821C BIT(1)
  7941. #define BIT_R_BMC_NAV_PROTECT_8821C BIT(0)
  7942. /* 2 REG_DATAFB_SEL_8821C */
  7943. #define BIT_BROADCAST_RTY_EN_8821C BIT(3)
  7944. #define BIT_EN_RTY_BK_COD_8821C BIT(2)
  7945. #define BIT_SHIFT__R_DATA_FALLBACK_SEL_8821C 0
  7946. #define BIT_MASK__R_DATA_FALLBACK_SEL_8821C 0x3
  7947. #define BIT__R_DATA_FALLBACK_SEL_8821C(x) \
  7948. (((x) & BIT_MASK__R_DATA_FALLBACK_SEL_8821C) \
  7949. << BIT_SHIFT__R_DATA_FALLBACK_SEL_8821C)
  7950. #define BITS__R_DATA_FALLBACK_SEL_8821C \
  7951. (BIT_MASK__R_DATA_FALLBACK_SEL_8821C \
  7952. << BIT_SHIFT__R_DATA_FALLBACK_SEL_8821C)
  7953. #define BIT_CLEAR__R_DATA_FALLBACK_SEL_8821C(x) \
  7954. ((x) & (~BITS__R_DATA_FALLBACK_SEL_8821C))
  7955. #define BIT_GET__R_DATA_FALLBACK_SEL_8821C(x) \
  7956. (((x) >> BIT_SHIFT__R_DATA_FALLBACK_SEL_8821C) & \
  7957. BIT_MASK__R_DATA_FALLBACK_SEL_8821C)
  7958. #define BIT_SET__R_DATA_FALLBACK_SEL_8821C(x, v) \
  7959. (BIT_CLEAR__R_DATA_FALLBACK_SEL_8821C(x) | \
  7960. BIT__R_DATA_FALLBACK_SEL_8821C(v))
  7961. /* 2 REG_BCNQ_BDNY_V1_8821C */
  7962. #define BIT_SHIFT_BCNQ_PGBNDY_V1_8821C 0
  7963. #define BIT_MASK_BCNQ_PGBNDY_V1_8821C 0xfff
  7964. #define BIT_BCNQ_PGBNDY_V1_8821C(x) \
  7965. (((x) & BIT_MASK_BCNQ_PGBNDY_V1_8821C) \
  7966. << BIT_SHIFT_BCNQ_PGBNDY_V1_8821C)
  7967. #define BITS_BCNQ_PGBNDY_V1_8821C \
  7968. (BIT_MASK_BCNQ_PGBNDY_V1_8821C << BIT_SHIFT_BCNQ_PGBNDY_V1_8821C)
  7969. #define BIT_CLEAR_BCNQ_PGBNDY_V1_8821C(x) ((x) & (~BITS_BCNQ_PGBNDY_V1_8821C))
  7970. #define BIT_GET_BCNQ_PGBNDY_V1_8821C(x) \
  7971. (((x) >> BIT_SHIFT_BCNQ_PGBNDY_V1_8821C) & \
  7972. BIT_MASK_BCNQ_PGBNDY_V1_8821C)
  7973. #define BIT_SET_BCNQ_PGBNDY_V1_8821C(x, v) \
  7974. (BIT_CLEAR_BCNQ_PGBNDY_V1_8821C(x) | BIT_BCNQ_PGBNDY_V1_8821C(v))
  7975. /* 2 REG_LIFETIME_EN_8821C */
  7976. #define BIT_BT_INT_CPU_8821C BIT(7)
  7977. #define BIT_BT_INT_PTA_8821C BIT(6)
  7978. #define BIT_EN_CTRL_RTYBIT_8821C BIT(4)
  7979. #define BIT_LIFETIME_BK_EN_8821C BIT(3)
  7980. #define BIT_LIFETIME_BE_EN_8821C BIT(2)
  7981. #define BIT_LIFETIME_VI_EN_8821C BIT(1)
  7982. #define BIT_LIFETIME_VO_EN_8821C BIT(0)
  7983. /* 2 REG_NOT_VALID_8821C */
  7984. /* 2 REG_SPEC_SIFS_8821C */
  7985. #define BIT_SHIFT_SPEC_SIFS_OFDM_PTCL_8821C 8
  7986. #define BIT_MASK_SPEC_SIFS_OFDM_PTCL_8821C 0xff
  7987. #define BIT_SPEC_SIFS_OFDM_PTCL_8821C(x) \
  7988. (((x) & BIT_MASK_SPEC_SIFS_OFDM_PTCL_8821C) \
  7989. << BIT_SHIFT_SPEC_SIFS_OFDM_PTCL_8821C)
  7990. #define BITS_SPEC_SIFS_OFDM_PTCL_8821C \
  7991. (BIT_MASK_SPEC_SIFS_OFDM_PTCL_8821C \
  7992. << BIT_SHIFT_SPEC_SIFS_OFDM_PTCL_8821C)
  7993. #define BIT_CLEAR_SPEC_SIFS_OFDM_PTCL_8821C(x) \
  7994. ((x) & (~BITS_SPEC_SIFS_OFDM_PTCL_8821C))
  7995. #define BIT_GET_SPEC_SIFS_OFDM_PTCL_8821C(x) \
  7996. (((x) >> BIT_SHIFT_SPEC_SIFS_OFDM_PTCL_8821C) & \
  7997. BIT_MASK_SPEC_SIFS_OFDM_PTCL_8821C)
  7998. #define BIT_SET_SPEC_SIFS_OFDM_PTCL_8821C(x, v) \
  7999. (BIT_CLEAR_SPEC_SIFS_OFDM_PTCL_8821C(x) | \
  8000. BIT_SPEC_SIFS_OFDM_PTCL_8821C(v))
  8001. #define BIT_SHIFT_SPEC_SIFS_CCK_PTCL_8821C 0
  8002. #define BIT_MASK_SPEC_SIFS_CCK_PTCL_8821C 0xff
  8003. #define BIT_SPEC_SIFS_CCK_PTCL_8821C(x) \
  8004. (((x) & BIT_MASK_SPEC_SIFS_CCK_PTCL_8821C) \
  8005. << BIT_SHIFT_SPEC_SIFS_CCK_PTCL_8821C)
  8006. #define BITS_SPEC_SIFS_CCK_PTCL_8821C \
  8007. (BIT_MASK_SPEC_SIFS_CCK_PTCL_8821C \
  8008. << BIT_SHIFT_SPEC_SIFS_CCK_PTCL_8821C)
  8009. #define BIT_CLEAR_SPEC_SIFS_CCK_PTCL_8821C(x) \
  8010. ((x) & (~BITS_SPEC_SIFS_CCK_PTCL_8821C))
  8011. #define BIT_GET_SPEC_SIFS_CCK_PTCL_8821C(x) \
  8012. (((x) >> BIT_SHIFT_SPEC_SIFS_CCK_PTCL_8821C) & \
  8013. BIT_MASK_SPEC_SIFS_CCK_PTCL_8821C)
  8014. #define BIT_SET_SPEC_SIFS_CCK_PTCL_8821C(x, v) \
  8015. (BIT_CLEAR_SPEC_SIFS_CCK_PTCL_8821C(x) | \
  8016. BIT_SPEC_SIFS_CCK_PTCL_8821C(v))
  8017. /* 2 REG_RETRY_LIMIT_8821C */
  8018. #define BIT_SHIFT_SRL_8821C 8
  8019. #define BIT_MASK_SRL_8821C 0x3f
  8020. #define BIT_SRL_8821C(x) (((x) & BIT_MASK_SRL_8821C) << BIT_SHIFT_SRL_8821C)
  8021. #define BITS_SRL_8821C (BIT_MASK_SRL_8821C << BIT_SHIFT_SRL_8821C)
  8022. #define BIT_CLEAR_SRL_8821C(x) ((x) & (~BITS_SRL_8821C))
  8023. #define BIT_GET_SRL_8821C(x) (((x) >> BIT_SHIFT_SRL_8821C) & BIT_MASK_SRL_8821C)
  8024. #define BIT_SET_SRL_8821C(x, v) (BIT_CLEAR_SRL_8821C(x) | BIT_SRL_8821C(v))
  8025. #define BIT_SHIFT_LRL_8821C 0
  8026. #define BIT_MASK_LRL_8821C 0x3f
  8027. #define BIT_LRL_8821C(x) (((x) & BIT_MASK_LRL_8821C) << BIT_SHIFT_LRL_8821C)
  8028. #define BITS_LRL_8821C (BIT_MASK_LRL_8821C << BIT_SHIFT_LRL_8821C)
  8029. #define BIT_CLEAR_LRL_8821C(x) ((x) & (~BITS_LRL_8821C))
  8030. #define BIT_GET_LRL_8821C(x) (((x) >> BIT_SHIFT_LRL_8821C) & BIT_MASK_LRL_8821C)
  8031. #define BIT_SET_LRL_8821C(x, v) (BIT_CLEAR_LRL_8821C(x) | BIT_LRL_8821C(v))
  8032. /* 2 REG_TXBF_CTRL_8821C */
  8033. #define BIT_R_ENABLE_NDPA_8821C BIT(31)
  8034. #define BIT_USE_NDPA_PARAMETER_8821C BIT(30)
  8035. #define BIT_R_PROP_TXBF_8821C BIT(29)
  8036. #define BIT_R_EN_NDPA_INT_8821C BIT(28)
  8037. #define BIT_R_TXBF1_80M_8821C BIT(27)
  8038. #define BIT_R_TXBF1_40M_8821C BIT(26)
  8039. #define BIT_R_TXBF1_20M_8821C BIT(25)
  8040. #define BIT_SHIFT_R_TXBF1_AID_8821C 16
  8041. #define BIT_MASK_R_TXBF1_AID_8821C 0x1ff
  8042. #define BIT_R_TXBF1_AID_8821C(x) \
  8043. (((x) & BIT_MASK_R_TXBF1_AID_8821C) << BIT_SHIFT_R_TXBF1_AID_8821C)
  8044. #define BITS_R_TXBF1_AID_8821C \
  8045. (BIT_MASK_R_TXBF1_AID_8821C << BIT_SHIFT_R_TXBF1_AID_8821C)
  8046. #define BIT_CLEAR_R_TXBF1_AID_8821C(x) ((x) & (~BITS_R_TXBF1_AID_8821C))
  8047. #define BIT_GET_R_TXBF1_AID_8821C(x) \
  8048. (((x) >> BIT_SHIFT_R_TXBF1_AID_8821C) & BIT_MASK_R_TXBF1_AID_8821C)
  8049. #define BIT_SET_R_TXBF1_AID_8821C(x, v) \
  8050. (BIT_CLEAR_R_TXBF1_AID_8821C(x) | BIT_R_TXBF1_AID_8821C(v))
  8051. #define BIT_DIS_NDP_BFEN_8821C BIT(15)
  8052. #define BIT_R_TXBCN_NOBLOCK_NDP_8821C BIT(14)
  8053. #define BIT_R_TXBF0_80M_8821C BIT(11)
  8054. #define BIT_R_TXBF0_40M_8821C BIT(10)
  8055. #define BIT_R_TXBF0_20M_8821C BIT(9)
  8056. #define BIT_SHIFT_R_TXBF0_AID_8821C 0
  8057. #define BIT_MASK_R_TXBF0_AID_8821C 0x1ff
  8058. #define BIT_R_TXBF0_AID_8821C(x) \
  8059. (((x) & BIT_MASK_R_TXBF0_AID_8821C) << BIT_SHIFT_R_TXBF0_AID_8821C)
  8060. #define BITS_R_TXBF0_AID_8821C \
  8061. (BIT_MASK_R_TXBF0_AID_8821C << BIT_SHIFT_R_TXBF0_AID_8821C)
  8062. #define BIT_CLEAR_R_TXBF0_AID_8821C(x) ((x) & (~BITS_R_TXBF0_AID_8821C))
  8063. #define BIT_GET_R_TXBF0_AID_8821C(x) \
  8064. (((x) >> BIT_SHIFT_R_TXBF0_AID_8821C) & BIT_MASK_R_TXBF0_AID_8821C)
  8065. #define BIT_SET_R_TXBF0_AID_8821C(x, v) \
  8066. (BIT_CLEAR_R_TXBF0_AID_8821C(x) | BIT_R_TXBF0_AID_8821C(v))
  8067. /* 2 REG_DARFRC_8821C */
  8068. #define BIT_SHIFT_DARF_RC4_8821C 24
  8069. #define BIT_MASK_DARF_RC4_8821C 0x1f
  8070. #define BIT_DARF_RC4_8821C(x) \
  8071. (((x) & BIT_MASK_DARF_RC4_8821C) << BIT_SHIFT_DARF_RC4_8821C)
  8072. #define BITS_DARF_RC4_8821C \
  8073. (BIT_MASK_DARF_RC4_8821C << BIT_SHIFT_DARF_RC4_8821C)
  8074. #define BIT_CLEAR_DARF_RC4_8821C(x) ((x) & (~BITS_DARF_RC4_8821C))
  8075. #define BIT_GET_DARF_RC4_8821C(x) \
  8076. (((x) >> BIT_SHIFT_DARF_RC4_8821C) & BIT_MASK_DARF_RC4_8821C)
  8077. #define BIT_SET_DARF_RC4_8821C(x, v) \
  8078. (BIT_CLEAR_DARF_RC4_8821C(x) | BIT_DARF_RC4_8821C(v))
  8079. #define BIT_SHIFT_DARF_RC3_8821C 16
  8080. #define BIT_MASK_DARF_RC3_8821C 0x1f
  8081. #define BIT_DARF_RC3_8821C(x) \
  8082. (((x) & BIT_MASK_DARF_RC3_8821C) << BIT_SHIFT_DARF_RC3_8821C)
  8083. #define BITS_DARF_RC3_8821C \
  8084. (BIT_MASK_DARF_RC3_8821C << BIT_SHIFT_DARF_RC3_8821C)
  8085. #define BIT_CLEAR_DARF_RC3_8821C(x) ((x) & (~BITS_DARF_RC3_8821C))
  8086. #define BIT_GET_DARF_RC3_8821C(x) \
  8087. (((x) >> BIT_SHIFT_DARF_RC3_8821C) & BIT_MASK_DARF_RC3_8821C)
  8088. #define BIT_SET_DARF_RC3_8821C(x, v) \
  8089. (BIT_CLEAR_DARF_RC3_8821C(x) | BIT_DARF_RC3_8821C(v))
  8090. #define BIT_SHIFT_DARF_RC2_8821C 8
  8091. #define BIT_MASK_DARF_RC2_8821C 0x1f
  8092. #define BIT_DARF_RC2_8821C(x) \
  8093. (((x) & BIT_MASK_DARF_RC2_8821C) << BIT_SHIFT_DARF_RC2_8821C)
  8094. #define BITS_DARF_RC2_8821C \
  8095. (BIT_MASK_DARF_RC2_8821C << BIT_SHIFT_DARF_RC2_8821C)
  8096. #define BIT_CLEAR_DARF_RC2_8821C(x) ((x) & (~BITS_DARF_RC2_8821C))
  8097. #define BIT_GET_DARF_RC2_8821C(x) \
  8098. (((x) >> BIT_SHIFT_DARF_RC2_8821C) & BIT_MASK_DARF_RC2_8821C)
  8099. #define BIT_SET_DARF_RC2_8821C(x, v) \
  8100. (BIT_CLEAR_DARF_RC2_8821C(x) | BIT_DARF_RC2_8821C(v))
  8101. #define BIT_SHIFT_DARF_RC1_8821C 0
  8102. #define BIT_MASK_DARF_RC1_8821C 0x1f
  8103. #define BIT_DARF_RC1_8821C(x) \
  8104. (((x) & BIT_MASK_DARF_RC1_8821C) << BIT_SHIFT_DARF_RC1_8821C)
  8105. #define BITS_DARF_RC1_8821C \
  8106. (BIT_MASK_DARF_RC1_8821C << BIT_SHIFT_DARF_RC1_8821C)
  8107. #define BIT_CLEAR_DARF_RC1_8821C(x) ((x) & (~BITS_DARF_RC1_8821C))
  8108. #define BIT_GET_DARF_RC1_8821C(x) \
  8109. (((x) >> BIT_SHIFT_DARF_RC1_8821C) & BIT_MASK_DARF_RC1_8821C)
  8110. #define BIT_SET_DARF_RC1_8821C(x, v) \
  8111. (BIT_CLEAR_DARF_RC1_8821C(x) | BIT_DARF_RC1_8821C(v))
  8112. /* 2 REG_DARFRCH_8821C */
  8113. #define BIT_SHIFT_DARF_RC8_V1_8821C 24
  8114. #define BIT_MASK_DARF_RC8_V1_8821C 0x1f
  8115. #define BIT_DARF_RC8_V1_8821C(x) \
  8116. (((x) & BIT_MASK_DARF_RC8_V1_8821C) << BIT_SHIFT_DARF_RC8_V1_8821C)
  8117. #define BITS_DARF_RC8_V1_8821C \
  8118. (BIT_MASK_DARF_RC8_V1_8821C << BIT_SHIFT_DARF_RC8_V1_8821C)
  8119. #define BIT_CLEAR_DARF_RC8_V1_8821C(x) ((x) & (~BITS_DARF_RC8_V1_8821C))
  8120. #define BIT_GET_DARF_RC8_V1_8821C(x) \
  8121. (((x) >> BIT_SHIFT_DARF_RC8_V1_8821C) & BIT_MASK_DARF_RC8_V1_8821C)
  8122. #define BIT_SET_DARF_RC8_V1_8821C(x, v) \
  8123. (BIT_CLEAR_DARF_RC8_V1_8821C(x) | BIT_DARF_RC8_V1_8821C(v))
  8124. #define BIT_SHIFT_DARF_RC7_V1_8821C 16
  8125. #define BIT_MASK_DARF_RC7_V1_8821C 0x1f
  8126. #define BIT_DARF_RC7_V1_8821C(x) \
  8127. (((x) & BIT_MASK_DARF_RC7_V1_8821C) << BIT_SHIFT_DARF_RC7_V1_8821C)
  8128. #define BITS_DARF_RC7_V1_8821C \
  8129. (BIT_MASK_DARF_RC7_V1_8821C << BIT_SHIFT_DARF_RC7_V1_8821C)
  8130. #define BIT_CLEAR_DARF_RC7_V1_8821C(x) ((x) & (~BITS_DARF_RC7_V1_8821C))
  8131. #define BIT_GET_DARF_RC7_V1_8821C(x) \
  8132. (((x) >> BIT_SHIFT_DARF_RC7_V1_8821C) & BIT_MASK_DARF_RC7_V1_8821C)
  8133. #define BIT_SET_DARF_RC7_V1_8821C(x, v) \
  8134. (BIT_CLEAR_DARF_RC7_V1_8821C(x) | BIT_DARF_RC7_V1_8821C(v))
  8135. #define BIT_SHIFT_DARF_RC6_V1_8821C 8
  8136. #define BIT_MASK_DARF_RC6_V1_8821C 0x1f
  8137. #define BIT_DARF_RC6_V1_8821C(x) \
  8138. (((x) & BIT_MASK_DARF_RC6_V1_8821C) << BIT_SHIFT_DARF_RC6_V1_8821C)
  8139. #define BITS_DARF_RC6_V1_8821C \
  8140. (BIT_MASK_DARF_RC6_V1_8821C << BIT_SHIFT_DARF_RC6_V1_8821C)
  8141. #define BIT_CLEAR_DARF_RC6_V1_8821C(x) ((x) & (~BITS_DARF_RC6_V1_8821C))
  8142. #define BIT_GET_DARF_RC6_V1_8821C(x) \
  8143. (((x) >> BIT_SHIFT_DARF_RC6_V1_8821C) & BIT_MASK_DARF_RC6_V1_8821C)
  8144. #define BIT_SET_DARF_RC6_V1_8821C(x, v) \
  8145. (BIT_CLEAR_DARF_RC6_V1_8821C(x) | BIT_DARF_RC6_V1_8821C(v))
  8146. #define BIT_SHIFT_DARF_RC5_V1_8821C 0
  8147. #define BIT_MASK_DARF_RC5_V1_8821C 0x1f
  8148. #define BIT_DARF_RC5_V1_8821C(x) \
  8149. (((x) & BIT_MASK_DARF_RC5_V1_8821C) << BIT_SHIFT_DARF_RC5_V1_8821C)
  8150. #define BITS_DARF_RC5_V1_8821C \
  8151. (BIT_MASK_DARF_RC5_V1_8821C << BIT_SHIFT_DARF_RC5_V1_8821C)
  8152. #define BIT_CLEAR_DARF_RC5_V1_8821C(x) ((x) & (~BITS_DARF_RC5_V1_8821C))
  8153. #define BIT_GET_DARF_RC5_V1_8821C(x) \
  8154. (((x) >> BIT_SHIFT_DARF_RC5_V1_8821C) & BIT_MASK_DARF_RC5_V1_8821C)
  8155. #define BIT_SET_DARF_RC5_V1_8821C(x, v) \
  8156. (BIT_CLEAR_DARF_RC5_V1_8821C(x) | BIT_DARF_RC5_V1_8821C(v))
  8157. /* 2 REG_RARFRC_8821C */
  8158. #define BIT_SHIFT_RARF_RC4_8821C 24
  8159. #define BIT_MASK_RARF_RC4_8821C 0x1f
  8160. #define BIT_RARF_RC4_8821C(x) \
  8161. (((x) & BIT_MASK_RARF_RC4_8821C) << BIT_SHIFT_RARF_RC4_8821C)
  8162. #define BITS_RARF_RC4_8821C \
  8163. (BIT_MASK_RARF_RC4_8821C << BIT_SHIFT_RARF_RC4_8821C)
  8164. #define BIT_CLEAR_RARF_RC4_8821C(x) ((x) & (~BITS_RARF_RC4_8821C))
  8165. #define BIT_GET_RARF_RC4_8821C(x) \
  8166. (((x) >> BIT_SHIFT_RARF_RC4_8821C) & BIT_MASK_RARF_RC4_8821C)
  8167. #define BIT_SET_RARF_RC4_8821C(x, v) \
  8168. (BIT_CLEAR_RARF_RC4_8821C(x) | BIT_RARF_RC4_8821C(v))
  8169. #define BIT_SHIFT_RARF_RC3_8821C 16
  8170. #define BIT_MASK_RARF_RC3_8821C 0x1f
  8171. #define BIT_RARF_RC3_8821C(x) \
  8172. (((x) & BIT_MASK_RARF_RC3_8821C) << BIT_SHIFT_RARF_RC3_8821C)
  8173. #define BITS_RARF_RC3_8821C \
  8174. (BIT_MASK_RARF_RC3_8821C << BIT_SHIFT_RARF_RC3_8821C)
  8175. #define BIT_CLEAR_RARF_RC3_8821C(x) ((x) & (~BITS_RARF_RC3_8821C))
  8176. #define BIT_GET_RARF_RC3_8821C(x) \
  8177. (((x) >> BIT_SHIFT_RARF_RC3_8821C) & BIT_MASK_RARF_RC3_8821C)
  8178. #define BIT_SET_RARF_RC3_8821C(x, v) \
  8179. (BIT_CLEAR_RARF_RC3_8821C(x) | BIT_RARF_RC3_8821C(v))
  8180. #define BIT_SHIFT_RARF_RC2_8821C 8
  8181. #define BIT_MASK_RARF_RC2_8821C 0x1f
  8182. #define BIT_RARF_RC2_8821C(x) \
  8183. (((x) & BIT_MASK_RARF_RC2_8821C) << BIT_SHIFT_RARF_RC2_8821C)
  8184. #define BITS_RARF_RC2_8821C \
  8185. (BIT_MASK_RARF_RC2_8821C << BIT_SHIFT_RARF_RC2_8821C)
  8186. #define BIT_CLEAR_RARF_RC2_8821C(x) ((x) & (~BITS_RARF_RC2_8821C))
  8187. #define BIT_GET_RARF_RC2_8821C(x) \
  8188. (((x) >> BIT_SHIFT_RARF_RC2_8821C) & BIT_MASK_RARF_RC2_8821C)
  8189. #define BIT_SET_RARF_RC2_8821C(x, v) \
  8190. (BIT_CLEAR_RARF_RC2_8821C(x) | BIT_RARF_RC2_8821C(v))
  8191. #define BIT_SHIFT_RARF_RC1_8821C 0
  8192. #define BIT_MASK_RARF_RC1_8821C 0x1f
  8193. #define BIT_RARF_RC1_8821C(x) \
  8194. (((x) & BIT_MASK_RARF_RC1_8821C) << BIT_SHIFT_RARF_RC1_8821C)
  8195. #define BITS_RARF_RC1_8821C \
  8196. (BIT_MASK_RARF_RC1_8821C << BIT_SHIFT_RARF_RC1_8821C)
  8197. #define BIT_CLEAR_RARF_RC1_8821C(x) ((x) & (~BITS_RARF_RC1_8821C))
  8198. #define BIT_GET_RARF_RC1_8821C(x) \
  8199. (((x) >> BIT_SHIFT_RARF_RC1_8821C) & BIT_MASK_RARF_RC1_8821C)
  8200. #define BIT_SET_RARF_RC1_8821C(x, v) \
  8201. (BIT_CLEAR_RARF_RC1_8821C(x) | BIT_RARF_RC1_8821C(v))
  8202. /* 2 REG_RARFRCH_8821C */
  8203. #define BIT_SHIFT_RARF_RC8_V1_8821C 24
  8204. #define BIT_MASK_RARF_RC8_V1_8821C 0x1f
  8205. #define BIT_RARF_RC8_V1_8821C(x) \
  8206. (((x) & BIT_MASK_RARF_RC8_V1_8821C) << BIT_SHIFT_RARF_RC8_V1_8821C)
  8207. #define BITS_RARF_RC8_V1_8821C \
  8208. (BIT_MASK_RARF_RC8_V1_8821C << BIT_SHIFT_RARF_RC8_V1_8821C)
  8209. #define BIT_CLEAR_RARF_RC8_V1_8821C(x) ((x) & (~BITS_RARF_RC8_V1_8821C))
  8210. #define BIT_GET_RARF_RC8_V1_8821C(x) \
  8211. (((x) >> BIT_SHIFT_RARF_RC8_V1_8821C) & BIT_MASK_RARF_RC8_V1_8821C)
  8212. #define BIT_SET_RARF_RC8_V1_8821C(x, v) \
  8213. (BIT_CLEAR_RARF_RC8_V1_8821C(x) | BIT_RARF_RC8_V1_8821C(v))
  8214. #define BIT_SHIFT_RARF_RC7_V1_8821C 16
  8215. #define BIT_MASK_RARF_RC7_V1_8821C 0x1f
  8216. #define BIT_RARF_RC7_V1_8821C(x) \
  8217. (((x) & BIT_MASK_RARF_RC7_V1_8821C) << BIT_SHIFT_RARF_RC7_V1_8821C)
  8218. #define BITS_RARF_RC7_V1_8821C \
  8219. (BIT_MASK_RARF_RC7_V1_8821C << BIT_SHIFT_RARF_RC7_V1_8821C)
  8220. #define BIT_CLEAR_RARF_RC7_V1_8821C(x) ((x) & (~BITS_RARF_RC7_V1_8821C))
  8221. #define BIT_GET_RARF_RC7_V1_8821C(x) \
  8222. (((x) >> BIT_SHIFT_RARF_RC7_V1_8821C) & BIT_MASK_RARF_RC7_V1_8821C)
  8223. #define BIT_SET_RARF_RC7_V1_8821C(x, v) \
  8224. (BIT_CLEAR_RARF_RC7_V1_8821C(x) | BIT_RARF_RC7_V1_8821C(v))
  8225. #define BIT_SHIFT_RARF_RC6_V1_8821C 8
  8226. #define BIT_MASK_RARF_RC6_V1_8821C 0x1f
  8227. #define BIT_RARF_RC6_V1_8821C(x) \
  8228. (((x) & BIT_MASK_RARF_RC6_V1_8821C) << BIT_SHIFT_RARF_RC6_V1_8821C)
  8229. #define BITS_RARF_RC6_V1_8821C \
  8230. (BIT_MASK_RARF_RC6_V1_8821C << BIT_SHIFT_RARF_RC6_V1_8821C)
  8231. #define BIT_CLEAR_RARF_RC6_V1_8821C(x) ((x) & (~BITS_RARF_RC6_V1_8821C))
  8232. #define BIT_GET_RARF_RC6_V1_8821C(x) \
  8233. (((x) >> BIT_SHIFT_RARF_RC6_V1_8821C) & BIT_MASK_RARF_RC6_V1_8821C)
  8234. #define BIT_SET_RARF_RC6_V1_8821C(x, v) \
  8235. (BIT_CLEAR_RARF_RC6_V1_8821C(x) | BIT_RARF_RC6_V1_8821C(v))
  8236. #define BIT_SHIFT_RARF_RC5_V1_8821C 0
  8237. #define BIT_MASK_RARF_RC5_V1_8821C 0x1f
  8238. #define BIT_RARF_RC5_V1_8821C(x) \
  8239. (((x) & BIT_MASK_RARF_RC5_V1_8821C) << BIT_SHIFT_RARF_RC5_V1_8821C)
  8240. #define BITS_RARF_RC5_V1_8821C \
  8241. (BIT_MASK_RARF_RC5_V1_8821C << BIT_SHIFT_RARF_RC5_V1_8821C)
  8242. #define BIT_CLEAR_RARF_RC5_V1_8821C(x) ((x) & (~BITS_RARF_RC5_V1_8821C))
  8243. #define BIT_GET_RARF_RC5_V1_8821C(x) \
  8244. (((x) >> BIT_SHIFT_RARF_RC5_V1_8821C) & BIT_MASK_RARF_RC5_V1_8821C)
  8245. #define BIT_SET_RARF_RC5_V1_8821C(x, v) \
  8246. (BIT_CLEAR_RARF_RC5_V1_8821C(x) | BIT_RARF_RC5_V1_8821C(v))
  8247. /* 2 REG_RRSR_8821C */
  8248. #define BIT_SHIFT_RRSR_RSC_8821C 21
  8249. #define BIT_MASK_RRSR_RSC_8821C 0x3
  8250. #define BIT_RRSR_RSC_8821C(x) \
  8251. (((x) & BIT_MASK_RRSR_RSC_8821C) << BIT_SHIFT_RRSR_RSC_8821C)
  8252. #define BITS_RRSR_RSC_8821C \
  8253. (BIT_MASK_RRSR_RSC_8821C << BIT_SHIFT_RRSR_RSC_8821C)
  8254. #define BIT_CLEAR_RRSR_RSC_8821C(x) ((x) & (~BITS_RRSR_RSC_8821C))
  8255. #define BIT_GET_RRSR_RSC_8821C(x) \
  8256. (((x) >> BIT_SHIFT_RRSR_RSC_8821C) & BIT_MASK_RRSR_RSC_8821C)
  8257. #define BIT_SET_RRSR_RSC_8821C(x, v) \
  8258. (BIT_CLEAR_RRSR_RSC_8821C(x) | BIT_RRSR_RSC_8821C(v))
  8259. #define BIT_SHIFT_RRSC_BITMAP_8821C 0
  8260. #define BIT_MASK_RRSC_BITMAP_8821C 0xfffff
  8261. #define BIT_RRSC_BITMAP_8821C(x) \
  8262. (((x) & BIT_MASK_RRSC_BITMAP_8821C) << BIT_SHIFT_RRSC_BITMAP_8821C)
  8263. #define BITS_RRSC_BITMAP_8821C \
  8264. (BIT_MASK_RRSC_BITMAP_8821C << BIT_SHIFT_RRSC_BITMAP_8821C)
  8265. #define BIT_CLEAR_RRSC_BITMAP_8821C(x) ((x) & (~BITS_RRSC_BITMAP_8821C))
  8266. #define BIT_GET_RRSC_BITMAP_8821C(x) \
  8267. (((x) >> BIT_SHIFT_RRSC_BITMAP_8821C) & BIT_MASK_RRSC_BITMAP_8821C)
  8268. #define BIT_SET_RRSC_BITMAP_8821C(x, v) \
  8269. (BIT_CLEAR_RRSC_BITMAP_8821C(x) | BIT_RRSC_BITMAP_8821C(v))
  8270. /* 2 REG_NOT_VALID_8821C */
  8271. /* 2 REG_ARFR0_8821C */
  8272. #define BIT_SHIFT_ARFRL0_8821C 0
  8273. #define BIT_MASK_ARFRL0_8821C 0xffffffffL
  8274. #define BIT_ARFRL0_8821C(x) \
  8275. (((x) & BIT_MASK_ARFRL0_8821C) << BIT_SHIFT_ARFRL0_8821C)
  8276. #define BITS_ARFRL0_8821C (BIT_MASK_ARFRL0_8821C << BIT_SHIFT_ARFRL0_8821C)
  8277. #define BIT_CLEAR_ARFRL0_8821C(x) ((x) & (~BITS_ARFRL0_8821C))
  8278. #define BIT_GET_ARFRL0_8821C(x) \
  8279. (((x) >> BIT_SHIFT_ARFRL0_8821C) & BIT_MASK_ARFRL0_8821C)
  8280. #define BIT_SET_ARFRL0_8821C(x, v) \
  8281. (BIT_CLEAR_ARFRL0_8821C(x) | BIT_ARFRL0_8821C(v))
  8282. /* 2 REG_ARFRH0_8821C */
  8283. #define BIT_SHIFT_ARFRH0_8821C 0
  8284. #define BIT_MASK_ARFRH0_8821C 0xffffffffL
  8285. #define BIT_ARFRH0_8821C(x) \
  8286. (((x) & BIT_MASK_ARFRH0_8821C) << BIT_SHIFT_ARFRH0_8821C)
  8287. #define BITS_ARFRH0_8821C (BIT_MASK_ARFRH0_8821C << BIT_SHIFT_ARFRH0_8821C)
  8288. #define BIT_CLEAR_ARFRH0_8821C(x) ((x) & (~BITS_ARFRH0_8821C))
  8289. #define BIT_GET_ARFRH0_8821C(x) \
  8290. (((x) >> BIT_SHIFT_ARFRH0_8821C) & BIT_MASK_ARFRH0_8821C)
  8291. #define BIT_SET_ARFRH0_8821C(x, v) \
  8292. (BIT_CLEAR_ARFRH0_8821C(x) | BIT_ARFRH0_8821C(v))
  8293. /* 2 REG_ARFR1_V1_8821C */
  8294. #define BIT_SHIFT_ARFRL1_8821C 0
  8295. #define BIT_MASK_ARFRL1_8821C 0xffffffffL
  8296. #define BIT_ARFRL1_8821C(x) \
  8297. (((x) & BIT_MASK_ARFRL1_8821C) << BIT_SHIFT_ARFRL1_8821C)
  8298. #define BITS_ARFRL1_8821C (BIT_MASK_ARFRL1_8821C << BIT_SHIFT_ARFRL1_8821C)
  8299. #define BIT_CLEAR_ARFRL1_8821C(x) ((x) & (~BITS_ARFRL1_8821C))
  8300. #define BIT_GET_ARFRL1_8821C(x) \
  8301. (((x) >> BIT_SHIFT_ARFRL1_8821C) & BIT_MASK_ARFRL1_8821C)
  8302. #define BIT_SET_ARFRL1_8821C(x, v) \
  8303. (BIT_CLEAR_ARFRL1_8821C(x) | BIT_ARFRL1_8821C(v))
  8304. /* 2 REG_ARFRH1_V1_8821C */
  8305. #define BIT_SHIFT_ARFRH1_8821C 0
  8306. #define BIT_MASK_ARFRH1_8821C 0xffffffffL
  8307. #define BIT_ARFRH1_8821C(x) \
  8308. (((x) & BIT_MASK_ARFRH1_8821C) << BIT_SHIFT_ARFRH1_8821C)
  8309. #define BITS_ARFRH1_8821C (BIT_MASK_ARFRH1_8821C << BIT_SHIFT_ARFRH1_8821C)
  8310. #define BIT_CLEAR_ARFRH1_8821C(x) ((x) & (~BITS_ARFRH1_8821C))
  8311. #define BIT_GET_ARFRH1_8821C(x) \
  8312. (((x) >> BIT_SHIFT_ARFRH1_8821C) & BIT_MASK_ARFRH1_8821C)
  8313. #define BIT_SET_ARFRH1_8821C(x, v) \
  8314. (BIT_CLEAR_ARFRH1_8821C(x) | BIT_ARFRH1_8821C(v))
  8315. /* 2 REG_CCK_CHECK_8821C */
  8316. #define BIT_CHECK_CCK_EN_8821C BIT(7)
  8317. #define BIT_EN_BCN_PKT_REL_8821C BIT(6)
  8318. #define BIT_BCN_PORT_SEL_8821C BIT(5)
  8319. #define BIT_MOREDATA_BYPASS_8821C BIT(4)
  8320. #define BIT_EN_CLR_CMD_REL_BCN_PKT_8821C BIT(3)
  8321. #define BIT_R_EN_SET_MOREDATA_8821C BIT(2)
  8322. #define BIT__R_DIS_CLEAR_MACID_RELEASE_8821C BIT(1)
  8323. #define BIT__R_MACID_RELEASE_EN_8821C BIT(0)
  8324. /* 2 REG_AMPDU_MAX_TIME_V1_8821C */
  8325. #define BIT_SHIFT_AMPDU_MAX_TIME_8821C 0
  8326. #define BIT_MASK_AMPDU_MAX_TIME_8821C 0xff
  8327. #define BIT_AMPDU_MAX_TIME_8821C(x) \
  8328. (((x) & BIT_MASK_AMPDU_MAX_TIME_8821C) \
  8329. << BIT_SHIFT_AMPDU_MAX_TIME_8821C)
  8330. #define BITS_AMPDU_MAX_TIME_8821C \
  8331. (BIT_MASK_AMPDU_MAX_TIME_8821C << BIT_SHIFT_AMPDU_MAX_TIME_8821C)
  8332. #define BIT_CLEAR_AMPDU_MAX_TIME_8821C(x) ((x) & (~BITS_AMPDU_MAX_TIME_8821C))
  8333. #define BIT_GET_AMPDU_MAX_TIME_8821C(x) \
  8334. (((x) >> BIT_SHIFT_AMPDU_MAX_TIME_8821C) & \
  8335. BIT_MASK_AMPDU_MAX_TIME_8821C)
  8336. #define BIT_SET_AMPDU_MAX_TIME_8821C(x, v) \
  8337. (BIT_CLEAR_AMPDU_MAX_TIME_8821C(x) | BIT_AMPDU_MAX_TIME_8821C(v))
  8338. /* 2 REG_BCNQ1_BDNY_V1_8821C */
  8339. #define BIT_SHIFT_BCNQ1_PGBNDY_V1_8821C 0
  8340. #define BIT_MASK_BCNQ1_PGBNDY_V1_8821C 0xfff
  8341. #define BIT_BCNQ1_PGBNDY_V1_8821C(x) \
  8342. (((x) & BIT_MASK_BCNQ1_PGBNDY_V1_8821C) \
  8343. << BIT_SHIFT_BCNQ1_PGBNDY_V1_8821C)
  8344. #define BITS_BCNQ1_PGBNDY_V1_8821C \
  8345. (BIT_MASK_BCNQ1_PGBNDY_V1_8821C << BIT_SHIFT_BCNQ1_PGBNDY_V1_8821C)
  8346. #define BIT_CLEAR_BCNQ1_PGBNDY_V1_8821C(x) ((x) & (~BITS_BCNQ1_PGBNDY_V1_8821C))
  8347. #define BIT_GET_BCNQ1_PGBNDY_V1_8821C(x) \
  8348. (((x) >> BIT_SHIFT_BCNQ1_PGBNDY_V1_8821C) & \
  8349. BIT_MASK_BCNQ1_PGBNDY_V1_8821C)
  8350. #define BIT_SET_BCNQ1_PGBNDY_V1_8821C(x, v) \
  8351. (BIT_CLEAR_BCNQ1_PGBNDY_V1_8821C(x) | BIT_BCNQ1_PGBNDY_V1_8821C(v))
  8352. /* 2 REG_AMPDU_MAX_LENGTH_8821C */
  8353. #define BIT_SHIFT_AMPDU_MAX_LENGTH_8821C 0
  8354. #define BIT_MASK_AMPDU_MAX_LENGTH_8821C 0xffffffffL
  8355. #define BIT_AMPDU_MAX_LENGTH_8821C(x) \
  8356. (((x) & BIT_MASK_AMPDU_MAX_LENGTH_8821C) \
  8357. << BIT_SHIFT_AMPDU_MAX_LENGTH_8821C)
  8358. #define BITS_AMPDU_MAX_LENGTH_8821C \
  8359. (BIT_MASK_AMPDU_MAX_LENGTH_8821C << BIT_SHIFT_AMPDU_MAX_LENGTH_8821C)
  8360. #define BIT_CLEAR_AMPDU_MAX_LENGTH_8821C(x) \
  8361. ((x) & (~BITS_AMPDU_MAX_LENGTH_8821C))
  8362. #define BIT_GET_AMPDU_MAX_LENGTH_8821C(x) \
  8363. (((x) >> BIT_SHIFT_AMPDU_MAX_LENGTH_8821C) & \
  8364. BIT_MASK_AMPDU_MAX_LENGTH_8821C)
  8365. #define BIT_SET_AMPDU_MAX_LENGTH_8821C(x, v) \
  8366. (BIT_CLEAR_AMPDU_MAX_LENGTH_8821C(x) | BIT_AMPDU_MAX_LENGTH_8821C(v))
  8367. /* 2 REG_ACQ_STOP_8821C */
  8368. #define BIT_AC7Q_STOP_8821C BIT(7)
  8369. #define BIT_AC6Q_STOP_8821C BIT(6)
  8370. #define BIT_AC5Q_STOP_8821C BIT(5)
  8371. #define BIT_AC4Q_STOP_8821C BIT(4)
  8372. #define BIT_AC3Q_STOP_8821C BIT(3)
  8373. #define BIT_AC2Q_STOP_8821C BIT(2)
  8374. #define BIT_AC1Q_STOP_8821C BIT(1)
  8375. #define BIT_AC0Q_STOP_8821C BIT(0)
  8376. /* 2 REG_NDPA_RATE_8821C */
  8377. #define BIT_SHIFT_R_NDPA_RATE_V1_8821C 0
  8378. #define BIT_MASK_R_NDPA_RATE_V1_8821C 0xff
  8379. #define BIT_R_NDPA_RATE_V1_8821C(x) \
  8380. (((x) & BIT_MASK_R_NDPA_RATE_V1_8821C) \
  8381. << BIT_SHIFT_R_NDPA_RATE_V1_8821C)
  8382. #define BITS_R_NDPA_RATE_V1_8821C \
  8383. (BIT_MASK_R_NDPA_RATE_V1_8821C << BIT_SHIFT_R_NDPA_RATE_V1_8821C)
  8384. #define BIT_CLEAR_R_NDPA_RATE_V1_8821C(x) ((x) & (~BITS_R_NDPA_RATE_V1_8821C))
  8385. #define BIT_GET_R_NDPA_RATE_V1_8821C(x) \
  8386. (((x) >> BIT_SHIFT_R_NDPA_RATE_V1_8821C) & \
  8387. BIT_MASK_R_NDPA_RATE_V1_8821C)
  8388. #define BIT_SET_R_NDPA_RATE_V1_8821C(x, v) \
  8389. (BIT_CLEAR_R_NDPA_RATE_V1_8821C(x) | BIT_R_NDPA_RATE_V1_8821C(v))
  8390. /* 2 REG_TX_HANG_CTRL_8821C */
  8391. #define BIT_R_EN_GNT_BT_AWAKE_8821C BIT(3)
  8392. #define BIT_EN_EOF_V1_8821C BIT(2)
  8393. #define BIT_DIS_OQT_BLOCK_8821C BIT(1)
  8394. #define BIT_SEARCH_QUEUE_EN_8821C BIT(0)
  8395. /* 2 REG_NDPA_OPT_CTRL_8821C */
  8396. #define BIT_R_DIS_MACID_RELEASE_RTY_8821C BIT(5)
  8397. #define BIT_SHIFT_BW_SIGTA_8821C 3
  8398. #define BIT_MASK_BW_SIGTA_8821C 0x3
  8399. #define BIT_BW_SIGTA_8821C(x) \
  8400. (((x) & BIT_MASK_BW_SIGTA_8821C) << BIT_SHIFT_BW_SIGTA_8821C)
  8401. #define BITS_BW_SIGTA_8821C \
  8402. (BIT_MASK_BW_SIGTA_8821C << BIT_SHIFT_BW_SIGTA_8821C)
  8403. #define BIT_CLEAR_BW_SIGTA_8821C(x) ((x) & (~BITS_BW_SIGTA_8821C))
  8404. #define BIT_GET_BW_SIGTA_8821C(x) \
  8405. (((x) >> BIT_SHIFT_BW_SIGTA_8821C) & BIT_MASK_BW_SIGTA_8821C)
  8406. #define BIT_SET_BW_SIGTA_8821C(x, v) \
  8407. (BIT_CLEAR_BW_SIGTA_8821C(x) | BIT_BW_SIGTA_8821C(v))
  8408. #define BIT_EN_BAR_SIGTA_8821C BIT(2)
  8409. #define BIT_SHIFT_R_NDPA_BW_8821C 0
  8410. #define BIT_MASK_R_NDPA_BW_8821C 0x3
  8411. #define BIT_R_NDPA_BW_8821C(x) \
  8412. (((x) & BIT_MASK_R_NDPA_BW_8821C) << BIT_SHIFT_R_NDPA_BW_8821C)
  8413. #define BITS_R_NDPA_BW_8821C \
  8414. (BIT_MASK_R_NDPA_BW_8821C << BIT_SHIFT_R_NDPA_BW_8821C)
  8415. #define BIT_CLEAR_R_NDPA_BW_8821C(x) ((x) & (~BITS_R_NDPA_BW_8821C))
  8416. #define BIT_GET_R_NDPA_BW_8821C(x) \
  8417. (((x) >> BIT_SHIFT_R_NDPA_BW_8821C) & BIT_MASK_R_NDPA_BW_8821C)
  8418. #define BIT_SET_R_NDPA_BW_8821C(x, v) \
  8419. (BIT_CLEAR_R_NDPA_BW_8821C(x) | BIT_R_NDPA_BW_8821C(v))
  8420. /* 2 REG_NOT_VALID_8821C */
  8421. /* 2 REG_RD_RESP_PKT_TH_8821C */
  8422. #define BIT_SHIFT_RD_RESP_PKT_TH_V1_8821C 0
  8423. #define BIT_MASK_RD_RESP_PKT_TH_V1_8821C 0x3f
  8424. #define BIT_RD_RESP_PKT_TH_V1_8821C(x) \
  8425. (((x) & BIT_MASK_RD_RESP_PKT_TH_V1_8821C) \
  8426. << BIT_SHIFT_RD_RESP_PKT_TH_V1_8821C)
  8427. #define BITS_RD_RESP_PKT_TH_V1_8821C \
  8428. (BIT_MASK_RD_RESP_PKT_TH_V1_8821C << BIT_SHIFT_RD_RESP_PKT_TH_V1_8821C)
  8429. #define BIT_CLEAR_RD_RESP_PKT_TH_V1_8821C(x) \
  8430. ((x) & (~BITS_RD_RESP_PKT_TH_V1_8821C))
  8431. #define BIT_GET_RD_RESP_PKT_TH_V1_8821C(x) \
  8432. (((x) >> BIT_SHIFT_RD_RESP_PKT_TH_V1_8821C) & \
  8433. BIT_MASK_RD_RESP_PKT_TH_V1_8821C)
  8434. #define BIT_SET_RD_RESP_PKT_TH_V1_8821C(x, v) \
  8435. (BIT_CLEAR_RD_RESP_PKT_TH_V1_8821C(x) | BIT_RD_RESP_PKT_TH_V1_8821C(v))
  8436. /* 2 REG_CMDQ_INFO_8821C */
  8437. #define BIT_SHIFT_QUEUEMACID_CMDQ_V1_8821C 25
  8438. #define BIT_MASK_QUEUEMACID_CMDQ_V1_8821C 0x7f
  8439. #define BIT_QUEUEMACID_CMDQ_V1_8821C(x) \
  8440. (((x) & BIT_MASK_QUEUEMACID_CMDQ_V1_8821C) \
  8441. << BIT_SHIFT_QUEUEMACID_CMDQ_V1_8821C)
  8442. #define BITS_QUEUEMACID_CMDQ_V1_8821C \
  8443. (BIT_MASK_QUEUEMACID_CMDQ_V1_8821C \
  8444. << BIT_SHIFT_QUEUEMACID_CMDQ_V1_8821C)
  8445. #define BIT_CLEAR_QUEUEMACID_CMDQ_V1_8821C(x) \
  8446. ((x) & (~BITS_QUEUEMACID_CMDQ_V1_8821C))
  8447. #define BIT_GET_QUEUEMACID_CMDQ_V1_8821C(x) \
  8448. (((x) >> BIT_SHIFT_QUEUEMACID_CMDQ_V1_8821C) & \
  8449. BIT_MASK_QUEUEMACID_CMDQ_V1_8821C)
  8450. #define BIT_SET_QUEUEMACID_CMDQ_V1_8821C(x, v) \
  8451. (BIT_CLEAR_QUEUEMACID_CMDQ_V1_8821C(x) | \
  8452. BIT_QUEUEMACID_CMDQ_V1_8821C(v))
  8453. #define BIT_SHIFT_QUEUEAC_CMDQ_V1_8821C 23
  8454. #define BIT_MASK_QUEUEAC_CMDQ_V1_8821C 0x3
  8455. #define BIT_QUEUEAC_CMDQ_V1_8821C(x) \
  8456. (((x) & BIT_MASK_QUEUEAC_CMDQ_V1_8821C) \
  8457. << BIT_SHIFT_QUEUEAC_CMDQ_V1_8821C)
  8458. #define BITS_QUEUEAC_CMDQ_V1_8821C \
  8459. (BIT_MASK_QUEUEAC_CMDQ_V1_8821C << BIT_SHIFT_QUEUEAC_CMDQ_V1_8821C)
  8460. #define BIT_CLEAR_QUEUEAC_CMDQ_V1_8821C(x) ((x) & (~BITS_QUEUEAC_CMDQ_V1_8821C))
  8461. #define BIT_GET_QUEUEAC_CMDQ_V1_8821C(x) \
  8462. (((x) >> BIT_SHIFT_QUEUEAC_CMDQ_V1_8821C) & \
  8463. BIT_MASK_QUEUEAC_CMDQ_V1_8821C)
  8464. #define BIT_SET_QUEUEAC_CMDQ_V1_8821C(x, v) \
  8465. (BIT_CLEAR_QUEUEAC_CMDQ_V1_8821C(x) | BIT_QUEUEAC_CMDQ_V1_8821C(v))
  8466. #define BIT_TIDEMPTY_CMDQ_V1_8821C BIT(22)
  8467. #define BIT_SHIFT_TAIL_PKT_Q4_V2_8821C 11
  8468. #define BIT_MASK_TAIL_PKT_Q4_V2_8821C 0x7ff
  8469. #define BIT_TAIL_PKT_Q4_V2_8821C(x) \
  8470. (((x) & BIT_MASK_TAIL_PKT_Q4_V2_8821C) \
  8471. << BIT_SHIFT_TAIL_PKT_Q4_V2_8821C)
  8472. #define BITS_TAIL_PKT_Q4_V2_8821C \
  8473. (BIT_MASK_TAIL_PKT_Q4_V2_8821C << BIT_SHIFT_TAIL_PKT_Q4_V2_8821C)
  8474. #define BIT_CLEAR_TAIL_PKT_Q4_V2_8821C(x) ((x) & (~BITS_TAIL_PKT_Q4_V2_8821C))
  8475. #define BIT_GET_TAIL_PKT_Q4_V2_8821C(x) \
  8476. (((x) >> BIT_SHIFT_TAIL_PKT_Q4_V2_8821C) & \
  8477. BIT_MASK_TAIL_PKT_Q4_V2_8821C)
  8478. #define BIT_SET_TAIL_PKT_Q4_V2_8821C(x, v) \
  8479. (BIT_CLEAR_TAIL_PKT_Q4_V2_8821C(x) | BIT_TAIL_PKT_Q4_V2_8821C(v))
  8480. #define BIT_SHIFT_HEAD_PKT_CMDQ_V1_8821C 0
  8481. #define BIT_MASK_HEAD_PKT_CMDQ_V1_8821C 0x7ff
  8482. #define BIT_HEAD_PKT_CMDQ_V1_8821C(x) \
  8483. (((x) & BIT_MASK_HEAD_PKT_CMDQ_V1_8821C) \
  8484. << BIT_SHIFT_HEAD_PKT_CMDQ_V1_8821C)
  8485. #define BITS_HEAD_PKT_CMDQ_V1_8821C \
  8486. (BIT_MASK_HEAD_PKT_CMDQ_V1_8821C << BIT_SHIFT_HEAD_PKT_CMDQ_V1_8821C)
  8487. #define BIT_CLEAR_HEAD_PKT_CMDQ_V1_8821C(x) \
  8488. ((x) & (~BITS_HEAD_PKT_CMDQ_V1_8821C))
  8489. #define BIT_GET_HEAD_PKT_CMDQ_V1_8821C(x) \
  8490. (((x) >> BIT_SHIFT_HEAD_PKT_CMDQ_V1_8821C) & \
  8491. BIT_MASK_HEAD_PKT_CMDQ_V1_8821C)
  8492. #define BIT_SET_HEAD_PKT_CMDQ_V1_8821C(x, v) \
  8493. (BIT_CLEAR_HEAD_PKT_CMDQ_V1_8821C(x) | BIT_HEAD_PKT_CMDQ_V1_8821C(v))
  8494. /* 2 REG_Q4_INFO_8821C */
  8495. #define BIT_SHIFT_QUEUEMACID_Q4_V1_8821C 25
  8496. #define BIT_MASK_QUEUEMACID_Q4_V1_8821C 0x7f
  8497. #define BIT_QUEUEMACID_Q4_V1_8821C(x) \
  8498. (((x) & BIT_MASK_QUEUEMACID_Q4_V1_8821C) \
  8499. << BIT_SHIFT_QUEUEMACID_Q4_V1_8821C)
  8500. #define BITS_QUEUEMACID_Q4_V1_8821C \
  8501. (BIT_MASK_QUEUEMACID_Q4_V1_8821C << BIT_SHIFT_QUEUEMACID_Q4_V1_8821C)
  8502. #define BIT_CLEAR_QUEUEMACID_Q4_V1_8821C(x) \
  8503. ((x) & (~BITS_QUEUEMACID_Q4_V1_8821C))
  8504. #define BIT_GET_QUEUEMACID_Q4_V1_8821C(x) \
  8505. (((x) >> BIT_SHIFT_QUEUEMACID_Q4_V1_8821C) & \
  8506. BIT_MASK_QUEUEMACID_Q4_V1_8821C)
  8507. #define BIT_SET_QUEUEMACID_Q4_V1_8821C(x, v) \
  8508. (BIT_CLEAR_QUEUEMACID_Q4_V1_8821C(x) | BIT_QUEUEMACID_Q4_V1_8821C(v))
  8509. #define BIT_SHIFT_QUEUEAC_Q4_V1_8821C 23
  8510. #define BIT_MASK_QUEUEAC_Q4_V1_8821C 0x3
  8511. #define BIT_QUEUEAC_Q4_V1_8821C(x) \
  8512. (((x) & BIT_MASK_QUEUEAC_Q4_V1_8821C) << BIT_SHIFT_QUEUEAC_Q4_V1_8821C)
  8513. #define BITS_QUEUEAC_Q4_V1_8821C \
  8514. (BIT_MASK_QUEUEAC_Q4_V1_8821C << BIT_SHIFT_QUEUEAC_Q4_V1_8821C)
  8515. #define BIT_CLEAR_QUEUEAC_Q4_V1_8821C(x) ((x) & (~BITS_QUEUEAC_Q4_V1_8821C))
  8516. #define BIT_GET_QUEUEAC_Q4_V1_8821C(x) \
  8517. (((x) >> BIT_SHIFT_QUEUEAC_Q4_V1_8821C) & BIT_MASK_QUEUEAC_Q4_V1_8821C)
  8518. #define BIT_SET_QUEUEAC_Q4_V1_8821C(x, v) \
  8519. (BIT_CLEAR_QUEUEAC_Q4_V1_8821C(x) | BIT_QUEUEAC_Q4_V1_8821C(v))
  8520. #define BIT_TIDEMPTY_Q4_V1_8821C BIT(22)
  8521. #define BIT_SHIFT_TAIL_PKT_Q4_V2_8821C 11
  8522. #define BIT_MASK_TAIL_PKT_Q4_V2_8821C 0x7ff
  8523. #define BIT_TAIL_PKT_Q4_V2_8821C(x) \
  8524. (((x) & BIT_MASK_TAIL_PKT_Q4_V2_8821C) \
  8525. << BIT_SHIFT_TAIL_PKT_Q4_V2_8821C)
  8526. #define BITS_TAIL_PKT_Q4_V2_8821C \
  8527. (BIT_MASK_TAIL_PKT_Q4_V2_8821C << BIT_SHIFT_TAIL_PKT_Q4_V2_8821C)
  8528. #define BIT_CLEAR_TAIL_PKT_Q4_V2_8821C(x) ((x) & (~BITS_TAIL_PKT_Q4_V2_8821C))
  8529. #define BIT_GET_TAIL_PKT_Q4_V2_8821C(x) \
  8530. (((x) >> BIT_SHIFT_TAIL_PKT_Q4_V2_8821C) & \
  8531. BIT_MASK_TAIL_PKT_Q4_V2_8821C)
  8532. #define BIT_SET_TAIL_PKT_Q4_V2_8821C(x, v) \
  8533. (BIT_CLEAR_TAIL_PKT_Q4_V2_8821C(x) | BIT_TAIL_PKT_Q4_V2_8821C(v))
  8534. #define BIT_SHIFT_HEAD_PKT_Q4_V1_8821C 0
  8535. #define BIT_MASK_HEAD_PKT_Q4_V1_8821C 0x7ff
  8536. #define BIT_HEAD_PKT_Q4_V1_8821C(x) \
  8537. (((x) & BIT_MASK_HEAD_PKT_Q4_V1_8821C) \
  8538. << BIT_SHIFT_HEAD_PKT_Q4_V1_8821C)
  8539. #define BITS_HEAD_PKT_Q4_V1_8821C \
  8540. (BIT_MASK_HEAD_PKT_Q4_V1_8821C << BIT_SHIFT_HEAD_PKT_Q4_V1_8821C)
  8541. #define BIT_CLEAR_HEAD_PKT_Q4_V1_8821C(x) ((x) & (~BITS_HEAD_PKT_Q4_V1_8821C))
  8542. #define BIT_GET_HEAD_PKT_Q4_V1_8821C(x) \
  8543. (((x) >> BIT_SHIFT_HEAD_PKT_Q4_V1_8821C) & \
  8544. BIT_MASK_HEAD_PKT_Q4_V1_8821C)
  8545. #define BIT_SET_HEAD_PKT_Q4_V1_8821C(x, v) \
  8546. (BIT_CLEAR_HEAD_PKT_Q4_V1_8821C(x) | BIT_HEAD_PKT_Q4_V1_8821C(v))
  8547. /* 2 REG_Q5_INFO_8821C */
  8548. #define BIT_SHIFT_QUEUEMACID_Q5_V1_8821C 25
  8549. #define BIT_MASK_QUEUEMACID_Q5_V1_8821C 0x7f
  8550. #define BIT_QUEUEMACID_Q5_V1_8821C(x) \
  8551. (((x) & BIT_MASK_QUEUEMACID_Q5_V1_8821C) \
  8552. << BIT_SHIFT_QUEUEMACID_Q5_V1_8821C)
  8553. #define BITS_QUEUEMACID_Q5_V1_8821C \
  8554. (BIT_MASK_QUEUEMACID_Q5_V1_8821C << BIT_SHIFT_QUEUEMACID_Q5_V1_8821C)
  8555. #define BIT_CLEAR_QUEUEMACID_Q5_V1_8821C(x) \
  8556. ((x) & (~BITS_QUEUEMACID_Q5_V1_8821C))
  8557. #define BIT_GET_QUEUEMACID_Q5_V1_8821C(x) \
  8558. (((x) >> BIT_SHIFT_QUEUEMACID_Q5_V1_8821C) & \
  8559. BIT_MASK_QUEUEMACID_Q5_V1_8821C)
  8560. #define BIT_SET_QUEUEMACID_Q5_V1_8821C(x, v) \
  8561. (BIT_CLEAR_QUEUEMACID_Q5_V1_8821C(x) | BIT_QUEUEMACID_Q5_V1_8821C(v))
  8562. #define BIT_SHIFT_QUEUEAC_Q5_V1_8821C 23
  8563. #define BIT_MASK_QUEUEAC_Q5_V1_8821C 0x3
  8564. #define BIT_QUEUEAC_Q5_V1_8821C(x) \
  8565. (((x) & BIT_MASK_QUEUEAC_Q5_V1_8821C) << BIT_SHIFT_QUEUEAC_Q5_V1_8821C)
  8566. #define BITS_QUEUEAC_Q5_V1_8821C \
  8567. (BIT_MASK_QUEUEAC_Q5_V1_8821C << BIT_SHIFT_QUEUEAC_Q5_V1_8821C)
  8568. #define BIT_CLEAR_QUEUEAC_Q5_V1_8821C(x) ((x) & (~BITS_QUEUEAC_Q5_V1_8821C))
  8569. #define BIT_GET_QUEUEAC_Q5_V1_8821C(x) \
  8570. (((x) >> BIT_SHIFT_QUEUEAC_Q5_V1_8821C) & BIT_MASK_QUEUEAC_Q5_V1_8821C)
  8571. #define BIT_SET_QUEUEAC_Q5_V1_8821C(x, v) \
  8572. (BIT_CLEAR_QUEUEAC_Q5_V1_8821C(x) | BIT_QUEUEAC_Q5_V1_8821C(v))
  8573. #define BIT_TIDEMPTY_Q5_V1_8821C BIT(22)
  8574. #define BIT_SHIFT_TAIL_PKT_Q5_V2_8821C 11
  8575. #define BIT_MASK_TAIL_PKT_Q5_V2_8821C 0x7ff
  8576. #define BIT_TAIL_PKT_Q5_V2_8821C(x) \
  8577. (((x) & BIT_MASK_TAIL_PKT_Q5_V2_8821C) \
  8578. << BIT_SHIFT_TAIL_PKT_Q5_V2_8821C)
  8579. #define BITS_TAIL_PKT_Q5_V2_8821C \
  8580. (BIT_MASK_TAIL_PKT_Q5_V2_8821C << BIT_SHIFT_TAIL_PKT_Q5_V2_8821C)
  8581. #define BIT_CLEAR_TAIL_PKT_Q5_V2_8821C(x) ((x) & (~BITS_TAIL_PKT_Q5_V2_8821C))
  8582. #define BIT_GET_TAIL_PKT_Q5_V2_8821C(x) \
  8583. (((x) >> BIT_SHIFT_TAIL_PKT_Q5_V2_8821C) & \
  8584. BIT_MASK_TAIL_PKT_Q5_V2_8821C)
  8585. #define BIT_SET_TAIL_PKT_Q5_V2_8821C(x, v) \
  8586. (BIT_CLEAR_TAIL_PKT_Q5_V2_8821C(x) | BIT_TAIL_PKT_Q5_V2_8821C(v))
  8587. #define BIT_SHIFT_HEAD_PKT_Q5_V1_8821C 0
  8588. #define BIT_MASK_HEAD_PKT_Q5_V1_8821C 0x7ff
  8589. #define BIT_HEAD_PKT_Q5_V1_8821C(x) \
  8590. (((x) & BIT_MASK_HEAD_PKT_Q5_V1_8821C) \
  8591. << BIT_SHIFT_HEAD_PKT_Q5_V1_8821C)
  8592. #define BITS_HEAD_PKT_Q5_V1_8821C \
  8593. (BIT_MASK_HEAD_PKT_Q5_V1_8821C << BIT_SHIFT_HEAD_PKT_Q5_V1_8821C)
  8594. #define BIT_CLEAR_HEAD_PKT_Q5_V1_8821C(x) ((x) & (~BITS_HEAD_PKT_Q5_V1_8821C))
  8595. #define BIT_GET_HEAD_PKT_Q5_V1_8821C(x) \
  8596. (((x) >> BIT_SHIFT_HEAD_PKT_Q5_V1_8821C) & \
  8597. BIT_MASK_HEAD_PKT_Q5_V1_8821C)
  8598. #define BIT_SET_HEAD_PKT_Q5_V1_8821C(x, v) \
  8599. (BIT_CLEAR_HEAD_PKT_Q5_V1_8821C(x) | BIT_HEAD_PKT_Q5_V1_8821C(v))
  8600. /* 2 REG_Q6_INFO_8821C */
  8601. #define BIT_SHIFT_QUEUEMACID_Q6_V1_8821C 25
  8602. #define BIT_MASK_QUEUEMACID_Q6_V1_8821C 0x7f
  8603. #define BIT_QUEUEMACID_Q6_V1_8821C(x) \
  8604. (((x) & BIT_MASK_QUEUEMACID_Q6_V1_8821C) \
  8605. << BIT_SHIFT_QUEUEMACID_Q6_V1_8821C)
  8606. #define BITS_QUEUEMACID_Q6_V1_8821C \
  8607. (BIT_MASK_QUEUEMACID_Q6_V1_8821C << BIT_SHIFT_QUEUEMACID_Q6_V1_8821C)
  8608. #define BIT_CLEAR_QUEUEMACID_Q6_V1_8821C(x) \
  8609. ((x) & (~BITS_QUEUEMACID_Q6_V1_8821C))
  8610. #define BIT_GET_QUEUEMACID_Q6_V1_8821C(x) \
  8611. (((x) >> BIT_SHIFT_QUEUEMACID_Q6_V1_8821C) & \
  8612. BIT_MASK_QUEUEMACID_Q6_V1_8821C)
  8613. #define BIT_SET_QUEUEMACID_Q6_V1_8821C(x, v) \
  8614. (BIT_CLEAR_QUEUEMACID_Q6_V1_8821C(x) | BIT_QUEUEMACID_Q6_V1_8821C(v))
  8615. #define BIT_SHIFT_QUEUEAC_Q6_V1_8821C 23
  8616. #define BIT_MASK_QUEUEAC_Q6_V1_8821C 0x3
  8617. #define BIT_QUEUEAC_Q6_V1_8821C(x) \
  8618. (((x) & BIT_MASK_QUEUEAC_Q6_V1_8821C) << BIT_SHIFT_QUEUEAC_Q6_V1_8821C)
  8619. #define BITS_QUEUEAC_Q6_V1_8821C \
  8620. (BIT_MASK_QUEUEAC_Q6_V1_8821C << BIT_SHIFT_QUEUEAC_Q6_V1_8821C)
  8621. #define BIT_CLEAR_QUEUEAC_Q6_V1_8821C(x) ((x) & (~BITS_QUEUEAC_Q6_V1_8821C))
  8622. #define BIT_GET_QUEUEAC_Q6_V1_8821C(x) \
  8623. (((x) >> BIT_SHIFT_QUEUEAC_Q6_V1_8821C) & BIT_MASK_QUEUEAC_Q6_V1_8821C)
  8624. #define BIT_SET_QUEUEAC_Q6_V1_8821C(x, v) \
  8625. (BIT_CLEAR_QUEUEAC_Q6_V1_8821C(x) | BIT_QUEUEAC_Q6_V1_8821C(v))
  8626. #define BIT_TIDEMPTY_Q6_V1_8821C BIT(22)
  8627. #define BIT_SHIFT_TAIL_PKT_Q6_V2_8821C 11
  8628. #define BIT_MASK_TAIL_PKT_Q6_V2_8821C 0x7ff
  8629. #define BIT_TAIL_PKT_Q6_V2_8821C(x) \
  8630. (((x) & BIT_MASK_TAIL_PKT_Q6_V2_8821C) \
  8631. << BIT_SHIFT_TAIL_PKT_Q6_V2_8821C)
  8632. #define BITS_TAIL_PKT_Q6_V2_8821C \
  8633. (BIT_MASK_TAIL_PKT_Q6_V2_8821C << BIT_SHIFT_TAIL_PKT_Q6_V2_8821C)
  8634. #define BIT_CLEAR_TAIL_PKT_Q6_V2_8821C(x) ((x) & (~BITS_TAIL_PKT_Q6_V2_8821C))
  8635. #define BIT_GET_TAIL_PKT_Q6_V2_8821C(x) \
  8636. (((x) >> BIT_SHIFT_TAIL_PKT_Q6_V2_8821C) & \
  8637. BIT_MASK_TAIL_PKT_Q6_V2_8821C)
  8638. #define BIT_SET_TAIL_PKT_Q6_V2_8821C(x, v) \
  8639. (BIT_CLEAR_TAIL_PKT_Q6_V2_8821C(x) | BIT_TAIL_PKT_Q6_V2_8821C(v))
  8640. #define BIT_SHIFT_HEAD_PKT_Q6_V1_8821C 0
  8641. #define BIT_MASK_HEAD_PKT_Q6_V1_8821C 0x7ff
  8642. #define BIT_HEAD_PKT_Q6_V1_8821C(x) \
  8643. (((x) & BIT_MASK_HEAD_PKT_Q6_V1_8821C) \
  8644. << BIT_SHIFT_HEAD_PKT_Q6_V1_8821C)
  8645. #define BITS_HEAD_PKT_Q6_V1_8821C \
  8646. (BIT_MASK_HEAD_PKT_Q6_V1_8821C << BIT_SHIFT_HEAD_PKT_Q6_V1_8821C)
  8647. #define BIT_CLEAR_HEAD_PKT_Q6_V1_8821C(x) ((x) & (~BITS_HEAD_PKT_Q6_V1_8821C))
  8648. #define BIT_GET_HEAD_PKT_Q6_V1_8821C(x) \
  8649. (((x) >> BIT_SHIFT_HEAD_PKT_Q6_V1_8821C) & \
  8650. BIT_MASK_HEAD_PKT_Q6_V1_8821C)
  8651. #define BIT_SET_HEAD_PKT_Q6_V1_8821C(x, v) \
  8652. (BIT_CLEAR_HEAD_PKT_Q6_V1_8821C(x) | BIT_HEAD_PKT_Q6_V1_8821C(v))
  8653. /* 2 REG_Q7_INFO_8821C */
  8654. #define BIT_SHIFT_QUEUEMACID_Q7_V1_8821C 25
  8655. #define BIT_MASK_QUEUEMACID_Q7_V1_8821C 0x7f
  8656. #define BIT_QUEUEMACID_Q7_V1_8821C(x) \
  8657. (((x) & BIT_MASK_QUEUEMACID_Q7_V1_8821C) \
  8658. << BIT_SHIFT_QUEUEMACID_Q7_V1_8821C)
  8659. #define BITS_QUEUEMACID_Q7_V1_8821C \
  8660. (BIT_MASK_QUEUEMACID_Q7_V1_8821C << BIT_SHIFT_QUEUEMACID_Q7_V1_8821C)
  8661. #define BIT_CLEAR_QUEUEMACID_Q7_V1_8821C(x) \
  8662. ((x) & (~BITS_QUEUEMACID_Q7_V1_8821C))
  8663. #define BIT_GET_QUEUEMACID_Q7_V1_8821C(x) \
  8664. (((x) >> BIT_SHIFT_QUEUEMACID_Q7_V1_8821C) & \
  8665. BIT_MASK_QUEUEMACID_Q7_V1_8821C)
  8666. #define BIT_SET_QUEUEMACID_Q7_V1_8821C(x, v) \
  8667. (BIT_CLEAR_QUEUEMACID_Q7_V1_8821C(x) | BIT_QUEUEMACID_Q7_V1_8821C(v))
  8668. #define BIT_SHIFT_QUEUEAC_Q7_V1_8821C 23
  8669. #define BIT_MASK_QUEUEAC_Q7_V1_8821C 0x3
  8670. #define BIT_QUEUEAC_Q7_V1_8821C(x) \
  8671. (((x) & BIT_MASK_QUEUEAC_Q7_V1_8821C) << BIT_SHIFT_QUEUEAC_Q7_V1_8821C)
  8672. #define BITS_QUEUEAC_Q7_V1_8821C \
  8673. (BIT_MASK_QUEUEAC_Q7_V1_8821C << BIT_SHIFT_QUEUEAC_Q7_V1_8821C)
  8674. #define BIT_CLEAR_QUEUEAC_Q7_V1_8821C(x) ((x) & (~BITS_QUEUEAC_Q7_V1_8821C))
  8675. #define BIT_GET_QUEUEAC_Q7_V1_8821C(x) \
  8676. (((x) >> BIT_SHIFT_QUEUEAC_Q7_V1_8821C) & BIT_MASK_QUEUEAC_Q7_V1_8821C)
  8677. #define BIT_SET_QUEUEAC_Q7_V1_8821C(x, v) \
  8678. (BIT_CLEAR_QUEUEAC_Q7_V1_8821C(x) | BIT_QUEUEAC_Q7_V1_8821C(v))
  8679. #define BIT_TIDEMPTY_Q7_V1_8821C BIT(22)
  8680. #define BIT_SHIFT_TAIL_PKT_Q7_V2_8821C 11
  8681. #define BIT_MASK_TAIL_PKT_Q7_V2_8821C 0x7ff
  8682. #define BIT_TAIL_PKT_Q7_V2_8821C(x) \
  8683. (((x) & BIT_MASK_TAIL_PKT_Q7_V2_8821C) \
  8684. << BIT_SHIFT_TAIL_PKT_Q7_V2_8821C)
  8685. #define BITS_TAIL_PKT_Q7_V2_8821C \
  8686. (BIT_MASK_TAIL_PKT_Q7_V2_8821C << BIT_SHIFT_TAIL_PKT_Q7_V2_8821C)
  8687. #define BIT_CLEAR_TAIL_PKT_Q7_V2_8821C(x) ((x) & (~BITS_TAIL_PKT_Q7_V2_8821C))
  8688. #define BIT_GET_TAIL_PKT_Q7_V2_8821C(x) \
  8689. (((x) >> BIT_SHIFT_TAIL_PKT_Q7_V2_8821C) & \
  8690. BIT_MASK_TAIL_PKT_Q7_V2_8821C)
  8691. #define BIT_SET_TAIL_PKT_Q7_V2_8821C(x, v) \
  8692. (BIT_CLEAR_TAIL_PKT_Q7_V2_8821C(x) | BIT_TAIL_PKT_Q7_V2_8821C(v))
  8693. #define BIT_SHIFT_HEAD_PKT_Q7_V1_8821C 0
  8694. #define BIT_MASK_HEAD_PKT_Q7_V1_8821C 0x7ff
  8695. #define BIT_HEAD_PKT_Q7_V1_8821C(x) \
  8696. (((x) & BIT_MASK_HEAD_PKT_Q7_V1_8821C) \
  8697. << BIT_SHIFT_HEAD_PKT_Q7_V1_8821C)
  8698. #define BITS_HEAD_PKT_Q7_V1_8821C \
  8699. (BIT_MASK_HEAD_PKT_Q7_V1_8821C << BIT_SHIFT_HEAD_PKT_Q7_V1_8821C)
  8700. #define BIT_CLEAR_HEAD_PKT_Q7_V1_8821C(x) ((x) & (~BITS_HEAD_PKT_Q7_V1_8821C))
  8701. #define BIT_GET_HEAD_PKT_Q7_V1_8821C(x) \
  8702. (((x) >> BIT_SHIFT_HEAD_PKT_Q7_V1_8821C) & \
  8703. BIT_MASK_HEAD_PKT_Q7_V1_8821C)
  8704. #define BIT_SET_HEAD_PKT_Q7_V1_8821C(x, v) \
  8705. (BIT_CLEAR_HEAD_PKT_Q7_V1_8821C(x) | BIT_HEAD_PKT_Q7_V1_8821C(v))
  8706. /* 2 REG_WMAC_LBK_BUF_HD_V1_8821C */
  8707. #define BIT_SHIFT_WMAC_LBK_BUF_HEAD_V1_8821C 0
  8708. #define BIT_MASK_WMAC_LBK_BUF_HEAD_V1_8821C 0xfff
  8709. #define BIT_WMAC_LBK_BUF_HEAD_V1_8821C(x) \
  8710. (((x) & BIT_MASK_WMAC_LBK_BUF_HEAD_V1_8821C) \
  8711. << BIT_SHIFT_WMAC_LBK_BUF_HEAD_V1_8821C)
  8712. #define BITS_WMAC_LBK_BUF_HEAD_V1_8821C \
  8713. (BIT_MASK_WMAC_LBK_BUF_HEAD_V1_8821C \
  8714. << BIT_SHIFT_WMAC_LBK_BUF_HEAD_V1_8821C)
  8715. #define BIT_CLEAR_WMAC_LBK_BUF_HEAD_V1_8821C(x) \
  8716. ((x) & (~BITS_WMAC_LBK_BUF_HEAD_V1_8821C))
  8717. #define BIT_GET_WMAC_LBK_BUF_HEAD_V1_8821C(x) \
  8718. (((x) >> BIT_SHIFT_WMAC_LBK_BUF_HEAD_V1_8821C) & \
  8719. BIT_MASK_WMAC_LBK_BUF_HEAD_V1_8821C)
  8720. #define BIT_SET_WMAC_LBK_BUF_HEAD_V1_8821C(x, v) \
  8721. (BIT_CLEAR_WMAC_LBK_BUF_HEAD_V1_8821C(x) | \
  8722. BIT_WMAC_LBK_BUF_HEAD_V1_8821C(v))
  8723. /* 2 REG_MGQ_BDNY_V1_8821C */
  8724. #define BIT_SHIFT_MGQ_PGBNDY_V1_8821C 0
  8725. #define BIT_MASK_MGQ_PGBNDY_V1_8821C 0xfff
  8726. #define BIT_MGQ_PGBNDY_V1_8821C(x) \
  8727. (((x) & BIT_MASK_MGQ_PGBNDY_V1_8821C) << BIT_SHIFT_MGQ_PGBNDY_V1_8821C)
  8728. #define BITS_MGQ_PGBNDY_V1_8821C \
  8729. (BIT_MASK_MGQ_PGBNDY_V1_8821C << BIT_SHIFT_MGQ_PGBNDY_V1_8821C)
  8730. #define BIT_CLEAR_MGQ_PGBNDY_V1_8821C(x) ((x) & (~BITS_MGQ_PGBNDY_V1_8821C))
  8731. #define BIT_GET_MGQ_PGBNDY_V1_8821C(x) \
  8732. (((x) >> BIT_SHIFT_MGQ_PGBNDY_V1_8821C) & BIT_MASK_MGQ_PGBNDY_V1_8821C)
  8733. #define BIT_SET_MGQ_PGBNDY_V1_8821C(x, v) \
  8734. (BIT_CLEAR_MGQ_PGBNDY_V1_8821C(x) | BIT_MGQ_PGBNDY_V1_8821C(v))
  8735. /* 2 REG_TXRPT_CTRL_8821C */
  8736. #define BIT_SHIFT_TRXRPT_TIMER_TH_8821C 24
  8737. #define BIT_MASK_TRXRPT_TIMER_TH_8821C 0xff
  8738. #define BIT_TRXRPT_TIMER_TH_8821C(x) \
  8739. (((x) & BIT_MASK_TRXRPT_TIMER_TH_8821C) \
  8740. << BIT_SHIFT_TRXRPT_TIMER_TH_8821C)
  8741. #define BITS_TRXRPT_TIMER_TH_8821C \
  8742. (BIT_MASK_TRXRPT_TIMER_TH_8821C << BIT_SHIFT_TRXRPT_TIMER_TH_8821C)
  8743. #define BIT_CLEAR_TRXRPT_TIMER_TH_8821C(x) ((x) & (~BITS_TRXRPT_TIMER_TH_8821C))
  8744. #define BIT_GET_TRXRPT_TIMER_TH_8821C(x) \
  8745. (((x) >> BIT_SHIFT_TRXRPT_TIMER_TH_8821C) & \
  8746. BIT_MASK_TRXRPT_TIMER_TH_8821C)
  8747. #define BIT_SET_TRXRPT_TIMER_TH_8821C(x, v) \
  8748. (BIT_CLEAR_TRXRPT_TIMER_TH_8821C(x) | BIT_TRXRPT_TIMER_TH_8821C(v))
  8749. #define BIT_SHIFT_TRXRPT_LEN_TH_8821C 16
  8750. #define BIT_MASK_TRXRPT_LEN_TH_8821C 0xff
  8751. #define BIT_TRXRPT_LEN_TH_8821C(x) \
  8752. (((x) & BIT_MASK_TRXRPT_LEN_TH_8821C) << BIT_SHIFT_TRXRPT_LEN_TH_8821C)
  8753. #define BITS_TRXRPT_LEN_TH_8821C \
  8754. (BIT_MASK_TRXRPT_LEN_TH_8821C << BIT_SHIFT_TRXRPT_LEN_TH_8821C)
  8755. #define BIT_CLEAR_TRXRPT_LEN_TH_8821C(x) ((x) & (~BITS_TRXRPT_LEN_TH_8821C))
  8756. #define BIT_GET_TRXRPT_LEN_TH_8821C(x) \
  8757. (((x) >> BIT_SHIFT_TRXRPT_LEN_TH_8821C) & BIT_MASK_TRXRPT_LEN_TH_8821C)
  8758. #define BIT_SET_TRXRPT_LEN_TH_8821C(x, v) \
  8759. (BIT_CLEAR_TRXRPT_LEN_TH_8821C(x) | BIT_TRXRPT_LEN_TH_8821C(v))
  8760. #define BIT_SHIFT_TRXRPT_READ_PTR_8821C 8
  8761. #define BIT_MASK_TRXRPT_READ_PTR_8821C 0xff
  8762. #define BIT_TRXRPT_READ_PTR_8821C(x) \
  8763. (((x) & BIT_MASK_TRXRPT_READ_PTR_8821C) \
  8764. << BIT_SHIFT_TRXRPT_READ_PTR_8821C)
  8765. #define BITS_TRXRPT_READ_PTR_8821C \
  8766. (BIT_MASK_TRXRPT_READ_PTR_8821C << BIT_SHIFT_TRXRPT_READ_PTR_8821C)
  8767. #define BIT_CLEAR_TRXRPT_READ_PTR_8821C(x) ((x) & (~BITS_TRXRPT_READ_PTR_8821C))
  8768. #define BIT_GET_TRXRPT_READ_PTR_8821C(x) \
  8769. (((x) >> BIT_SHIFT_TRXRPT_READ_PTR_8821C) & \
  8770. BIT_MASK_TRXRPT_READ_PTR_8821C)
  8771. #define BIT_SET_TRXRPT_READ_PTR_8821C(x, v) \
  8772. (BIT_CLEAR_TRXRPT_READ_PTR_8821C(x) | BIT_TRXRPT_READ_PTR_8821C(v))
  8773. #define BIT_SHIFT_TRXRPT_WRITE_PTR_8821C 0
  8774. #define BIT_MASK_TRXRPT_WRITE_PTR_8821C 0xff
  8775. #define BIT_TRXRPT_WRITE_PTR_8821C(x) \
  8776. (((x) & BIT_MASK_TRXRPT_WRITE_PTR_8821C) \
  8777. << BIT_SHIFT_TRXRPT_WRITE_PTR_8821C)
  8778. #define BITS_TRXRPT_WRITE_PTR_8821C \
  8779. (BIT_MASK_TRXRPT_WRITE_PTR_8821C << BIT_SHIFT_TRXRPT_WRITE_PTR_8821C)
  8780. #define BIT_CLEAR_TRXRPT_WRITE_PTR_8821C(x) \
  8781. ((x) & (~BITS_TRXRPT_WRITE_PTR_8821C))
  8782. #define BIT_GET_TRXRPT_WRITE_PTR_8821C(x) \
  8783. (((x) >> BIT_SHIFT_TRXRPT_WRITE_PTR_8821C) & \
  8784. BIT_MASK_TRXRPT_WRITE_PTR_8821C)
  8785. #define BIT_SET_TRXRPT_WRITE_PTR_8821C(x, v) \
  8786. (BIT_CLEAR_TRXRPT_WRITE_PTR_8821C(x) | BIT_TRXRPT_WRITE_PTR_8821C(v))
  8787. /* 2 REG_INIRTS_RATE_SEL_8821C */
  8788. #define BIT_LEAG_RTS_BW_DUP_8821C BIT(5)
  8789. /* 2 REG_BASIC_CFEND_RATE_8821C */
  8790. #define BIT_SHIFT_BASIC_CFEND_RATE_8821C 0
  8791. #define BIT_MASK_BASIC_CFEND_RATE_8821C 0x1f
  8792. #define BIT_BASIC_CFEND_RATE_8821C(x) \
  8793. (((x) & BIT_MASK_BASIC_CFEND_RATE_8821C) \
  8794. << BIT_SHIFT_BASIC_CFEND_RATE_8821C)
  8795. #define BITS_BASIC_CFEND_RATE_8821C \
  8796. (BIT_MASK_BASIC_CFEND_RATE_8821C << BIT_SHIFT_BASIC_CFEND_RATE_8821C)
  8797. #define BIT_CLEAR_BASIC_CFEND_RATE_8821C(x) \
  8798. ((x) & (~BITS_BASIC_CFEND_RATE_8821C))
  8799. #define BIT_GET_BASIC_CFEND_RATE_8821C(x) \
  8800. (((x) >> BIT_SHIFT_BASIC_CFEND_RATE_8821C) & \
  8801. BIT_MASK_BASIC_CFEND_RATE_8821C)
  8802. #define BIT_SET_BASIC_CFEND_RATE_8821C(x, v) \
  8803. (BIT_CLEAR_BASIC_CFEND_RATE_8821C(x) | BIT_BASIC_CFEND_RATE_8821C(v))
  8804. /* 2 REG_STBC_CFEND_RATE_8821C */
  8805. #define BIT_SHIFT_STBC_CFEND_RATE_8821C 0
  8806. #define BIT_MASK_STBC_CFEND_RATE_8821C 0x1f
  8807. #define BIT_STBC_CFEND_RATE_8821C(x) \
  8808. (((x) & BIT_MASK_STBC_CFEND_RATE_8821C) \
  8809. << BIT_SHIFT_STBC_CFEND_RATE_8821C)
  8810. #define BITS_STBC_CFEND_RATE_8821C \
  8811. (BIT_MASK_STBC_CFEND_RATE_8821C << BIT_SHIFT_STBC_CFEND_RATE_8821C)
  8812. #define BIT_CLEAR_STBC_CFEND_RATE_8821C(x) ((x) & (~BITS_STBC_CFEND_RATE_8821C))
  8813. #define BIT_GET_STBC_CFEND_RATE_8821C(x) \
  8814. (((x) >> BIT_SHIFT_STBC_CFEND_RATE_8821C) & \
  8815. BIT_MASK_STBC_CFEND_RATE_8821C)
  8816. #define BIT_SET_STBC_CFEND_RATE_8821C(x, v) \
  8817. (BIT_CLEAR_STBC_CFEND_RATE_8821C(x) | BIT_STBC_CFEND_RATE_8821C(v))
  8818. /* 2 REG_DATA_SC_8821C */
  8819. #define BIT_SHIFT_TXSC_40M_8821C 4
  8820. #define BIT_MASK_TXSC_40M_8821C 0xf
  8821. #define BIT_TXSC_40M_8821C(x) \
  8822. (((x) & BIT_MASK_TXSC_40M_8821C) << BIT_SHIFT_TXSC_40M_8821C)
  8823. #define BITS_TXSC_40M_8821C \
  8824. (BIT_MASK_TXSC_40M_8821C << BIT_SHIFT_TXSC_40M_8821C)
  8825. #define BIT_CLEAR_TXSC_40M_8821C(x) ((x) & (~BITS_TXSC_40M_8821C))
  8826. #define BIT_GET_TXSC_40M_8821C(x) \
  8827. (((x) >> BIT_SHIFT_TXSC_40M_8821C) & BIT_MASK_TXSC_40M_8821C)
  8828. #define BIT_SET_TXSC_40M_8821C(x, v) \
  8829. (BIT_CLEAR_TXSC_40M_8821C(x) | BIT_TXSC_40M_8821C(v))
  8830. #define BIT_SHIFT_TXSC_20M_8821C 0
  8831. #define BIT_MASK_TXSC_20M_8821C 0xf
  8832. #define BIT_TXSC_20M_8821C(x) \
  8833. (((x) & BIT_MASK_TXSC_20M_8821C) << BIT_SHIFT_TXSC_20M_8821C)
  8834. #define BITS_TXSC_20M_8821C \
  8835. (BIT_MASK_TXSC_20M_8821C << BIT_SHIFT_TXSC_20M_8821C)
  8836. #define BIT_CLEAR_TXSC_20M_8821C(x) ((x) & (~BITS_TXSC_20M_8821C))
  8837. #define BIT_GET_TXSC_20M_8821C(x) \
  8838. (((x) >> BIT_SHIFT_TXSC_20M_8821C) & BIT_MASK_TXSC_20M_8821C)
  8839. #define BIT_SET_TXSC_20M_8821C(x, v) \
  8840. (BIT_CLEAR_TXSC_20M_8821C(x) | BIT_TXSC_20M_8821C(v))
  8841. /* 2 REG_MACID_SLEEP3_8821C */
  8842. #define BIT_SHIFT_MACID127_96_PKTSLEEP_8821C 0
  8843. #define BIT_MASK_MACID127_96_PKTSLEEP_8821C 0xffffffffL
  8844. #define BIT_MACID127_96_PKTSLEEP_8821C(x) \
  8845. (((x) & BIT_MASK_MACID127_96_PKTSLEEP_8821C) \
  8846. << BIT_SHIFT_MACID127_96_PKTSLEEP_8821C)
  8847. #define BITS_MACID127_96_PKTSLEEP_8821C \
  8848. (BIT_MASK_MACID127_96_PKTSLEEP_8821C \
  8849. << BIT_SHIFT_MACID127_96_PKTSLEEP_8821C)
  8850. #define BIT_CLEAR_MACID127_96_PKTSLEEP_8821C(x) \
  8851. ((x) & (~BITS_MACID127_96_PKTSLEEP_8821C))
  8852. #define BIT_GET_MACID127_96_PKTSLEEP_8821C(x) \
  8853. (((x) >> BIT_SHIFT_MACID127_96_PKTSLEEP_8821C) & \
  8854. BIT_MASK_MACID127_96_PKTSLEEP_8821C)
  8855. #define BIT_SET_MACID127_96_PKTSLEEP_8821C(x, v) \
  8856. (BIT_CLEAR_MACID127_96_PKTSLEEP_8821C(x) | \
  8857. BIT_MACID127_96_PKTSLEEP_8821C(v))
  8858. /* 2 REG_MACID_SLEEP1_8821C */
  8859. #define BIT_SHIFT_MACID63_32_PKTSLEEP_8821C 0
  8860. #define BIT_MASK_MACID63_32_PKTSLEEP_8821C 0xffffffffL
  8861. #define BIT_MACID63_32_PKTSLEEP_8821C(x) \
  8862. (((x) & BIT_MASK_MACID63_32_PKTSLEEP_8821C) \
  8863. << BIT_SHIFT_MACID63_32_PKTSLEEP_8821C)
  8864. #define BITS_MACID63_32_PKTSLEEP_8821C \
  8865. (BIT_MASK_MACID63_32_PKTSLEEP_8821C \
  8866. << BIT_SHIFT_MACID63_32_PKTSLEEP_8821C)
  8867. #define BIT_CLEAR_MACID63_32_PKTSLEEP_8821C(x) \
  8868. ((x) & (~BITS_MACID63_32_PKTSLEEP_8821C))
  8869. #define BIT_GET_MACID63_32_PKTSLEEP_8821C(x) \
  8870. (((x) >> BIT_SHIFT_MACID63_32_PKTSLEEP_8821C) & \
  8871. BIT_MASK_MACID63_32_PKTSLEEP_8821C)
  8872. #define BIT_SET_MACID63_32_PKTSLEEP_8821C(x, v) \
  8873. (BIT_CLEAR_MACID63_32_PKTSLEEP_8821C(x) | \
  8874. BIT_MACID63_32_PKTSLEEP_8821C(v))
  8875. /* 2 REG_ARFR2_V1_8821C */
  8876. #define BIT_SHIFT_ARFRL2_8821C 0
  8877. #define BIT_MASK_ARFRL2_8821C 0xffffffffL
  8878. #define BIT_ARFRL2_8821C(x) \
  8879. (((x) & BIT_MASK_ARFRL2_8821C) << BIT_SHIFT_ARFRL2_8821C)
  8880. #define BITS_ARFRL2_8821C (BIT_MASK_ARFRL2_8821C << BIT_SHIFT_ARFRL2_8821C)
  8881. #define BIT_CLEAR_ARFRL2_8821C(x) ((x) & (~BITS_ARFRL2_8821C))
  8882. #define BIT_GET_ARFRL2_8821C(x) \
  8883. (((x) >> BIT_SHIFT_ARFRL2_8821C) & BIT_MASK_ARFRL2_8821C)
  8884. #define BIT_SET_ARFRL2_8821C(x, v) \
  8885. (BIT_CLEAR_ARFRL2_8821C(x) | BIT_ARFRL2_8821C(v))
  8886. /* 2 REG_ARFRH2_V1_8821C */
  8887. #define BIT_SHIFT_ARFRH2_8821C 0
  8888. #define BIT_MASK_ARFRH2_8821C 0xffffffffL
  8889. #define BIT_ARFRH2_8821C(x) \
  8890. (((x) & BIT_MASK_ARFRH2_8821C) << BIT_SHIFT_ARFRH2_8821C)
  8891. #define BITS_ARFRH2_8821C (BIT_MASK_ARFRH2_8821C << BIT_SHIFT_ARFRH2_8821C)
  8892. #define BIT_CLEAR_ARFRH2_8821C(x) ((x) & (~BITS_ARFRH2_8821C))
  8893. #define BIT_GET_ARFRH2_8821C(x) \
  8894. (((x) >> BIT_SHIFT_ARFRH2_8821C) & BIT_MASK_ARFRH2_8821C)
  8895. #define BIT_SET_ARFRH2_8821C(x, v) \
  8896. (BIT_CLEAR_ARFRH2_8821C(x) | BIT_ARFRH2_8821C(v))
  8897. /* 2 REG_ARFR3_V1_8821C */
  8898. #define BIT_SHIFT_ARFRL3_8821C 0
  8899. #define BIT_MASK_ARFRL3_8821C 0xffffffffL
  8900. #define BIT_ARFRL3_8821C(x) \
  8901. (((x) & BIT_MASK_ARFRL3_8821C) << BIT_SHIFT_ARFRL3_8821C)
  8902. #define BITS_ARFRL3_8821C (BIT_MASK_ARFRL3_8821C << BIT_SHIFT_ARFRL3_8821C)
  8903. #define BIT_CLEAR_ARFRL3_8821C(x) ((x) & (~BITS_ARFRL3_8821C))
  8904. #define BIT_GET_ARFRL3_8821C(x) \
  8905. (((x) >> BIT_SHIFT_ARFRL3_8821C) & BIT_MASK_ARFRL3_8821C)
  8906. #define BIT_SET_ARFRL3_8821C(x, v) \
  8907. (BIT_CLEAR_ARFRL3_8821C(x) | BIT_ARFRL3_8821C(v))
  8908. /* 2 REG_ARFRH3_V1_8821C */
  8909. #define BIT_SHIFT_ARFRH3_8821C 0
  8910. #define BIT_MASK_ARFRH3_8821C 0xffffffffL
  8911. #define BIT_ARFRH3_8821C(x) \
  8912. (((x) & BIT_MASK_ARFRH3_8821C) << BIT_SHIFT_ARFRH3_8821C)
  8913. #define BITS_ARFRH3_8821C (BIT_MASK_ARFRH3_8821C << BIT_SHIFT_ARFRH3_8821C)
  8914. #define BIT_CLEAR_ARFRH3_8821C(x) ((x) & (~BITS_ARFRH3_8821C))
  8915. #define BIT_GET_ARFRH3_8821C(x) \
  8916. (((x) >> BIT_SHIFT_ARFRH3_8821C) & BIT_MASK_ARFRH3_8821C)
  8917. #define BIT_SET_ARFRH3_8821C(x, v) \
  8918. (BIT_CLEAR_ARFRH3_8821C(x) | BIT_ARFRH3_8821C(v))
  8919. /* 2 REG_ARFR4_8821C */
  8920. #define BIT_SHIFT_ARFRL4_8821C 0
  8921. #define BIT_MASK_ARFRL4_8821C 0xffffffffL
  8922. #define BIT_ARFRL4_8821C(x) \
  8923. (((x) & BIT_MASK_ARFRL4_8821C) << BIT_SHIFT_ARFRL4_8821C)
  8924. #define BITS_ARFRL4_8821C (BIT_MASK_ARFRL4_8821C << BIT_SHIFT_ARFRL4_8821C)
  8925. #define BIT_CLEAR_ARFRL4_8821C(x) ((x) & (~BITS_ARFRL4_8821C))
  8926. #define BIT_GET_ARFRL4_8821C(x) \
  8927. (((x) >> BIT_SHIFT_ARFRL4_8821C) & BIT_MASK_ARFRL4_8821C)
  8928. #define BIT_SET_ARFRL4_8821C(x, v) \
  8929. (BIT_CLEAR_ARFRL4_8821C(x) | BIT_ARFRL4_8821C(v))
  8930. /* 2 REG_ARFRH4_8821C */
  8931. #define BIT_SHIFT_ARFRH4_8821C 0
  8932. #define BIT_MASK_ARFRH4_8821C 0xffffffffL
  8933. #define BIT_ARFRH4_8821C(x) \
  8934. (((x) & BIT_MASK_ARFRH4_8821C) << BIT_SHIFT_ARFRH4_8821C)
  8935. #define BITS_ARFRH4_8821C (BIT_MASK_ARFRH4_8821C << BIT_SHIFT_ARFRH4_8821C)
  8936. #define BIT_CLEAR_ARFRH4_8821C(x) ((x) & (~BITS_ARFRH4_8821C))
  8937. #define BIT_GET_ARFRH4_8821C(x) \
  8938. (((x) >> BIT_SHIFT_ARFRH4_8821C) & BIT_MASK_ARFRH4_8821C)
  8939. #define BIT_SET_ARFRH4_8821C(x, v) \
  8940. (BIT_CLEAR_ARFRH4_8821C(x) | BIT_ARFRH4_8821C(v))
  8941. /* 2 REG_ARFR5_8821C */
  8942. #define BIT_SHIFT_ARFRL5_8821C 0
  8943. #define BIT_MASK_ARFRL5_8821C 0xffffffffL
  8944. #define BIT_ARFRL5_8821C(x) \
  8945. (((x) & BIT_MASK_ARFRL5_8821C) << BIT_SHIFT_ARFRL5_8821C)
  8946. #define BITS_ARFRL5_8821C (BIT_MASK_ARFRL5_8821C << BIT_SHIFT_ARFRL5_8821C)
  8947. #define BIT_CLEAR_ARFRL5_8821C(x) ((x) & (~BITS_ARFRL5_8821C))
  8948. #define BIT_GET_ARFRL5_8821C(x) \
  8949. (((x) >> BIT_SHIFT_ARFRL5_8821C) & BIT_MASK_ARFRL5_8821C)
  8950. #define BIT_SET_ARFRL5_8821C(x, v) \
  8951. (BIT_CLEAR_ARFRL5_8821C(x) | BIT_ARFRL5_8821C(v))
  8952. /* 2 REG_ARFRH5_8821C */
  8953. #define BIT_SHIFT_ARFRH5_8821C 0
  8954. #define BIT_MASK_ARFRH5_8821C 0xffffffffL
  8955. #define BIT_ARFRH5_8821C(x) \
  8956. (((x) & BIT_MASK_ARFRH5_8821C) << BIT_SHIFT_ARFRH5_8821C)
  8957. #define BITS_ARFRH5_8821C (BIT_MASK_ARFRH5_8821C << BIT_SHIFT_ARFRH5_8821C)
  8958. #define BIT_CLEAR_ARFRH5_8821C(x) ((x) & (~BITS_ARFRH5_8821C))
  8959. #define BIT_GET_ARFRH5_8821C(x) \
  8960. (((x) >> BIT_SHIFT_ARFRH5_8821C) & BIT_MASK_ARFRH5_8821C)
  8961. #define BIT_SET_ARFRH5_8821C(x, v) \
  8962. (BIT_CLEAR_ARFRH5_8821C(x) | BIT_ARFRH5_8821C(v))
  8963. /* 2 REG_TXRPT_START_OFFSET_8821C */
  8964. #define BIT_SHIFT_R_MUTAB_TXRPT_OFFSET_8821C 24
  8965. #define BIT_MASK_R_MUTAB_TXRPT_OFFSET_8821C 0xff
  8966. #define BIT_R_MUTAB_TXRPT_OFFSET_8821C(x) \
  8967. (((x) & BIT_MASK_R_MUTAB_TXRPT_OFFSET_8821C) \
  8968. << BIT_SHIFT_R_MUTAB_TXRPT_OFFSET_8821C)
  8969. #define BITS_R_MUTAB_TXRPT_OFFSET_8821C \
  8970. (BIT_MASK_R_MUTAB_TXRPT_OFFSET_8821C \
  8971. << BIT_SHIFT_R_MUTAB_TXRPT_OFFSET_8821C)
  8972. #define BIT_CLEAR_R_MUTAB_TXRPT_OFFSET_8821C(x) \
  8973. ((x) & (~BITS_R_MUTAB_TXRPT_OFFSET_8821C))
  8974. #define BIT_GET_R_MUTAB_TXRPT_OFFSET_8821C(x) \
  8975. (((x) >> BIT_SHIFT_R_MUTAB_TXRPT_OFFSET_8821C) & \
  8976. BIT_MASK_R_MUTAB_TXRPT_OFFSET_8821C)
  8977. #define BIT_SET_R_MUTAB_TXRPT_OFFSET_8821C(x, v) \
  8978. (BIT_CLEAR_R_MUTAB_TXRPT_OFFSET_8821C(x) | \
  8979. BIT_R_MUTAB_TXRPT_OFFSET_8821C(v))
  8980. #define BIT__R_RPTFIFO_1K_8821C BIT(16)
  8981. #define BIT_SHIFT_MACID_CTRL_OFFSET_8821C 8
  8982. #define BIT_MASK_MACID_CTRL_OFFSET_8821C 0xff
  8983. #define BIT_MACID_CTRL_OFFSET_8821C(x) \
  8984. (((x) & BIT_MASK_MACID_CTRL_OFFSET_8821C) \
  8985. << BIT_SHIFT_MACID_CTRL_OFFSET_8821C)
  8986. #define BITS_MACID_CTRL_OFFSET_8821C \
  8987. (BIT_MASK_MACID_CTRL_OFFSET_8821C << BIT_SHIFT_MACID_CTRL_OFFSET_8821C)
  8988. #define BIT_CLEAR_MACID_CTRL_OFFSET_8821C(x) \
  8989. ((x) & (~BITS_MACID_CTRL_OFFSET_8821C))
  8990. #define BIT_GET_MACID_CTRL_OFFSET_8821C(x) \
  8991. (((x) >> BIT_SHIFT_MACID_CTRL_OFFSET_8821C) & \
  8992. BIT_MASK_MACID_CTRL_OFFSET_8821C)
  8993. #define BIT_SET_MACID_CTRL_OFFSET_8821C(x, v) \
  8994. (BIT_CLEAR_MACID_CTRL_OFFSET_8821C(x) | BIT_MACID_CTRL_OFFSET_8821C(v))
  8995. #define BIT_SHIFT_AMPDU_TXRPT_OFFSET_8821C 0
  8996. #define BIT_MASK_AMPDU_TXRPT_OFFSET_8821C 0xff
  8997. #define BIT_AMPDU_TXRPT_OFFSET_8821C(x) \
  8998. (((x) & BIT_MASK_AMPDU_TXRPT_OFFSET_8821C) \
  8999. << BIT_SHIFT_AMPDU_TXRPT_OFFSET_8821C)
  9000. #define BITS_AMPDU_TXRPT_OFFSET_8821C \
  9001. (BIT_MASK_AMPDU_TXRPT_OFFSET_8821C \
  9002. << BIT_SHIFT_AMPDU_TXRPT_OFFSET_8821C)
  9003. #define BIT_CLEAR_AMPDU_TXRPT_OFFSET_8821C(x) \
  9004. ((x) & (~BITS_AMPDU_TXRPT_OFFSET_8821C))
  9005. #define BIT_GET_AMPDU_TXRPT_OFFSET_8821C(x) \
  9006. (((x) >> BIT_SHIFT_AMPDU_TXRPT_OFFSET_8821C) & \
  9007. BIT_MASK_AMPDU_TXRPT_OFFSET_8821C)
  9008. #define BIT_SET_AMPDU_TXRPT_OFFSET_8821C(x, v) \
  9009. (BIT_CLEAR_AMPDU_TXRPT_OFFSET_8821C(x) | \
  9010. BIT_AMPDU_TXRPT_OFFSET_8821C(v))
  9011. /* 2 REG_POWER_STAGE1_8821C */
  9012. #define BIT_PTA_WL_PRI_MASK_CPU_MGQ_8821C BIT(31)
  9013. #define BIT_PTA_WL_PRI_MASK_BCNQ_8821C BIT(30)
  9014. #define BIT_PTA_WL_PRI_MASK_HIQ_8821C BIT(29)
  9015. #define BIT_PTA_WL_PRI_MASK_MGQ_8821C BIT(28)
  9016. #define BIT_PTA_WL_PRI_MASK_BK_8821C BIT(27)
  9017. #define BIT_PTA_WL_PRI_MASK_BE_8821C BIT(26)
  9018. #define BIT_PTA_WL_PRI_MASK_VI_8821C BIT(25)
  9019. #define BIT_PTA_WL_PRI_MASK_VO_8821C BIT(24)
  9020. #define BIT_SHIFT_POWER_STAGE1_8821C 0
  9021. #define BIT_MASK_POWER_STAGE1_8821C 0xffffff
  9022. #define BIT_POWER_STAGE1_8821C(x) \
  9023. (((x) & BIT_MASK_POWER_STAGE1_8821C) << BIT_SHIFT_POWER_STAGE1_8821C)
  9024. #define BITS_POWER_STAGE1_8821C \
  9025. (BIT_MASK_POWER_STAGE1_8821C << BIT_SHIFT_POWER_STAGE1_8821C)
  9026. #define BIT_CLEAR_POWER_STAGE1_8821C(x) ((x) & (~BITS_POWER_STAGE1_8821C))
  9027. #define BIT_GET_POWER_STAGE1_8821C(x) \
  9028. (((x) >> BIT_SHIFT_POWER_STAGE1_8821C) & BIT_MASK_POWER_STAGE1_8821C)
  9029. #define BIT_SET_POWER_STAGE1_8821C(x, v) \
  9030. (BIT_CLEAR_POWER_STAGE1_8821C(x) | BIT_POWER_STAGE1_8821C(v))
  9031. /* 2 REG_POWER_STAGE2_8821C */
  9032. #define BIT__R_CTRL_PKT_POW_ADJ_8821C BIT(24)
  9033. #define BIT_SHIFT_POWER_STAGE2_8821C 0
  9034. #define BIT_MASK_POWER_STAGE2_8821C 0xffffff
  9035. #define BIT_POWER_STAGE2_8821C(x) \
  9036. (((x) & BIT_MASK_POWER_STAGE2_8821C) << BIT_SHIFT_POWER_STAGE2_8821C)
  9037. #define BITS_POWER_STAGE2_8821C \
  9038. (BIT_MASK_POWER_STAGE2_8821C << BIT_SHIFT_POWER_STAGE2_8821C)
  9039. #define BIT_CLEAR_POWER_STAGE2_8821C(x) ((x) & (~BITS_POWER_STAGE2_8821C))
  9040. #define BIT_GET_POWER_STAGE2_8821C(x) \
  9041. (((x) >> BIT_SHIFT_POWER_STAGE2_8821C) & BIT_MASK_POWER_STAGE2_8821C)
  9042. #define BIT_SET_POWER_STAGE2_8821C(x, v) \
  9043. (BIT_CLEAR_POWER_STAGE2_8821C(x) | BIT_POWER_STAGE2_8821C(v))
  9044. /* 2 REG_SW_AMPDU_BURST_MODE_CTRL_8821C */
  9045. #define BIT_SHIFT_PAD_NUM_THRES_8821C 24
  9046. #define BIT_MASK_PAD_NUM_THRES_8821C 0x3f
  9047. #define BIT_PAD_NUM_THRES_8821C(x) \
  9048. (((x) & BIT_MASK_PAD_NUM_THRES_8821C) << BIT_SHIFT_PAD_NUM_THRES_8821C)
  9049. #define BITS_PAD_NUM_THRES_8821C \
  9050. (BIT_MASK_PAD_NUM_THRES_8821C << BIT_SHIFT_PAD_NUM_THRES_8821C)
  9051. #define BIT_CLEAR_PAD_NUM_THRES_8821C(x) ((x) & (~BITS_PAD_NUM_THRES_8821C))
  9052. #define BIT_GET_PAD_NUM_THRES_8821C(x) \
  9053. (((x) >> BIT_SHIFT_PAD_NUM_THRES_8821C) & BIT_MASK_PAD_NUM_THRES_8821C)
  9054. #define BIT_SET_PAD_NUM_THRES_8821C(x, v) \
  9055. (BIT_CLEAR_PAD_NUM_THRES_8821C(x) | BIT_PAD_NUM_THRES_8821C(v))
  9056. #define BIT_R_DMA_THIS_QUEUE_BK_8821C BIT(23)
  9057. #define BIT_R_DMA_THIS_QUEUE_BE_8821C BIT(22)
  9058. #define BIT_R_DMA_THIS_QUEUE_VI_8821C BIT(21)
  9059. #define BIT_R_DMA_THIS_QUEUE_VO_8821C BIT(20)
  9060. #define BIT_SHIFT_R_TOTAL_LEN_TH_8821C 8
  9061. #define BIT_MASK_R_TOTAL_LEN_TH_8821C 0xfff
  9062. #define BIT_R_TOTAL_LEN_TH_8821C(x) \
  9063. (((x) & BIT_MASK_R_TOTAL_LEN_TH_8821C) \
  9064. << BIT_SHIFT_R_TOTAL_LEN_TH_8821C)
  9065. #define BITS_R_TOTAL_LEN_TH_8821C \
  9066. (BIT_MASK_R_TOTAL_LEN_TH_8821C << BIT_SHIFT_R_TOTAL_LEN_TH_8821C)
  9067. #define BIT_CLEAR_R_TOTAL_LEN_TH_8821C(x) ((x) & (~BITS_R_TOTAL_LEN_TH_8821C))
  9068. #define BIT_GET_R_TOTAL_LEN_TH_8821C(x) \
  9069. (((x) >> BIT_SHIFT_R_TOTAL_LEN_TH_8821C) & \
  9070. BIT_MASK_R_TOTAL_LEN_TH_8821C)
  9071. #define BIT_SET_R_TOTAL_LEN_TH_8821C(x, v) \
  9072. (BIT_CLEAR_R_TOTAL_LEN_TH_8821C(x) | BIT_R_TOTAL_LEN_TH_8821C(v))
  9073. #define BIT_EN_NEW_EARLY_8821C BIT(7)
  9074. #define BIT_PRE_TX_CMD_8821C BIT(6)
  9075. #define BIT_SHIFT_NUM_SCL_EN_8821C 4
  9076. #define BIT_MASK_NUM_SCL_EN_8821C 0x3
  9077. #define BIT_NUM_SCL_EN_8821C(x) \
  9078. (((x) & BIT_MASK_NUM_SCL_EN_8821C) << BIT_SHIFT_NUM_SCL_EN_8821C)
  9079. #define BITS_NUM_SCL_EN_8821C \
  9080. (BIT_MASK_NUM_SCL_EN_8821C << BIT_SHIFT_NUM_SCL_EN_8821C)
  9081. #define BIT_CLEAR_NUM_SCL_EN_8821C(x) ((x) & (~BITS_NUM_SCL_EN_8821C))
  9082. #define BIT_GET_NUM_SCL_EN_8821C(x) \
  9083. (((x) >> BIT_SHIFT_NUM_SCL_EN_8821C) & BIT_MASK_NUM_SCL_EN_8821C)
  9084. #define BIT_SET_NUM_SCL_EN_8821C(x, v) \
  9085. (BIT_CLEAR_NUM_SCL_EN_8821C(x) | BIT_NUM_SCL_EN_8821C(v))
  9086. #define BIT_BK_EN_8821C BIT(3)
  9087. #define BIT_BE_EN_8821C BIT(2)
  9088. #define BIT_VI_EN_8821C BIT(1)
  9089. #define BIT_VO_EN_8821C BIT(0)
  9090. /* 2 REG_PKT_LIFE_TIME_8821C */
  9091. #define BIT_SHIFT_PKT_LIFTIME_BEBK_8821C 16
  9092. #define BIT_MASK_PKT_LIFTIME_BEBK_8821C 0xffff
  9093. #define BIT_PKT_LIFTIME_BEBK_8821C(x) \
  9094. (((x) & BIT_MASK_PKT_LIFTIME_BEBK_8821C) \
  9095. << BIT_SHIFT_PKT_LIFTIME_BEBK_8821C)
  9096. #define BITS_PKT_LIFTIME_BEBK_8821C \
  9097. (BIT_MASK_PKT_LIFTIME_BEBK_8821C << BIT_SHIFT_PKT_LIFTIME_BEBK_8821C)
  9098. #define BIT_CLEAR_PKT_LIFTIME_BEBK_8821C(x) \
  9099. ((x) & (~BITS_PKT_LIFTIME_BEBK_8821C))
  9100. #define BIT_GET_PKT_LIFTIME_BEBK_8821C(x) \
  9101. (((x) >> BIT_SHIFT_PKT_LIFTIME_BEBK_8821C) & \
  9102. BIT_MASK_PKT_LIFTIME_BEBK_8821C)
  9103. #define BIT_SET_PKT_LIFTIME_BEBK_8821C(x, v) \
  9104. (BIT_CLEAR_PKT_LIFTIME_BEBK_8821C(x) | BIT_PKT_LIFTIME_BEBK_8821C(v))
  9105. #define BIT_SHIFT_PKT_LIFTIME_VOVI_8821C 0
  9106. #define BIT_MASK_PKT_LIFTIME_VOVI_8821C 0xffff
  9107. #define BIT_PKT_LIFTIME_VOVI_8821C(x) \
  9108. (((x) & BIT_MASK_PKT_LIFTIME_VOVI_8821C) \
  9109. << BIT_SHIFT_PKT_LIFTIME_VOVI_8821C)
  9110. #define BITS_PKT_LIFTIME_VOVI_8821C \
  9111. (BIT_MASK_PKT_LIFTIME_VOVI_8821C << BIT_SHIFT_PKT_LIFTIME_VOVI_8821C)
  9112. #define BIT_CLEAR_PKT_LIFTIME_VOVI_8821C(x) \
  9113. ((x) & (~BITS_PKT_LIFTIME_VOVI_8821C))
  9114. #define BIT_GET_PKT_LIFTIME_VOVI_8821C(x) \
  9115. (((x) >> BIT_SHIFT_PKT_LIFTIME_VOVI_8821C) & \
  9116. BIT_MASK_PKT_LIFTIME_VOVI_8821C)
  9117. #define BIT_SET_PKT_LIFTIME_VOVI_8821C(x, v) \
  9118. (BIT_CLEAR_PKT_LIFTIME_VOVI_8821C(x) | BIT_PKT_LIFTIME_VOVI_8821C(v))
  9119. /* 2 REG_STBC_SETTING_8821C */
  9120. #define BIT_SHIFT_CDEND_TXTIME_L_8821C 4
  9121. #define BIT_MASK_CDEND_TXTIME_L_8821C 0xf
  9122. #define BIT_CDEND_TXTIME_L_8821C(x) \
  9123. (((x) & BIT_MASK_CDEND_TXTIME_L_8821C) \
  9124. << BIT_SHIFT_CDEND_TXTIME_L_8821C)
  9125. #define BITS_CDEND_TXTIME_L_8821C \
  9126. (BIT_MASK_CDEND_TXTIME_L_8821C << BIT_SHIFT_CDEND_TXTIME_L_8821C)
  9127. #define BIT_CLEAR_CDEND_TXTIME_L_8821C(x) ((x) & (~BITS_CDEND_TXTIME_L_8821C))
  9128. #define BIT_GET_CDEND_TXTIME_L_8821C(x) \
  9129. (((x) >> BIT_SHIFT_CDEND_TXTIME_L_8821C) & \
  9130. BIT_MASK_CDEND_TXTIME_L_8821C)
  9131. #define BIT_SET_CDEND_TXTIME_L_8821C(x, v) \
  9132. (BIT_CLEAR_CDEND_TXTIME_L_8821C(x) | BIT_CDEND_TXTIME_L_8821C(v))
  9133. #define BIT_SHIFT_NESS_8821C 2
  9134. #define BIT_MASK_NESS_8821C 0x3
  9135. #define BIT_NESS_8821C(x) (((x) & BIT_MASK_NESS_8821C) << BIT_SHIFT_NESS_8821C)
  9136. #define BITS_NESS_8821C (BIT_MASK_NESS_8821C << BIT_SHIFT_NESS_8821C)
  9137. #define BIT_CLEAR_NESS_8821C(x) ((x) & (~BITS_NESS_8821C))
  9138. #define BIT_GET_NESS_8821C(x) \
  9139. (((x) >> BIT_SHIFT_NESS_8821C) & BIT_MASK_NESS_8821C)
  9140. #define BIT_SET_NESS_8821C(x, v) (BIT_CLEAR_NESS_8821C(x) | BIT_NESS_8821C(v))
  9141. #define BIT_SHIFT_STBC_CFEND_8821C 0
  9142. #define BIT_MASK_STBC_CFEND_8821C 0x3
  9143. #define BIT_STBC_CFEND_8821C(x) \
  9144. (((x) & BIT_MASK_STBC_CFEND_8821C) << BIT_SHIFT_STBC_CFEND_8821C)
  9145. #define BITS_STBC_CFEND_8821C \
  9146. (BIT_MASK_STBC_CFEND_8821C << BIT_SHIFT_STBC_CFEND_8821C)
  9147. #define BIT_CLEAR_STBC_CFEND_8821C(x) ((x) & (~BITS_STBC_CFEND_8821C))
  9148. #define BIT_GET_STBC_CFEND_8821C(x) \
  9149. (((x) >> BIT_SHIFT_STBC_CFEND_8821C) & BIT_MASK_STBC_CFEND_8821C)
  9150. #define BIT_SET_STBC_CFEND_8821C(x, v) \
  9151. (BIT_CLEAR_STBC_CFEND_8821C(x) | BIT_STBC_CFEND_8821C(v))
  9152. /* 2 REG_STBC_SETTING2_8821C */
  9153. #define BIT_SHIFT_CDEND_TXTIME_H_8821C 0
  9154. #define BIT_MASK_CDEND_TXTIME_H_8821C 0x1f
  9155. #define BIT_CDEND_TXTIME_H_8821C(x) \
  9156. (((x) & BIT_MASK_CDEND_TXTIME_H_8821C) \
  9157. << BIT_SHIFT_CDEND_TXTIME_H_8821C)
  9158. #define BITS_CDEND_TXTIME_H_8821C \
  9159. (BIT_MASK_CDEND_TXTIME_H_8821C << BIT_SHIFT_CDEND_TXTIME_H_8821C)
  9160. #define BIT_CLEAR_CDEND_TXTIME_H_8821C(x) ((x) & (~BITS_CDEND_TXTIME_H_8821C))
  9161. #define BIT_GET_CDEND_TXTIME_H_8821C(x) \
  9162. (((x) >> BIT_SHIFT_CDEND_TXTIME_H_8821C) & \
  9163. BIT_MASK_CDEND_TXTIME_H_8821C)
  9164. #define BIT_SET_CDEND_TXTIME_H_8821C(x, v) \
  9165. (BIT_CLEAR_CDEND_TXTIME_H_8821C(x) | BIT_CDEND_TXTIME_H_8821C(v))
  9166. /* 2 REG_QUEUE_CTRL_8821C */
  9167. #define BIT_PTA_EDCCA_EN_8821C BIT(5)
  9168. #define BIT_PTA_WL_TX_EN_8821C BIT(4)
  9169. #define BIT_R_USE_DATA_BW_8821C BIT(3)
  9170. #define BIT_TRI_PKT_INT_MODE1_8821C BIT(2)
  9171. #define BIT_TRI_PKT_INT_MODE0_8821C BIT(1)
  9172. #define BIT_ACQ_MODE_SEL_8821C BIT(0)
  9173. /* 2 REG_SINGLE_AMPDU_CTRL_8821C */
  9174. #define BIT_EN_SINGLE_APMDU_8821C BIT(7)
  9175. /* 2 REG_PROT_MODE_CTRL_8821C */
  9176. #define BIT_SHIFT_RTS_MAX_AGG_NUM_8821C 24
  9177. #define BIT_MASK_RTS_MAX_AGG_NUM_8821C 0x3f
  9178. #define BIT_RTS_MAX_AGG_NUM_8821C(x) \
  9179. (((x) & BIT_MASK_RTS_MAX_AGG_NUM_8821C) \
  9180. << BIT_SHIFT_RTS_MAX_AGG_NUM_8821C)
  9181. #define BITS_RTS_MAX_AGG_NUM_8821C \
  9182. (BIT_MASK_RTS_MAX_AGG_NUM_8821C << BIT_SHIFT_RTS_MAX_AGG_NUM_8821C)
  9183. #define BIT_CLEAR_RTS_MAX_AGG_NUM_8821C(x) ((x) & (~BITS_RTS_MAX_AGG_NUM_8821C))
  9184. #define BIT_GET_RTS_MAX_AGG_NUM_8821C(x) \
  9185. (((x) >> BIT_SHIFT_RTS_MAX_AGG_NUM_8821C) & \
  9186. BIT_MASK_RTS_MAX_AGG_NUM_8821C)
  9187. #define BIT_SET_RTS_MAX_AGG_NUM_8821C(x, v) \
  9188. (BIT_CLEAR_RTS_MAX_AGG_NUM_8821C(x) | BIT_RTS_MAX_AGG_NUM_8821C(v))
  9189. #define BIT_SHIFT_MAX_AGG_NUM_8821C 16
  9190. #define BIT_MASK_MAX_AGG_NUM_8821C 0x3f
  9191. #define BIT_MAX_AGG_NUM_8821C(x) \
  9192. (((x) & BIT_MASK_MAX_AGG_NUM_8821C) << BIT_SHIFT_MAX_AGG_NUM_8821C)
  9193. #define BITS_MAX_AGG_NUM_8821C \
  9194. (BIT_MASK_MAX_AGG_NUM_8821C << BIT_SHIFT_MAX_AGG_NUM_8821C)
  9195. #define BIT_CLEAR_MAX_AGG_NUM_8821C(x) ((x) & (~BITS_MAX_AGG_NUM_8821C))
  9196. #define BIT_GET_MAX_AGG_NUM_8821C(x) \
  9197. (((x) >> BIT_SHIFT_MAX_AGG_NUM_8821C) & BIT_MASK_MAX_AGG_NUM_8821C)
  9198. #define BIT_SET_MAX_AGG_NUM_8821C(x, v) \
  9199. (BIT_CLEAR_MAX_AGG_NUM_8821C(x) | BIT_MAX_AGG_NUM_8821C(v))
  9200. #define BIT_SHIFT_RTS_TXTIME_TH_8821C 8
  9201. #define BIT_MASK_RTS_TXTIME_TH_8821C 0xff
  9202. #define BIT_RTS_TXTIME_TH_8821C(x) \
  9203. (((x) & BIT_MASK_RTS_TXTIME_TH_8821C) << BIT_SHIFT_RTS_TXTIME_TH_8821C)
  9204. #define BITS_RTS_TXTIME_TH_8821C \
  9205. (BIT_MASK_RTS_TXTIME_TH_8821C << BIT_SHIFT_RTS_TXTIME_TH_8821C)
  9206. #define BIT_CLEAR_RTS_TXTIME_TH_8821C(x) ((x) & (~BITS_RTS_TXTIME_TH_8821C))
  9207. #define BIT_GET_RTS_TXTIME_TH_8821C(x) \
  9208. (((x) >> BIT_SHIFT_RTS_TXTIME_TH_8821C) & BIT_MASK_RTS_TXTIME_TH_8821C)
  9209. #define BIT_SET_RTS_TXTIME_TH_8821C(x, v) \
  9210. (BIT_CLEAR_RTS_TXTIME_TH_8821C(x) | BIT_RTS_TXTIME_TH_8821C(v))
  9211. #define BIT_SHIFT_RTS_LEN_TH_8821C 0
  9212. #define BIT_MASK_RTS_LEN_TH_8821C 0xff
  9213. #define BIT_RTS_LEN_TH_8821C(x) \
  9214. (((x) & BIT_MASK_RTS_LEN_TH_8821C) << BIT_SHIFT_RTS_LEN_TH_8821C)
  9215. #define BITS_RTS_LEN_TH_8821C \
  9216. (BIT_MASK_RTS_LEN_TH_8821C << BIT_SHIFT_RTS_LEN_TH_8821C)
  9217. #define BIT_CLEAR_RTS_LEN_TH_8821C(x) ((x) & (~BITS_RTS_LEN_TH_8821C))
  9218. #define BIT_GET_RTS_LEN_TH_8821C(x) \
  9219. (((x) >> BIT_SHIFT_RTS_LEN_TH_8821C) & BIT_MASK_RTS_LEN_TH_8821C)
  9220. #define BIT_SET_RTS_LEN_TH_8821C(x, v) \
  9221. (BIT_CLEAR_RTS_LEN_TH_8821C(x) | BIT_RTS_LEN_TH_8821C(v))
  9222. /* 2 REG_BAR_MODE_CTRL_8821C */
  9223. #define BIT_SHIFT_BAR_RTY_LMT_8821C 16
  9224. #define BIT_MASK_BAR_RTY_LMT_8821C 0x3
  9225. #define BIT_BAR_RTY_LMT_8821C(x) \
  9226. (((x) & BIT_MASK_BAR_RTY_LMT_8821C) << BIT_SHIFT_BAR_RTY_LMT_8821C)
  9227. #define BITS_BAR_RTY_LMT_8821C \
  9228. (BIT_MASK_BAR_RTY_LMT_8821C << BIT_SHIFT_BAR_RTY_LMT_8821C)
  9229. #define BIT_CLEAR_BAR_RTY_LMT_8821C(x) ((x) & (~BITS_BAR_RTY_LMT_8821C))
  9230. #define BIT_GET_BAR_RTY_LMT_8821C(x) \
  9231. (((x) >> BIT_SHIFT_BAR_RTY_LMT_8821C) & BIT_MASK_BAR_RTY_LMT_8821C)
  9232. #define BIT_SET_BAR_RTY_LMT_8821C(x, v) \
  9233. (BIT_CLEAR_BAR_RTY_LMT_8821C(x) | BIT_BAR_RTY_LMT_8821C(v))
  9234. #define BIT_SHIFT_BAR_PKT_TXTIME_TH_8821C 8
  9235. #define BIT_MASK_BAR_PKT_TXTIME_TH_8821C 0xff
  9236. #define BIT_BAR_PKT_TXTIME_TH_8821C(x) \
  9237. (((x) & BIT_MASK_BAR_PKT_TXTIME_TH_8821C) \
  9238. << BIT_SHIFT_BAR_PKT_TXTIME_TH_8821C)
  9239. #define BITS_BAR_PKT_TXTIME_TH_8821C \
  9240. (BIT_MASK_BAR_PKT_TXTIME_TH_8821C << BIT_SHIFT_BAR_PKT_TXTIME_TH_8821C)
  9241. #define BIT_CLEAR_BAR_PKT_TXTIME_TH_8821C(x) \
  9242. ((x) & (~BITS_BAR_PKT_TXTIME_TH_8821C))
  9243. #define BIT_GET_BAR_PKT_TXTIME_TH_8821C(x) \
  9244. (((x) >> BIT_SHIFT_BAR_PKT_TXTIME_TH_8821C) & \
  9245. BIT_MASK_BAR_PKT_TXTIME_TH_8821C)
  9246. #define BIT_SET_BAR_PKT_TXTIME_TH_8821C(x, v) \
  9247. (BIT_CLEAR_BAR_PKT_TXTIME_TH_8821C(x) | BIT_BAR_PKT_TXTIME_TH_8821C(v))
  9248. #define BIT_BAR_EN_V1_8821C BIT(6)
  9249. #define BIT_SHIFT_BAR_PKTNUM_TH_V1_8821C 0
  9250. #define BIT_MASK_BAR_PKTNUM_TH_V1_8821C 0x3f
  9251. #define BIT_BAR_PKTNUM_TH_V1_8821C(x) \
  9252. (((x) & BIT_MASK_BAR_PKTNUM_TH_V1_8821C) \
  9253. << BIT_SHIFT_BAR_PKTNUM_TH_V1_8821C)
  9254. #define BITS_BAR_PKTNUM_TH_V1_8821C \
  9255. (BIT_MASK_BAR_PKTNUM_TH_V1_8821C << BIT_SHIFT_BAR_PKTNUM_TH_V1_8821C)
  9256. #define BIT_CLEAR_BAR_PKTNUM_TH_V1_8821C(x) \
  9257. ((x) & (~BITS_BAR_PKTNUM_TH_V1_8821C))
  9258. #define BIT_GET_BAR_PKTNUM_TH_V1_8821C(x) \
  9259. (((x) >> BIT_SHIFT_BAR_PKTNUM_TH_V1_8821C) & \
  9260. BIT_MASK_BAR_PKTNUM_TH_V1_8821C)
  9261. #define BIT_SET_BAR_PKTNUM_TH_V1_8821C(x, v) \
  9262. (BIT_CLEAR_BAR_PKTNUM_TH_V1_8821C(x) | BIT_BAR_PKTNUM_TH_V1_8821C(v))
  9263. /* 2 REG_RA_TRY_RATE_AGG_LMT_8821C */
  9264. #define BIT_SHIFT_RA_TRY_RATE_AGG_LMT_V1_8821C 0
  9265. #define BIT_MASK_RA_TRY_RATE_AGG_LMT_V1_8821C 0x3f
  9266. #define BIT_RA_TRY_RATE_AGG_LMT_V1_8821C(x) \
  9267. (((x) & BIT_MASK_RA_TRY_RATE_AGG_LMT_V1_8821C) \
  9268. << BIT_SHIFT_RA_TRY_RATE_AGG_LMT_V1_8821C)
  9269. #define BITS_RA_TRY_RATE_AGG_LMT_V1_8821C \
  9270. (BIT_MASK_RA_TRY_RATE_AGG_LMT_V1_8821C \
  9271. << BIT_SHIFT_RA_TRY_RATE_AGG_LMT_V1_8821C)
  9272. #define BIT_CLEAR_RA_TRY_RATE_AGG_LMT_V1_8821C(x) \
  9273. ((x) & (~BITS_RA_TRY_RATE_AGG_LMT_V1_8821C))
  9274. #define BIT_GET_RA_TRY_RATE_AGG_LMT_V1_8821C(x) \
  9275. (((x) >> BIT_SHIFT_RA_TRY_RATE_AGG_LMT_V1_8821C) & \
  9276. BIT_MASK_RA_TRY_RATE_AGG_LMT_V1_8821C)
  9277. #define BIT_SET_RA_TRY_RATE_AGG_LMT_V1_8821C(x, v) \
  9278. (BIT_CLEAR_RA_TRY_RATE_AGG_LMT_V1_8821C(x) | \
  9279. BIT_RA_TRY_RATE_AGG_LMT_V1_8821C(v))
  9280. /* 2 REG_MACID_SLEEP2_8821C */
  9281. #define BIT_SHIFT_MACID95_64PKTSLEEP_8821C 0
  9282. #define BIT_MASK_MACID95_64PKTSLEEP_8821C 0xffffffffL
  9283. #define BIT_MACID95_64PKTSLEEP_8821C(x) \
  9284. (((x) & BIT_MASK_MACID95_64PKTSLEEP_8821C) \
  9285. << BIT_SHIFT_MACID95_64PKTSLEEP_8821C)
  9286. #define BITS_MACID95_64PKTSLEEP_8821C \
  9287. (BIT_MASK_MACID95_64PKTSLEEP_8821C \
  9288. << BIT_SHIFT_MACID95_64PKTSLEEP_8821C)
  9289. #define BIT_CLEAR_MACID95_64PKTSLEEP_8821C(x) \
  9290. ((x) & (~BITS_MACID95_64PKTSLEEP_8821C))
  9291. #define BIT_GET_MACID95_64PKTSLEEP_8821C(x) \
  9292. (((x) >> BIT_SHIFT_MACID95_64PKTSLEEP_8821C) & \
  9293. BIT_MASK_MACID95_64PKTSLEEP_8821C)
  9294. #define BIT_SET_MACID95_64PKTSLEEP_8821C(x, v) \
  9295. (BIT_CLEAR_MACID95_64PKTSLEEP_8821C(x) | \
  9296. BIT_MACID95_64PKTSLEEP_8821C(v))
  9297. /* 2 REG_MACID_SLEEP_8821C */
  9298. #define BIT_SHIFT_MACID31_0_PKTSLEEP_8821C 0
  9299. #define BIT_MASK_MACID31_0_PKTSLEEP_8821C 0xffffffffL
  9300. #define BIT_MACID31_0_PKTSLEEP_8821C(x) \
  9301. (((x) & BIT_MASK_MACID31_0_PKTSLEEP_8821C) \
  9302. << BIT_SHIFT_MACID31_0_PKTSLEEP_8821C)
  9303. #define BITS_MACID31_0_PKTSLEEP_8821C \
  9304. (BIT_MASK_MACID31_0_PKTSLEEP_8821C \
  9305. << BIT_SHIFT_MACID31_0_PKTSLEEP_8821C)
  9306. #define BIT_CLEAR_MACID31_0_PKTSLEEP_8821C(x) \
  9307. ((x) & (~BITS_MACID31_0_PKTSLEEP_8821C))
  9308. #define BIT_GET_MACID31_0_PKTSLEEP_8821C(x) \
  9309. (((x) >> BIT_SHIFT_MACID31_0_PKTSLEEP_8821C) & \
  9310. BIT_MASK_MACID31_0_PKTSLEEP_8821C)
  9311. #define BIT_SET_MACID31_0_PKTSLEEP_8821C(x, v) \
  9312. (BIT_CLEAR_MACID31_0_PKTSLEEP_8821C(x) | \
  9313. BIT_MACID31_0_PKTSLEEP_8821C(v))
  9314. /* 2 REG_HW_SEQ0_8821C */
  9315. #define BIT_SHIFT_HW_SSN_SEQ0_8821C 0
  9316. #define BIT_MASK_HW_SSN_SEQ0_8821C 0xfff
  9317. #define BIT_HW_SSN_SEQ0_8821C(x) \
  9318. (((x) & BIT_MASK_HW_SSN_SEQ0_8821C) << BIT_SHIFT_HW_SSN_SEQ0_8821C)
  9319. #define BITS_HW_SSN_SEQ0_8821C \
  9320. (BIT_MASK_HW_SSN_SEQ0_8821C << BIT_SHIFT_HW_SSN_SEQ0_8821C)
  9321. #define BIT_CLEAR_HW_SSN_SEQ0_8821C(x) ((x) & (~BITS_HW_SSN_SEQ0_8821C))
  9322. #define BIT_GET_HW_SSN_SEQ0_8821C(x) \
  9323. (((x) >> BIT_SHIFT_HW_SSN_SEQ0_8821C) & BIT_MASK_HW_SSN_SEQ0_8821C)
  9324. #define BIT_SET_HW_SSN_SEQ0_8821C(x, v) \
  9325. (BIT_CLEAR_HW_SSN_SEQ0_8821C(x) | BIT_HW_SSN_SEQ0_8821C(v))
  9326. /* 2 REG_HW_SEQ1_8821C */
  9327. #define BIT_SHIFT_HW_SSN_SEQ1_8821C 0
  9328. #define BIT_MASK_HW_SSN_SEQ1_8821C 0xfff
  9329. #define BIT_HW_SSN_SEQ1_8821C(x) \
  9330. (((x) & BIT_MASK_HW_SSN_SEQ1_8821C) << BIT_SHIFT_HW_SSN_SEQ1_8821C)
  9331. #define BITS_HW_SSN_SEQ1_8821C \
  9332. (BIT_MASK_HW_SSN_SEQ1_8821C << BIT_SHIFT_HW_SSN_SEQ1_8821C)
  9333. #define BIT_CLEAR_HW_SSN_SEQ1_8821C(x) ((x) & (~BITS_HW_SSN_SEQ1_8821C))
  9334. #define BIT_GET_HW_SSN_SEQ1_8821C(x) \
  9335. (((x) >> BIT_SHIFT_HW_SSN_SEQ1_8821C) & BIT_MASK_HW_SSN_SEQ1_8821C)
  9336. #define BIT_SET_HW_SSN_SEQ1_8821C(x, v) \
  9337. (BIT_CLEAR_HW_SSN_SEQ1_8821C(x) | BIT_HW_SSN_SEQ1_8821C(v))
  9338. /* 2 REG_HW_SEQ2_8821C */
  9339. #define BIT_SHIFT_HW_SSN_SEQ2_8821C 0
  9340. #define BIT_MASK_HW_SSN_SEQ2_8821C 0xfff
  9341. #define BIT_HW_SSN_SEQ2_8821C(x) \
  9342. (((x) & BIT_MASK_HW_SSN_SEQ2_8821C) << BIT_SHIFT_HW_SSN_SEQ2_8821C)
  9343. #define BITS_HW_SSN_SEQ2_8821C \
  9344. (BIT_MASK_HW_SSN_SEQ2_8821C << BIT_SHIFT_HW_SSN_SEQ2_8821C)
  9345. #define BIT_CLEAR_HW_SSN_SEQ2_8821C(x) ((x) & (~BITS_HW_SSN_SEQ2_8821C))
  9346. #define BIT_GET_HW_SSN_SEQ2_8821C(x) \
  9347. (((x) >> BIT_SHIFT_HW_SSN_SEQ2_8821C) & BIT_MASK_HW_SSN_SEQ2_8821C)
  9348. #define BIT_SET_HW_SSN_SEQ2_8821C(x, v) \
  9349. (BIT_CLEAR_HW_SSN_SEQ2_8821C(x) | BIT_HW_SSN_SEQ2_8821C(v))
  9350. /* 2 REG_HW_SEQ3_8821C */
  9351. #define BIT_SHIFT_CSI_HWSEQ_SEL_8821C 12
  9352. #define BIT_MASK_CSI_HWSEQ_SEL_8821C 0x3
  9353. #define BIT_CSI_HWSEQ_SEL_8821C(x) \
  9354. (((x) & BIT_MASK_CSI_HWSEQ_SEL_8821C) << BIT_SHIFT_CSI_HWSEQ_SEL_8821C)
  9355. #define BITS_CSI_HWSEQ_SEL_8821C \
  9356. (BIT_MASK_CSI_HWSEQ_SEL_8821C << BIT_SHIFT_CSI_HWSEQ_SEL_8821C)
  9357. #define BIT_CLEAR_CSI_HWSEQ_SEL_8821C(x) ((x) & (~BITS_CSI_HWSEQ_SEL_8821C))
  9358. #define BIT_GET_CSI_HWSEQ_SEL_8821C(x) \
  9359. (((x) >> BIT_SHIFT_CSI_HWSEQ_SEL_8821C) & BIT_MASK_CSI_HWSEQ_SEL_8821C)
  9360. #define BIT_SET_CSI_HWSEQ_SEL_8821C(x, v) \
  9361. (BIT_CLEAR_CSI_HWSEQ_SEL_8821C(x) | BIT_CSI_HWSEQ_SEL_8821C(v))
  9362. #define BIT_SHIFT_HW_SSN_SEQ3_8821C 0
  9363. #define BIT_MASK_HW_SSN_SEQ3_8821C 0xfff
  9364. #define BIT_HW_SSN_SEQ3_8821C(x) \
  9365. (((x) & BIT_MASK_HW_SSN_SEQ3_8821C) << BIT_SHIFT_HW_SSN_SEQ3_8821C)
  9366. #define BITS_HW_SSN_SEQ3_8821C \
  9367. (BIT_MASK_HW_SSN_SEQ3_8821C << BIT_SHIFT_HW_SSN_SEQ3_8821C)
  9368. #define BIT_CLEAR_HW_SSN_SEQ3_8821C(x) ((x) & (~BITS_HW_SSN_SEQ3_8821C))
  9369. #define BIT_GET_HW_SSN_SEQ3_8821C(x) \
  9370. (((x) >> BIT_SHIFT_HW_SSN_SEQ3_8821C) & BIT_MASK_HW_SSN_SEQ3_8821C)
  9371. #define BIT_SET_HW_SSN_SEQ3_8821C(x, v) \
  9372. (BIT_CLEAR_HW_SSN_SEQ3_8821C(x) | BIT_HW_SSN_SEQ3_8821C(v))
  9373. /* 2 REG_NULL_PKT_STATUS_V1_8821C */
  9374. #define BIT_SHIFT_PTCL_TOTAL_PG_V2_8821C 2
  9375. #define BIT_MASK_PTCL_TOTAL_PG_V2_8821C 0x3fff
  9376. #define BIT_PTCL_TOTAL_PG_V2_8821C(x) \
  9377. (((x) & BIT_MASK_PTCL_TOTAL_PG_V2_8821C) \
  9378. << BIT_SHIFT_PTCL_TOTAL_PG_V2_8821C)
  9379. #define BITS_PTCL_TOTAL_PG_V2_8821C \
  9380. (BIT_MASK_PTCL_TOTAL_PG_V2_8821C << BIT_SHIFT_PTCL_TOTAL_PG_V2_8821C)
  9381. #define BIT_CLEAR_PTCL_TOTAL_PG_V2_8821C(x) \
  9382. ((x) & (~BITS_PTCL_TOTAL_PG_V2_8821C))
  9383. #define BIT_GET_PTCL_TOTAL_PG_V2_8821C(x) \
  9384. (((x) >> BIT_SHIFT_PTCL_TOTAL_PG_V2_8821C) & \
  9385. BIT_MASK_PTCL_TOTAL_PG_V2_8821C)
  9386. #define BIT_SET_PTCL_TOTAL_PG_V2_8821C(x, v) \
  9387. (BIT_CLEAR_PTCL_TOTAL_PG_V2_8821C(x) | BIT_PTCL_TOTAL_PG_V2_8821C(v))
  9388. #define BIT_TX_NULL_1_8821C BIT(1)
  9389. #define BIT_TX_NULL_0_8821C BIT(0)
  9390. /* 2 REG_PTCL_ERR_STATUS_8821C */
  9391. #define BIT_PTCL_RATE_TABLE_INVALID_8821C BIT(7)
  9392. #define BIT_FTM_T2R_ERROR_8821C BIT(6)
  9393. #define BIT_PTCL_ERR0_8821C BIT(5)
  9394. #define BIT_PTCL_ERR1_8821C BIT(4)
  9395. #define BIT_PTCL_ERR2_8821C BIT(3)
  9396. #define BIT_PTCL_ERR3_8821C BIT(2)
  9397. #define BIT_PTCL_ERR4_8821C BIT(1)
  9398. #define BIT_PTCL_ERR5_8821C BIT(0)
  9399. /* 2 REG_NULL_PKT_STATUS_EXTEND_8821C */
  9400. #define BIT_CLI3_TX_NULL_1_8821C BIT(7)
  9401. #define BIT_CLI3_TX_NULL_0_8821C BIT(6)
  9402. #define BIT_CLI2_TX_NULL_1_8821C BIT(5)
  9403. #define BIT_CLI2_TX_NULL_0_8821C BIT(4)
  9404. #define BIT_CLI1_TX_NULL_1_8821C BIT(3)
  9405. #define BIT_CLI1_TX_NULL_0_8821C BIT(2)
  9406. #define BIT_CLI0_TX_NULL_1_8821C BIT(1)
  9407. #define BIT_CLI0_TX_NULL_0_8821C BIT(0)
  9408. /* 2 REG_VIDEO_ENHANCEMENT_FUN_8821C */
  9409. #define BIT_HIQ_DROP_8821C BIT(7)
  9410. #define BIT_MGQ_DROP_8821C BIT(6)
  9411. #define BIT_VIDEO_JUST_DROP_8821C BIT(1)
  9412. #define BIT_VIDEO_ENHANCEMENT_FUN_EN_8821C BIT(0)
  9413. /* 2 REG_PRECNT_CTRL_8821C */
  9414. #define BIT_EN_PRECNT_8821C BIT(11)
  9415. #define BIT_SHIFT_PRECNT_TH_8821C 0
  9416. #define BIT_MASK_PRECNT_TH_8821C 0x7ff
  9417. #define BIT_PRECNT_TH_8821C(x) \
  9418. (((x) & BIT_MASK_PRECNT_TH_8821C) << BIT_SHIFT_PRECNT_TH_8821C)
  9419. #define BITS_PRECNT_TH_8821C \
  9420. (BIT_MASK_PRECNT_TH_8821C << BIT_SHIFT_PRECNT_TH_8821C)
  9421. #define BIT_CLEAR_PRECNT_TH_8821C(x) ((x) & (~BITS_PRECNT_TH_8821C))
  9422. #define BIT_GET_PRECNT_TH_8821C(x) \
  9423. (((x) >> BIT_SHIFT_PRECNT_TH_8821C) & BIT_MASK_PRECNT_TH_8821C)
  9424. #define BIT_SET_PRECNT_TH_8821C(x, v) \
  9425. (BIT_CLEAR_PRECNT_TH_8821C(x) | BIT_PRECNT_TH_8821C(v))
  9426. /* 2 REG_NOT_VALID_8821C */
  9427. /* 2 REG_BT_POLLUTE_PKT_CNT_8821C */
  9428. #define BIT_SHIFT_BT_POLLUTE_PKT_CNT_8821C 0
  9429. #define BIT_MASK_BT_POLLUTE_PKT_CNT_8821C 0xffff
  9430. #define BIT_BT_POLLUTE_PKT_CNT_8821C(x) \
  9431. (((x) & BIT_MASK_BT_POLLUTE_PKT_CNT_8821C) \
  9432. << BIT_SHIFT_BT_POLLUTE_PKT_CNT_8821C)
  9433. #define BITS_BT_POLLUTE_PKT_CNT_8821C \
  9434. (BIT_MASK_BT_POLLUTE_PKT_CNT_8821C \
  9435. << BIT_SHIFT_BT_POLLUTE_PKT_CNT_8821C)
  9436. #define BIT_CLEAR_BT_POLLUTE_PKT_CNT_8821C(x) \
  9437. ((x) & (~BITS_BT_POLLUTE_PKT_CNT_8821C))
  9438. #define BIT_GET_BT_POLLUTE_PKT_CNT_8821C(x) \
  9439. (((x) >> BIT_SHIFT_BT_POLLUTE_PKT_CNT_8821C) & \
  9440. BIT_MASK_BT_POLLUTE_PKT_CNT_8821C)
  9441. #define BIT_SET_BT_POLLUTE_PKT_CNT_8821C(x, v) \
  9442. (BIT_CLEAR_BT_POLLUTE_PKT_CNT_8821C(x) | \
  9443. BIT_BT_POLLUTE_PKT_CNT_8821C(v))
  9444. /* 2 REG_NOT_VALID_8821C */
  9445. /* 2 REG_PTCL_DBG_8821C */
  9446. #define BIT_SHIFT_PTCL_DBG_8821C 0
  9447. #define BIT_MASK_PTCL_DBG_8821C 0xffffffffL
  9448. #define BIT_PTCL_DBG_8821C(x) \
  9449. (((x) & BIT_MASK_PTCL_DBG_8821C) << BIT_SHIFT_PTCL_DBG_8821C)
  9450. #define BITS_PTCL_DBG_8821C \
  9451. (BIT_MASK_PTCL_DBG_8821C << BIT_SHIFT_PTCL_DBG_8821C)
  9452. #define BIT_CLEAR_PTCL_DBG_8821C(x) ((x) & (~BITS_PTCL_DBG_8821C))
  9453. #define BIT_GET_PTCL_DBG_8821C(x) \
  9454. (((x) >> BIT_SHIFT_PTCL_DBG_8821C) & BIT_MASK_PTCL_DBG_8821C)
  9455. #define BIT_SET_PTCL_DBG_8821C(x, v) \
  9456. (BIT_CLEAR_PTCL_DBG_8821C(x) | BIT_PTCL_DBG_8821C(v))
  9457. /* 2 REG_NOT_VALID_8821C */
  9458. /* 2 REG_CPUMGQ_TIMER_CTRL2_8821C */
  9459. #define BIT_SHIFT_TRI_HEAD_ADDR_8821C 16
  9460. #define BIT_MASK_TRI_HEAD_ADDR_8821C 0xfff
  9461. #define BIT_TRI_HEAD_ADDR_8821C(x) \
  9462. (((x) & BIT_MASK_TRI_HEAD_ADDR_8821C) << BIT_SHIFT_TRI_HEAD_ADDR_8821C)
  9463. #define BITS_TRI_HEAD_ADDR_8821C \
  9464. (BIT_MASK_TRI_HEAD_ADDR_8821C << BIT_SHIFT_TRI_HEAD_ADDR_8821C)
  9465. #define BIT_CLEAR_TRI_HEAD_ADDR_8821C(x) ((x) & (~BITS_TRI_HEAD_ADDR_8821C))
  9466. #define BIT_GET_TRI_HEAD_ADDR_8821C(x) \
  9467. (((x) >> BIT_SHIFT_TRI_HEAD_ADDR_8821C) & BIT_MASK_TRI_HEAD_ADDR_8821C)
  9468. #define BIT_SET_TRI_HEAD_ADDR_8821C(x, v) \
  9469. (BIT_CLEAR_TRI_HEAD_ADDR_8821C(x) | BIT_TRI_HEAD_ADDR_8821C(v))
  9470. #define BIT_DROP_TH_EN_8821C BIT(8)
  9471. #define BIT_SHIFT_DROP_TH_8821C 0
  9472. #define BIT_MASK_DROP_TH_8821C 0xff
  9473. #define BIT_DROP_TH_8821C(x) \
  9474. (((x) & BIT_MASK_DROP_TH_8821C) << BIT_SHIFT_DROP_TH_8821C)
  9475. #define BITS_DROP_TH_8821C (BIT_MASK_DROP_TH_8821C << BIT_SHIFT_DROP_TH_8821C)
  9476. #define BIT_CLEAR_DROP_TH_8821C(x) ((x) & (~BITS_DROP_TH_8821C))
  9477. #define BIT_GET_DROP_TH_8821C(x) \
  9478. (((x) >> BIT_SHIFT_DROP_TH_8821C) & BIT_MASK_DROP_TH_8821C)
  9479. #define BIT_SET_DROP_TH_8821C(x, v) \
  9480. (BIT_CLEAR_DROP_TH_8821C(x) | BIT_DROP_TH_8821C(v))
  9481. /* 2 REG_NOT_VALID_8821C */
  9482. /* 2 REG_DUMMY_PAGE4_V1_8821C */
  9483. /* 2 REG_MOREDATA_8821C */
  9484. #define BIT_MOREDATA_CTRL2_EN_V1_8821C BIT(3)
  9485. #define BIT_MOREDATA_CTRL1_EN_V1_8821C BIT(2)
  9486. #define BIT_PKTIN_MOREDATA_REPLACE_ENABLE_V1_8821C BIT(0)
  9487. /* 2 REG_Q0_Q1_INFO_8821C */
  9488. #define BIT_QUEUE_MACID_AC_NOT_THE_SAME_8821C BIT(31)
  9489. #define BIT_SHIFT_GTAB_ID_8821C 28
  9490. #define BIT_MASK_GTAB_ID_8821C 0x7
  9491. #define BIT_GTAB_ID_8821C(x) \
  9492. (((x) & BIT_MASK_GTAB_ID_8821C) << BIT_SHIFT_GTAB_ID_8821C)
  9493. #define BITS_GTAB_ID_8821C (BIT_MASK_GTAB_ID_8821C << BIT_SHIFT_GTAB_ID_8821C)
  9494. #define BIT_CLEAR_GTAB_ID_8821C(x) ((x) & (~BITS_GTAB_ID_8821C))
  9495. #define BIT_GET_GTAB_ID_8821C(x) \
  9496. (((x) >> BIT_SHIFT_GTAB_ID_8821C) & BIT_MASK_GTAB_ID_8821C)
  9497. #define BIT_SET_GTAB_ID_8821C(x, v) \
  9498. (BIT_CLEAR_GTAB_ID_8821C(x) | BIT_GTAB_ID_8821C(v))
  9499. #define BIT_SHIFT_AC1_PKT_INFO_8821C 16
  9500. #define BIT_MASK_AC1_PKT_INFO_8821C 0xfff
  9501. #define BIT_AC1_PKT_INFO_8821C(x) \
  9502. (((x) & BIT_MASK_AC1_PKT_INFO_8821C) << BIT_SHIFT_AC1_PKT_INFO_8821C)
  9503. #define BITS_AC1_PKT_INFO_8821C \
  9504. (BIT_MASK_AC1_PKT_INFO_8821C << BIT_SHIFT_AC1_PKT_INFO_8821C)
  9505. #define BIT_CLEAR_AC1_PKT_INFO_8821C(x) ((x) & (~BITS_AC1_PKT_INFO_8821C))
  9506. #define BIT_GET_AC1_PKT_INFO_8821C(x) \
  9507. (((x) >> BIT_SHIFT_AC1_PKT_INFO_8821C) & BIT_MASK_AC1_PKT_INFO_8821C)
  9508. #define BIT_SET_AC1_PKT_INFO_8821C(x, v) \
  9509. (BIT_CLEAR_AC1_PKT_INFO_8821C(x) | BIT_AC1_PKT_INFO_8821C(v))
  9510. #define BIT_QUEUE_MACID_AC_NOT_THE_SAME_V1_8821C BIT(15)
  9511. #define BIT_SHIFT_GTAB_ID_V1_8821C 12
  9512. #define BIT_MASK_GTAB_ID_V1_8821C 0x7
  9513. #define BIT_GTAB_ID_V1_8821C(x) \
  9514. (((x) & BIT_MASK_GTAB_ID_V1_8821C) << BIT_SHIFT_GTAB_ID_V1_8821C)
  9515. #define BITS_GTAB_ID_V1_8821C \
  9516. (BIT_MASK_GTAB_ID_V1_8821C << BIT_SHIFT_GTAB_ID_V1_8821C)
  9517. #define BIT_CLEAR_GTAB_ID_V1_8821C(x) ((x) & (~BITS_GTAB_ID_V1_8821C))
  9518. #define BIT_GET_GTAB_ID_V1_8821C(x) \
  9519. (((x) >> BIT_SHIFT_GTAB_ID_V1_8821C) & BIT_MASK_GTAB_ID_V1_8821C)
  9520. #define BIT_SET_GTAB_ID_V1_8821C(x, v) \
  9521. (BIT_CLEAR_GTAB_ID_V1_8821C(x) | BIT_GTAB_ID_V1_8821C(v))
  9522. #define BIT_SHIFT_AC0_PKT_INFO_8821C 0
  9523. #define BIT_MASK_AC0_PKT_INFO_8821C 0xfff
  9524. #define BIT_AC0_PKT_INFO_8821C(x) \
  9525. (((x) & BIT_MASK_AC0_PKT_INFO_8821C) << BIT_SHIFT_AC0_PKT_INFO_8821C)
  9526. #define BITS_AC0_PKT_INFO_8821C \
  9527. (BIT_MASK_AC0_PKT_INFO_8821C << BIT_SHIFT_AC0_PKT_INFO_8821C)
  9528. #define BIT_CLEAR_AC0_PKT_INFO_8821C(x) ((x) & (~BITS_AC0_PKT_INFO_8821C))
  9529. #define BIT_GET_AC0_PKT_INFO_8821C(x) \
  9530. (((x) >> BIT_SHIFT_AC0_PKT_INFO_8821C) & BIT_MASK_AC0_PKT_INFO_8821C)
  9531. #define BIT_SET_AC0_PKT_INFO_8821C(x, v) \
  9532. (BIT_CLEAR_AC0_PKT_INFO_8821C(x) | BIT_AC0_PKT_INFO_8821C(v))
  9533. /* 2 REG_Q2_Q3_INFO_8821C */
  9534. #define BIT_QUEUE_MACID_AC_NOT_THE_SAME_8821C BIT(31)
  9535. #define BIT_SHIFT_GTAB_ID_8821C 28
  9536. #define BIT_MASK_GTAB_ID_8821C 0x7
  9537. #define BIT_GTAB_ID_8821C(x) \
  9538. (((x) & BIT_MASK_GTAB_ID_8821C) << BIT_SHIFT_GTAB_ID_8821C)
  9539. #define BITS_GTAB_ID_8821C (BIT_MASK_GTAB_ID_8821C << BIT_SHIFT_GTAB_ID_8821C)
  9540. #define BIT_CLEAR_GTAB_ID_8821C(x) ((x) & (~BITS_GTAB_ID_8821C))
  9541. #define BIT_GET_GTAB_ID_8821C(x) \
  9542. (((x) >> BIT_SHIFT_GTAB_ID_8821C) & BIT_MASK_GTAB_ID_8821C)
  9543. #define BIT_SET_GTAB_ID_8821C(x, v) \
  9544. (BIT_CLEAR_GTAB_ID_8821C(x) | BIT_GTAB_ID_8821C(v))
  9545. #define BIT_SHIFT_AC3_PKT_INFO_8821C 16
  9546. #define BIT_MASK_AC3_PKT_INFO_8821C 0xfff
  9547. #define BIT_AC3_PKT_INFO_8821C(x) \
  9548. (((x) & BIT_MASK_AC3_PKT_INFO_8821C) << BIT_SHIFT_AC3_PKT_INFO_8821C)
  9549. #define BITS_AC3_PKT_INFO_8821C \
  9550. (BIT_MASK_AC3_PKT_INFO_8821C << BIT_SHIFT_AC3_PKT_INFO_8821C)
  9551. #define BIT_CLEAR_AC3_PKT_INFO_8821C(x) ((x) & (~BITS_AC3_PKT_INFO_8821C))
  9552. #define BIT_GET_AC3_PKT_INFO_8821C(x) \
  9553. (((x) >> BIT_SHIFT_AC3_PKT_INFO_8821C) & BIT_MASK_AC3_PKT_INFO_8821C)
  9554. #define BIT_SET_AC3_PKT_INFO_8821C(x, v) \
  9555. (BIT_CLEAR_AC3_PKT_INFO_8821C(x) | BIT_AC3_PKT_INFO_8821C(v))
  9556. #define BIT_QUEUE_MACID_AC_NOT_THE_SAME_V1_8821C BIT(15)
  9557. #define BIT_SHIFT_GTAB_ID_V1_8821C 12
  9558. #define BIT_MASK_GTAB_ID_V1_8821C 0x7
  9559. #define BIT_GTAB_ID_V1_8821C(x) \
  9560. (((x) & BIT_MASK_GTAB_ID_V1_8821C) << BIT_SHIFT_GTAB_ID_V1_8821C)
  9561. #define BITS_GTAB_ID_V1_8821C \
  9562. (BIT_MASK_GTAB_ID_V1_8821C << BIT_SHIFT_GTAB_ID_V1_8821C)
  9563. #define BIT_CLEAR_GTAB_ID_V1_8821C(x) ((x) & (~BITS_GTAB_ID_V1_8821C))
  9564. #define BIT_GET_GTAB_ID_V1_8821C(x) \
  9565. (((x) >> BIT_SHIFT_GTAB_ID_V1_8821C) & BIT_MASK_GTAB_ID_V1_8821C)
  9566. #define BIT_SET_GTAB_ID_V1_8821C(x, v) \
  9567. (BIT_CLEAR_GTAB_ID_V1_8821C(x) | BIT_GTAB_ID_V1_8821C(v))
  9568. #define BIT_SHIFT_AC2_PKT_INFO_8821C 0
  9569. #define BIT_MASK_AC2_PKT_INFO_8821C 0xfff
  9570. #define BIT_AC2_PKT_INFO_8821C(x) \
  9571. (((x) & BIT_MASK_AC2_PKT_INFO_8821C) << BIT_SHIFT_AC2_PKT_INFO_8821C)
  9572. #define BITS_AC2_PKT_INFO_8821C \
  9573. (BIT_MASK_AC2_PKT_INFO_8821C << BIT_SHIFT_AC2_PKT_INFO_8821C)
  9574. #define BIT_CLEAR_AC2_PKT_INFO_8821C(x) ((x) & (~BITS_AC2_PKT_INFO_8821C))
  9575. #define BIT_GET_AC2_PKT_INFO_8821C(x) \
  9576. (((x) >> BIT_SHIFT_AC2_PKT_INFO_8821C) & BIT_MASK_AC2_PKT_INFO_8821C)
  9577. #define BIT_SET_AC2_PKT_INFO_8821C(x, v) \
  9578. (BIT_CLEAR_AC2_PKT_INFO_8821C(x) | BIT_AC2_PKT_INFO_8821C(v))
  9579. /* 2 REG_Q4_Q5_INFO_8821C */
  9580. #define BIT_QUEUE_MACID_AC_NOT_THE_SAME_8821C BIT(31)
  9581. #define BIT_SHIFT_GTAB_ID_8821C 28
  9582. #define BIT_MASK_GTAB_ID_8821C 0x7
  9583. #define BIT_GTAB_ID_8821C(x) \
  9584. (((x) & BIT_MASK_GTAB_ID_8821C) << BIT_SHIFT_GTAB_ID_8821C)
  9585. #define BITS_GTAB_ID_8821C (BIT_MASK_GTAB_ID_8821C << BIT_SHIFT_GTAB_ID_8821C)
  9586. #define BIT_CLEAR_GTAB_ID_8821C(x) ((x) & (~BITS_GTAB_ID_8821C))
  9587. #define BIT_GET_GTAB_ID_8821C(x) \
  9588. (((x) >> BIT_SHIFT_GTAB_ID_8821C) & BIT_MASK_GTAB_ID_8821C)
  9589. #define BIT_SET_GTAB_ID_8821C(x, v) \
  9590. (BIT_CLEAR_GTAB_ID_8821C(x) | BIT_GTAB_ID_8821C(v))
  9591. #define BIT_SHIFT_AC5_PKT_INFO_8821C 16
  9592. #define BIT_MASK_AC5_PKT_INFO_8821C 0xfff
  9593. #define BIT_AC5_PKT_INFO_8821C(x) \
  9594. (((x) & BIT_MASK_AC5_PKT_INFO_8821C) << BIT_SHIFT_AC5_PKT_INFO_8821C)
  9595. #define BITS_AC5_PKT_INFO_8821C \
  9596. (BIT_MASK_AC5_PKT_INFO_8821C << BIT_SHIFT_AC5_PKT_INFO_8821C)
  9597. #define BIT_CLEAR_AC5_PKT_INFO_8821C(x) ((x) & (~BITS_AC5_PKT_INFO_8821C))
  9598. #define BIT_GET_AC5_PKT_INFO_8821C(x) \
  9599. (((x) >> BIT_SHIFT_AC5_PKT_INFO_8821C) & BIT_MASK_AC5_PKT_INFO_8821C)
  9600. #define BIT_SET_AC5_PKT_INFO_8821C(x, v) \
  9601. (BIT_CLEAR_AC5_PKT_INFO_8821C(x) | BIT_AC5_PKT_INFO_8821C(v))
  9602. #define BIT_QUEUE_MACID_AC_NOT_THE_SAME_V1_8821C BIT(15)
  9603. #define BIT_SHIFT_GTAB_ID_V1_8821C 12
  9604. #define BIT_MASK_GTAB_ID_V1_8821C 0x7
  9605. #define BIT_GTAB_ID_V1_8821C(x) \
  9606. (((x) & BIT_MASK_GTAB_ID_V1_8821C) << BIT_SHIFT_GTAB_ID_V1_8821C)
  9607. #define BITS_GTAB_ID_V1_8821C \
  9608. (BIT_MASK_GTAB_ID_V1_8821C << BIT_SHIFT_GTAB_ID_V1_8821C)
  9609. #define BIT_CLEAR_GTAB_ID_V1_8821C(x) ((x) & (~BITS_GTAB_ID_V1_8821C))
  9610. #define BIT_GET_GTAB_ID_V1_8821C(x) \
  9611. (((x) >> BIT_SHIFT_GTAB_ID_V1_8821C) & BIT_MASK_GTAB_ID_V1_8821C)
  9612. #define BIT_SET_GTAB_ID_V1_8821C(x, v) \
  9613. (BIT_CLEAR_GTAB_ID_V1_8821C(x) | BIT_GTAB_ID_V1_8821C(v))
  9614. #define BIT_SHIFT_AC4_PKT_INFO_8821C 0
  9615. #define BIT_MASK_AC4_PKT_INFO_8821C 0xfff
  9616. #define BIT_AC4_PKT_INFO_8821C(x) \
  9617. (((x) & BIT_MASK_AC4_PKT_INFO_8821C) << BIT_SHIFT_AC4_PKT_INFO_8821C)
  9618. #define BITS_AC4_PKT_INFO_8821C \
  9619. (BIT_MASK_AC4_PKT_INFO_8821C << BIT_SHIFT_AC4_PKT_INFO_8821C)
  9620. #define BIT_CLEAR_AC4_PKT_INFO_8821C(x) ((x) & (~BITS_AC4_PKT_INFO_8821C))
  9621. #define BIT_GET_AC4_PKT_INFO_8821C(x) \
  9622. (((x) >> BIT_SHIFT_AC4_PKT_INFO_8821C) & BIT_MASK_AC4_PKT_INFO_8821C)
  9623. #define BIT_SET_AC4_PKT_INFO_8821C(x, v) \
  9624. (BIT_CLEAR_AC4_PKT_INFO_8821C(x) | BIT_AC4_PKT_INFO_8821C(v))
  9625. /* 2 REG_Q6_Q7_INFO_8821C */
  9626. #define BIT_QUEUE_MACID_AC_NOT_THE_SAME_8821C BIT(31)
  9627. #define BIT_SHIFT_GTAB_ID_8821C 28
  9628. #define BIT_MASK_GTAB_ID_8821C 0x7
  9629. #define BIT_GTAB_ID_8821C(x) \
  9630. (((x) & BIT_MASK_GTAB_ID_8821C) << BIT_SHIFT_GTAB_ID_8821C)
  9631. #define BITS_GTAB_ID_8821C (BIT_MASK_GTAB_ID_8821C << BIT_SHIFT_GTAB_ID_8821C)
  9632. #define BIT_CLEAR_GTAB_ID_8821C(x) ((x) & (~BITS_GTAB_ID_8821C))
  9633. #define BIT_GET_GTAB_ID_8821C(x) \
  9634. (((x) >> BIT_SHIFT_GTAB_ID_8821C) & BIT_MASK_GTAB_ID_8821C)
  9635. #define BIT_SET_GTAB_ID_8821C(x, v) \
  9636. (BIT_CLEAR_GTAB_ID_8821C(x) | BIT_GTAB_ID_8821C(v))
  9637. #define BIT_SHIFT_AC7_PKT_INFO_8821C 16
  9638. #define BIT_MASK_AC7_PKT_INFO_8821C 0xfff
  9639. #define BIT_AC7_PKT_INFO_8821C(x) \
  9640. (((x) & BIT_MASK_AC7_PKT_INFO_8821C) << BIT_SHIFT_AC7_PKT_INFO_8821C)
  9641. #define BITS_AC7_PKT_INFO_8821C \
  9642. (BIT_MASK_AC7_PKT_INFO_8821C << BIT_SHIFT_AC7_PKT_INFO_8821C)
  9643. #define BIT_CLEAR_AC7_PKT_INFO_8821C(x) ((x) & (~BITS_AC7_PKT_INFO_8821C))
  9644. #define BIT_GET_AC7_PKT_INFO_8821C(x) \
  9645. (((x) >> BIT_SHIFT_AC7_PKT_INFO_8821C) & BIT_MASK_AC7_PKT_INFO_8821C)
  9646. #define BIT_SET_AC7_PKT_INFO_8821C(x, v) \
  9647. (BIT_CLEAR_AC7_PKT_INFO_8821C(x) | BIT_AC7_PKT_INFO_8821C(v))
  9648. #define BIT_QUEUE_MACID_AC_NOT_THE_SAME_V1_8821C BIT(15)
  9649. #define BIT_SHIFT_GTAB_ID_V1_8821C 12
  9650. #define BIT_MASK_GTAB_ID_V1_8821C 0x7
  9651. #define BIT_GTAB_ID_V1_8821C(x) \
  9652. (((x) & BIT_MASK_GTAB_ID_V1_8821C) << BIT_SHIFT_GTAB_ID_V1_8821C)
  9653. #define BITS_GTAB_ID_V1_8821C \
  9654. (BIT_MASK_GTAB_ID_V1_8821C << BIT_SHIFT_GTAB_ID_V1_8821C)
  9655. #define BIT_CLEAR_GTAB_ID_V1_8821C(x) ((x) & (~BITS_GTAB_ID_V1_8821C))
  9656. #define BIT_GET_GTAB_ID_V1_8821C(x) \
  9657. (((x) >> BIT_SHIFT_GTAB_ID_V1_8821C) & BIT_MASK_GTAB_ID_V1_8821C)
  9658. #define BIT_SET_GTAB_ID_V1_8821C(x, v) \
  9659. (BIT_CLEAR_GTAB_ID_V1_8821C(x) | BIT_GTAB_ID_V1_8821C(v))
  9660. #define BIT_SHIFT_AC6_PKT_INFO_8821C 0
  9661. #define BIT_MASK_AC6_PKT_INFO_8821C 0xfff
  9662. #define BIT_AC6_PKT_INFO_8821C(x) \
  9663. (((x) & BIT_MASK_AC6_PKT_INFO_8821C) << BIT_SHIFT_AC6_PKT_INFO_8821C)
  9664. #define BITS_AC6_PKT_INFO_8821C \
  9665. (BIT_MASK_AC6_PKT_INFO_8821C << BIT_SHIFT_AC6_PKT_INFO_8821C)
  9666. #define BIT_CLEAR_AC6_PKT_INFO_8821C(x) ((x) & (~BITS_AC6_PKT_INFO_8821C))
  9667. #define BIT_GET_AC6_PKT_INFO_8821C(x) \
  9668. (((x) >> BIT_SHIFT_AC6_PKT_INFO_8821C) & BIT_MASK_AC6_PKT_INFO_8821C)
  9669. #define BIT_SET_AC6_PKT_INFO_8821C(x, v) \
  9670. (BIT_CLEAR_AC6_PKT_INFO_8821C(x) | BIT_AC6_PKT_INFO_8821C(v))
  9671. /* 2 REG_MGQ_HIQ_INFO_8821C */
  9672. #define BIT_SHIFT_HIQ_PKT_INFO_8821C 16
  9673. #define BIT_MASK_HIQ_PKT_INFO_8821C 0xfff
  9674. #define BIT_HIQ_PKT_INFO_8821C(x) \
  9675. (((x) & BIT_MASK_HIQ_PKT_INFO_8821C) << BIT_SHIFT_HIQ_PKT_INFO_8821C)
  9676. #define BITS_HIQ_PKT_INFO_8821C \
  9677. (BIT_MASK_HIQ_PKT_INFO_8821C << BIT_SHIFT_HIQ_PKT_INFO_8821C)
  9678. #define BIT_CLEAR_HIQ_PKT_INFO_8821C(x) ((x) & (~BITS_HIQ_PKT_INFO_8821C))
  9679. #define BIT_GET_HIQ_PKT_INFO_8821C(x) \
  9680. (((x) >> BIT_SHIFT_HIQ_PKT_INFO_8821C) & BIT_MASK_HIQ_PKT_INFO_8821C)
  9681. #define BIT_SET_HIQ_PKT_INFO_8821C(x, v) \
  9682. (BIT_CLEAR_HIQ_PKT_INFO_8821C(x) | BIT_HIQ_PKT_INFO_8821C(v))
  9683. #define BIT_SHIFT_MGQ_PKT_INFO_8821C 0
  9684. #define BIT_MASK_MGQ_PKT_INFO_8821C 0xfff
  9685. #define BIT_MGQ_PKT_INFO_8821C(x) \
  9686. (((x) & BIT_MASK_MGQ_PKT_INFO_8821C) << BIT_SHIFT_MGQ_PKT_INFO_8821C)
  9687. #define BITS_MGQ_PKT_INFO_8821C \
  9688. (BIT_MASK_MGQ_PKT_INFO_8821C << BIT_SHIFT_MGQ_PKT_INFO_8821C)
  9689. #define BIT_CLEAR_MGQ_PKT_INFO_8821C(x) ((x) & (~BITS_MGQ_PKT_INFO_8821C))
  9690. #define BIT_GET_MGQ_PKT_INFO_8821C(x) \
  9691. (((x) >> BIT_SHIFT_MGQ_PKT_INFO_8821C) & BIT_MASK_MGQ_PKT_INFO_8821C)
  9692. #define BIT_SET_MGQ_PKT_INFO_8821C(x, v) \
  9693. (BIT_CLEAR_MGQ_PKT_INFO_8821C(x) | BIT_MGQ_PKT_INFO_8821C(v))
  9694. /* 2 REG_CMDQ_BCNQ_INFO_8821C */
  9695. #define BIT_SHIFT_CMDQ_PKT_INFO_8821C 16
  9696. #define BIT_MASK_CMDQ_PKT_INFO_8821C 0xfff
  9697. #define BIT_CMDQ_PKT_INFO_8821C(x) \
  9698. (((x) & BIT_MASK_CMDQ_PKT_INFO_8821C) << BIT_SHIFT_CMDQ_PKT_INFO_8821C)
  9699. #define BITS_CMDQ_PKT_INFO_8821C \
  9700. (BIT_MASK_CMDQ_PKT_INFO_8821C << BIT_SHIFT_CMDQ_PKT_INFO_8821C)
  9701. #define BIT_CLEAR_CMDQ_PKT_INFO_8821C(x) ((x) & (~BITS_CMDQ_PKT_INFO_8821C))
  9702. #define BIT_GET_CMDQ_PKT_INFO_8821C(x) \
  9703. (((x) >> BIT_SHIFT_CMDQ_PKT_INFO_8821C) & BIT_MASK_CMDQ_PKT_INFO_8821C)
  9704. #define BIT_SET_CMDQ_PKT_INFO_8821C(x, v) \
  9705. (BIT_CLEAR_CMDQ_PKT_INFO_8821C(x) | BIT_CMDQ_PKT_INFO_8821C(v))
  9706. #define BIT_SHIFT_BCNQ_PKT_INFO_8821C 0
  9707. #define BIT_MASK_BCNQ_PKT_INFO_8821C 0xfff
  9708. #define BIT_BCNQ_PKT_INFO_8821C(x) \
  9709. (((x) & BIT_MASK_BCNQ_PKT_INFO_8821C) << BIT_SHIFT_BCNQ_PKT_INFO_8821C)
  9710. #define BITS_BCNQ_PKT_INFO_8821C \
  9711. (BIT_MASK_BCNQ_PKT_INFO_8821C << BIT_SHIFT_BCNQ_PKT_INFO_8821C)
  9712. #define BIT_CLEAR_BCNQ_PKT_INFO_8821C(x) ((x) & (~BITS_BCNQ_PKT_INFO_8821C))
  9713. #define BIT_GET_BCNQ_PKT_INFO_8821C(x) \
  9714. (((x) >> BIT_SHIFT_BCNQ_PKT_INFO_8821C) & BIT_MASK_BCNQ_PKT_INFO_8821C)
  9715. #define BIT_SET_BCNQ_PKT_INFO_8821C(x, v) \
  9716. (BIT_CLEAR_BCNQ_PKT_INFO_8821C(x) | BIT_BCNQ_PKT_INFO_8821C(v))
  9717. /* 2 REG_USEREG_SETTING_8821C */
  9718. #define BIT_NDPA_USEREG_8821C BIT(21)
  9719. #define BIT_SHIFT_RETRY_USEREG_8821C 19
  9720. #define BIT_MASK_RETRY_USEREG_8821C 0x3
  9721. #define BIT_RETRY_USEREG_8821C(x) \
  9722. (((x) & BIT_MASK_RETRY_USEREG_8821C) << BIT_SHIFT_RETRY_USEREG_8821C)
  9723. #define BITS_RETRY_USEREG_8821C \
  9724. (BIT_MASK_RETRY_USEREG_8821C << BIT_SHIFT_RETRY_USEREG_8821C)
  9725. #define BIT_CLEAR_RETRY_USEREG_8821C(x) ((x) & (~BITS_RETRY_USEREG_8821C))
  9726. #define BIT_GET_RETRY_USEREG_8821C(x) \
  9727. (((x) >> BIT_SHIFT_RETRY_USEREG_8821C) & BIT_MASK_RETRY_USEREG_8821C)
  9728. #define BIT_SET_RETRY_USEREG_8821C(x, v) \
  9729. (BIT_CLEAR_RETRY_USEREG_8821C(x) | BIT_RETRY_USEREG_8821C(v))
  9730. #define BIT_SHIFT_TRYPKT_USEREG_8821C 17
  9731. #define BIT_MASK_TRYPKT_USEREG_8821C 0x3
  9732. #define BIT_TRYPKT_USEREG_8821C(x) \
  9733. (((x) & BIT_MASK_TRYPKT_USEREG_8821C) << BIT_SHIFT_TRYPKT_USEREG_8821C)
  9734. #define BITS_TRYPKT_USEREG_8821C \
  9735. (BIT_MASK_TRYPKT_USEREG_8821C << BIT_SHIFT_TRYPKT_USEREG_8821C)
  9736. #define BIT_CLEAR_TRYPKT_USEREG_8821C(x) ((x) & (~BITS_TRYPKT_USEREG_8821C))
  9737. #define BIT_GET_TRYPKT_USEREG_8821C(x) \
  9738. (((x) >> BIT_SHIFT_TRYPKT_USEREG_8821C) & BIT_MASK_TRYPKT_USEREG_8821C)
  9739. #define BIT_SET_TRYPKT_USEREG_8821C(x, v) \
  9740. (BIT_CLEAR_TRYPKT_USEREG_8821C(x) | BIT_TRYPKT_USEREG_8821C(v))
  9741. #define BIT_CTLPKT_USEREG_8821C BIT(16)
  9742. /* 2 REG_AESIV_SETTING_8821C */
  9743. #define BIT_SHIFT_AESIV_OFFSET_8821C 0
  9744. #define BIT_MASK_AESIV_OFFSET_8821C 0xfff
  9745. #define BIT_AESIV_OFFSET_8821C(x) \
  9746. (((x) & BIT_MASK_AESIV_OFFSET_8821C) << BIT_SHIFT_AESIV_OFFSET_8821C)
  9747. #define BITS_AESIV_OFFSET_8821C \
  9748. (BIT_MASK_AESIV_OFFSET_8821C << BIT_SHIFT_AESIV_OFFSET_8821C)
  9749. #define BIT_CLEAR_AESIV_OFFSET_8821C(x) ((x) & (~BITS_AESIV_OFFSET_8821C))
  9750. #define BIT_GET_AESIV_OFFSET_8821C(x) \
  9751. (((x) >> BIT_SHIFT_AESIV_OFFSET_8821C) & BIT_MASK_AESIV_OFFSET_8821C)
  9752. #define BIT_SET_AESIV_OFFSET_8821C(x, v) \
  9753. (BIT_CLEAR_AESIV_OFFSET_8821C(x) | BIT_AESIV_OFFSET_8821C(v))
  9754. /* 2 REG_BF0_TIME_SETTING_8821C */
  9755. #define BIT_BF0_TIMER_SET_8821C BIT(31)
  9756. #define BIT_BF0_TIMER_CLR_8821C BIT(30)
  9757. #define BIT_BF0_UPDATE_EN_8821C BIT(29)
  9758. #define BIT_BF0_TIMER_EN_8821C BIT(28)
  9759. #define BIT_SHIFT_BF0_PRETIME_OVER_8821C 16
  9760. #define BIT_MASK_BF0_PRETIME_OVER_8821C 0xfff
  9761. #define BIT_BF0_PRETIME_OVER_8821C(x) \
  9762. (((x) & BIT_MASK_BF0_PRETIME_OVER_8821C) \
  9763. << BIT_SHIFT_BF0_PRETIME_OVER_8821C)
  9764. #define BITS_BF0_PRETIME_OVER_8821C \
  9765. (BIT_MASK_BF0_PRETIME_OVER_8821C << BIT_SHIFT_BF0_PRETIME_OVER_8821C)
  9766. #define BIT_CLEAR_BF0_PRETIME_OVER_8821C(x) \
  9767. ((x) & (~BITS_BF0_PRETIME_OVER_8821C))
  9768. #define BIT_GET_BF0_PRETIME_OVER_8821C(x) \
  9769. (((x) >> BIT_SHIFT_BF0_PRETIME_OVER_8821C) & \
  9770. BIT_MASK_BF0_PRETIME_OVER_8821C)
  9771. #define BIT_SET_BF0_PRETIME_OVER_8821C(x, v) \
  9772. (BIT_CLEAR_BF0_PRETIME_OVER_8821C(x) | BIT_BF0_PRETIME_OVER_8821C(v))
  9773. #define BIT_SHIFT_BF0_LIFETIME_8821C 0
  9774. #define BIT_MASK_BF0_LIFETIME_8821C 0xffff
  9775. #define BIT_BF0_LIFETIME_8821C(x) \
  9776. (((x) & BIT_MASK_BF0_LIFETIME_8821C) << BIT_SHIFT_BF0_LIFETIME_8821C)
  9777. #define BITS_BF0_LIFETIME_8821C \
  9778. (BIT_MASK_BF0_LIFETIME_8821C << BIT_SHIFT_BF0_LIFETIME_8821C)
  9779. #define BIT_CLEAR_BF0_LIFETIME_8821C(x) ((x) & (~BITS_BF0_LIFETIME_8821C))
  9780. #define BIT_GET_BF0_LIFETIME_8821C(x) \
  9781. (((x) >> BIT_SHIFT_BF0_LIFETIME_8821C) & BIT_MASK_BF0_LIFETIME_8821C)
  9782. #define BIT_SET_BF0_LIFETIME_8821C(x, v) \
  9783. (BIT_CLEAR_BF0_LIFETIME_8821C(x) | BIT_BF0_LIFETIME_8821C(v))
  9784. /* 2 REG_BF1_TIME_SETTING_8821C */
  9785. #define BIT_BF1_TIMER_SET_8821C BIT(31)
  9786. #define BIT_BF1_TIMER_CLR_8821C BIT(30)
  9787. #define BIT_BF1_UPDATE_EN_8821C BIT(29)
  9788. #define BIT_BF1_TIMER_EN_8821C BIT(28)
  9789. #define BIT_SHIFT_BF1_PRETIME_OVER_8821C 16
  9790. #define BIT_MASK_BF1_PRETIME_OVER_8821C 0xfff
  9791. #define BIT_BF1_PRETIME_OVER_8821C(x) \
  9792. (((x) & BIT_MASK_BF1_PRETIME_OVER_8821C) \
  9793. << BIT_SHIFT_BF1_PRETIME_OVER_8821C)
  9794. #define BITS_BF1_PRETIME_OVER_8821C \
  9795. (BIT_MASK_BF1_PRETIME_OVER_8821C << BIT_SHIFT_BF1_PRETIME_OVER_8821C)
  9796. #define BIT_CLEAR_BF1_PRETIME_OVER_8821C(x) \
  9797. ((x) & (~BITS_BF1_PRETIME_OVER_8821C))
  9798. #define BIT_GET_BF1_PRETIME_OVER_8821C(x) \
  9799. (((x) >> BIT_SHIFT_BF1_PRETIME_OVER_8821C) & \
  9800. BIT_MASK_BF1_PRETIME_OVER_8821C)
  9801. #define BIT_SET_BF1_PRETIME_OVER_8821C(x, v) \
  9802. (BIT_CLEAR_BF1_PRETIME_OVER_8821C(x) | BIT_BF1_PRETIME_OVER_8821C(v))
  9803. #define BIT_SHIFT_BF1_LIFETIME_8821C 0
  9804. #define BIT_MASK_BF1_LIFETIME_8821C 0xffff
  9805. #define BIT_BF1_LIFETIME_8821C(x) \
  9806. (((x) & BIT_MASK_BF1_LIFETIME_8821C) << BIT_SHIFT_BF1_LIFETIME_8821C)
  9807. #define BITS_BF1_LIFETIME_8821C \
  9808. (BIT_MASK_BF1_LIFETIME_8821C << BIT_SHIFT_BF1_LIFETIME_8821C)
  9809. #define BIT_CLEAR_BF1_LIFETIME_8821C(x) ((x) & (~BITS_BF1_LIFETIME_8821C))
  9810. #define BIT_GET_BF1_LIFETIME_8821C(x) \
  9811. (((x) >> BIT_SHIFT_BF1_LIFETIME_8821C) & BIT_MASK_BF1_LIFETIME_8821C)
  9812. #define BIT_SET_BF1_LIFETIME_8821C(x, v) \
  9813. (BIT_CLEAR_BF1_LIFETIME_8821C(x) | BIT_BF1_LIFETIME_8821C(v))
  9814. /* 2 REG_BF_TIMEOUT_EN_8821C */
  9815. #define BIT_EN_VHT_LDPC_8821C BIT(9)
  9816. #define BIT_EN_HT_LDPC_8821C BIT(8)
  9817. #define BIT_BF1_TIMEOUT_EN_8821C BIT(1)
  9818. #define BIT_BF0_TIMEOUT_EN_8821C BIT(0)
  9819. /* 2 REG_MACID_RELEASE0_8821C */
  9820. #define BIT_SHIFT_MACID31_0_RELEASE_8821C 0
  9821. #define BIT_MASK_MACID31_0_RELEASE_8821C 0xffffffffL
  9822. #define BIT_MACID31_0_RELEASE_8821C(x) \
  9823. (((x) & BIT_MASK_MACID31_0_RELEASE_8821C) \
  9824. << BIT_SHIFT_MACID31_0_RELEASE_8821C)
  9825. #define BITS_MACID31_0_RELEASE_8821C \
  9826. (BIT_MASK_MACID31_0_RELEASE_8821C << BIT_SHIFT_MACID31_0_RELEASE_8821C)
  9827. #define BIT_CLEAR_MACID31_0_RELEASE_8821C(x) \
  9828. ((x) & (~BITS_MACID31_0_RELEASE_8821C))
  9829. #define BIT_GET_MACID31_0_RELEASE_8821C(x) \
  9830. (((x) >> BIT_SHIFT_MACID31_0_RELEASE_8821C) & \
  9831. BIT_MASK_MACID31_0_RELEASE_8821C)
  9832. #define BIT_SET_MACID31_0_RELEASE_8821C(x, v) \
  9833. (BIT_CLEAR_MACID31_0_RELEASE_8821C(x) | BIT_MACID31_0_RELEASE_8821C(v))
  9834. /* 2 REG_MACID_RELEASE1_8821C */
  9835. #define BIT_SHIFT_MACID63_32_RELEASE_8821C 0
  9836. #define BIT_MASK_MACID63_32_RELEASE_8821C 0xffffffffL
  9837. #define BIT_MACID63_32_RELEASE_8821C(x) \
  9838. (((x) & BIT_MASK_MACID63_32_RELEASE_8821C) \
  9839. << BIT_SHIFT_MACID63_32_RELEASE_8821C)
  9840. #define BITS_MACID63_32_RELEASE_8821C \
  9841. (BIT_MASK_MACID63_32_RELEASE_8821C \
  9842. << BIT_SHIFT_MACID63_32_RELEASE_8821C)
  9843. #define BIT_CLEAR_MACID63_32_RELEASE_8821C(x) \
  9844. ((x) & (~BITS_MACID63_32_RELEASE_8821C))
  9845. #define BIT_GET_MACID63_32_RELEASE_8821C(x) \
  9846. (((x) >> BIT_SHIFT_MACID63_32_RELEASE_8821C) & \
  9847. BIT_MASK_MACID63_32_RELEASE_8821C)
  9848. #define BIT_SET_MACID63_32_RELEASE_8821C(x, v) \
  9849. (BIT_CLEAR_MACID63_32_RELEASE_8821C(x) | \
  9850. BIT_MACID63_32_RELEASE_8821C(v))
  9851. /* 2 REG_MACID_RELEASE2_8821C */
  9852. #define BIT_SHIFT_MACID95_64_RELEASE_8821C 0
  9853. #define BIT_MASK_MACID95_64_RELEASE_8821C 0xffffffffL
  9854. #define BIT_MACID95_64_RELEASE_8821C(x) \
  9855. (((x) & BIT_MASK_MACID95_64_RELEASE_8821C) \
  9856. << BIT_SHIFT_MACID95_64_RELEASE_8821C)
  9857. #define BITS_MACID95_64_RELEASE_8821C \
  9858. (BIT_MASK_MACID95_64_RELEASE_8821C \
  9859. << BIT_SHIFT_MACID95_64_RELEASE_8821C)
  9860. #define BIT_CLEAR_MACID95_64_RELEASE_8821C(x) \
  9861. ((x) & (~BITS_MACID95_64_RELEASE_8821C))
  9862. #define BIT_GET_MACID95_64_RELEASE_8821C(x) \
  9863. (((x) >> BIT_SHIFT_MACID95_64_RELEASE_8821C) & \
  9864. BIT_MASK_MACID95_64_RELEASE_8821C)
  9865. #define BIT_SET_MACID95_64_RELEASE_8821C(x, v) \
  9866. (BIT_CLEAR_MACID95_64_RELEASE_8821C(x) | \
  9867. BIT_MACID95_64_RELEASE_8821C(v))
  9868. /* 2 REG_MACID_RELEASE3_8821C */
  9869. #define BIT_SHIFT_MACID127_96_RELEASE_8821C 0
  9870. #define BIT_MASK_MACID127_96_RELEASE_8821C 0xffffffffL
  9871. #define BIT_MACID127_96_RELEASE_8821C(x) \
  9872. (((x) & BIT_MASK_MACID127_96_RELEASE_8821C) \
  9873. << BIT_SHIFT_MACID127_96_RELEASE_8821C)
  9874. #define BITS_MACID127_96_RELEASE_8821C \
  9875. (BIT_MASK_MACID127_96_RELEASE_8821C \
  9876. << BIT_SHIFT_MACID127_96_RELEASE_8821C)
  9877. #define BIT_CLEAR_MACID127_96_RELEASE_8821C(x) \
  9878. ((x) & (~BITS_MACID127_96_RELEASE_8821C))
  9879. #define BIT_GET_MACID127_96_RELEASE_8821C(x) \
  9880. (((x) >> BIT_SHIFT_MACID127_96_RELEASE_8821C) & \
  9881. BIT_MASK_MACID127_96_RELEASE_8821C)
  9882. #define BIT_SET_MACID127_96_RELEASE_8821C(x, v) \
  9883. (BIT_CLEAR_MACID127_96_RELEASE_8821C(x) | \
  9884. BIT_MACID127_96_RELEASE_8821C(v))
  9885. /* 2 REG_MACID_RELEASE_SETTING_8821C */
  9886. #define BIT_MACID_VALUE_8821C BIT(7)
  9887. #define BIT_SHIFT_MACID_OFFSET_8821C 0
  9888. #define BIT_MASK_MACID_OFFSET_8821C 0x7f
  9889. #define BIT_MACID_OFFSET_8821C(x) \
  9890. (((x) & BIT_MASK_MACID_OFFSET_8821C) << BIT_SHIFT_MACID_OFFSET_8821C)
  9891. #define BITS_MACID_OFFSET_8821C \
  9892. (BIT_MASK_MACID_OFFSET_8821C << BIT_SHIFT_MACID_OFFSET_8821C)
  9893. #define BIT_CLEAR_MACID_OFFSET_8821C(x) ((x) & (~BITS_MACID_OFFSET_8821C))
  9894. #define BIT_GET_MACID_OFFSET_8821C(x) \
  9895. (((x) >> BIT_SHIFT_MACID_OFFSET_8821C) & BIT_MASK_MACID_OFFSET_8821C)
  9896. #define BIT_SET_MACID_OFFSET_8821C(x, v) \
  9897. (BIT_CLEAR_MACID_OFFSET_8821C(x) | BIT_MACID_OFFSET_8821C(v))
  9898. /* 2 REG_FAST_EDCA_VOVI_SETTING_8821C */
  9899. #define BIT_SHIFT_VI_FAST_EDCA_TO_8821C 24
  9900. #define BIT_MASK_VI_FAST_EDCA_TO_8821C 0xff
  9901. #define BIT_VI_FAST_EDCA_TO_8821C(x) \
  9902. (((x) & BIT_MASK_VI_FAST_EDCA_TO_8821C) \
  9903. << BIT_SHIFT_VI_FAST_EDCA_TO_8821C)
  9904. #define BITS_VI_FAST_EDCA_TO_8821C \
  9905. (BIT_MASK_VI_FAST_EDCA_TO_8821C << BIT_SHIFT_VI_FAST_EDCA_TO_8821C)
  9906. #define BIT_CLEAR_VI_FAST_EDCA_TO_8821C(x) ((x) & (~BITS_VI_FAST_EDCA_TO_8821C))
  9907. #define BIT_GET_VI_FAST_EDCA_TO_8821C(x) \
  9908. (((x) >> BIT_SHIFT_VI_FAST_EDCA_TO_8821C) & \
  9909. BIT_MASK_VI_FAST_EDCA_TO_8821C)
  9910. #define BIT_SET_VI_FAST_EDCA_TO_8821C(x, v) \
  9911. (BIT_CLEAR_VI_FAST_EDCA_TO_8821C(x) | BIT_VI_FAST_EDCA_TO_8821C(v))
  9912. #define BIT_VI_THRESHOLD_SEL_8821C BIT(23)
  9913. #define BIT_SHIFT_VI_FAST_EDCA_PKT_TH_8821C 16
  9914. #define BIT_MASK_VI_FAST_EDCA_PKT_TH_8821C 0x7f
  9915. #define BIT_VI_FAST_EDCA_PKT_TH_8821C(x) \
  9916. (((x) & BIT_MASK_VI_FAST_EDCA_PKT_TH_8821C) \
  9917. << BIT_SHIFT_VI_FAST_EDCA_PKT_TH_8821C)
  9918. #define BITS_VI_FAST_EDCA_PKT_TH_8821C \
  9919. (BIT_MASK_VI_FAST_EDCA_PKT_TH_8821C \
  9920. << BIT_SHIFT_VI_FAST_EDCA_PKT_TH_8821C)
  9921. #define BIT_CLEAR_VI_FAST_EDCA_PKT_TH_8821C(x) \
  9922. ((x) & (~BITS_VI_FAST_EDCA_PKT_TH_8821C))
  9923. #define BIT_GET_VI_FAST_EDCA_PKT_TH_8821C(x) \
  9924. (((x) >> BIT_SHIFT_VI_FAST_EDCA_PKT_TH_8821C) & \
  9925. BIT_MASK_VI_FAST_EDCA_PKT_TH_8821C)
  9926. #define BIT_SET_VI_FAST_EDCA_PKT_TH_8821C(x, v) \
  9927. (BIT_CLEAR_VI_FAST_EDCA_PKT_TH_8821C(x) | \
  9928. BIT_VI_FAST_EDCA_PKT_TH_8821C(v))
  9929. #define BIT_SHIFT_VO_FAST_EDCA_TO_8821C 8
  9930. #define BIT_MASK_VO_FAST_EDCA_TO_8821C 0xff
  9931. #define BIT_VO_FAST_EDCA_TO_8821C(x) \
  9932. (((x) & BIT_MASK_VO_FAST_EDCA_TO_8821C) \
  9933. << BIT_SHIFT_VO_FAST_EDCA_TO_8821C)
  9934. #define BITS_VO_FAST_EDCA_TO_8821C \
  9935. (BIT_MASK_VO_FAST_EDCA_TO_8821C << BIT_SHIFT_VO_FAST_EDCA_TO_8821C)
  9936. #define BIT_CLEAR_VO_FAST_EDCA_TO_8821C(x) ((x) & (~BITS_VO_FAST_EDCA_TO_8821C))
  9937. #define BIT_GET_VO_FAST_EDCA_TO_8821C(x) \
  9938. (((x) >> BIT_SHIFT_VO_FAST_EDCA_TO_8821C) & \
  9939. BIT_MASK_VO_FAST_EDCA_TO_8821C)
  9940. #define BIT_SET_VO_FAST_EDCA_TO_8821C(x, v) \
  9941. (BIT_CLEAR_VO_FAST_EDCA_TO_8821C(x) | BIT_VO_FAST_EDCA_TO_8821C(v))
  9942. #define BIT_VO_THRESHOLD_SEL_8821C BIT(7)
  9943. #define BIT_SHIFT_VO_FAST_EDCA_PKT_TH_8821C 0
  9944. #define BIT_MASK_VO_FAST_EDCA_PKT_TH_8821C 0x7f
  9945. #define BIT_VO_FAST_EDCA_PKT_TH_8821C(x) \
  9946. (((x) & BIT_MASK_VO_FAST_EDCA_PKT_TH_8821C) \
  9947. << BIT_SHIFT_VO_FAST_EDCA_PKT_TH_8821C)
  9948. #define BITS_VO_FAST_EDCA_PKT_TH_8821C \
  9949. (BIT_MASK_VO_FAST_EDCA_PKT_TH_8821C \
  9950. << BIT_SHIFT_VO_FAST_EDCA_PKT_TH_8821C)
  9951. #define BIT_CLEAR_VO_FAST_EDCA_PKT_TH_8821C(x) \
  9952. ((x) & (~BITS_VO_FAST_EDCA_PKT_TH_8821C))
  9953. #define BIT_GET_VO_FAST_EDCA_PKT_TH_8821C(x) \
  9954. (((x) >> BIT_SHIFT_VO_FAST_EDCA_PKT_TH_8821C) & \
  9955. BIT_MASK_VO_FAST_EDCA_PKT_TH_8821C)
  9956. #define BIT_SET_VO_FAST_EDCA_PKT_TH_8821C(x, v) \
  9957. (BIT_CLEAR_VO_FAST_EDCA_PKT_TH_8821C(x) | \
  9958. BIT_VO_FAST_EDCA_PKT_TH_8821C(v))
  9959. /* 2 REG_FAST_EDCA_BEBK_SETTING_8821C */
  9960. #define BIT_SHIFT_BK_FAST_EDCA_TO_8821C 24
  9961. #define BIT_MASK_BK_FAST_EDCA_TO_8821C 0xff
  9962. #define BIT_BK_FAST_EDCA_TO_8821C(x) \
  9963. (((x) & BIT_MASK_BK_FAST_EDCA_TO_8821C) \
  9964. << BIT_SHIFT_BK_FAST_EDCA_TO_8821C)
  9965. #define BITS_BK_FAST_EDCA_TO_8821C \
  9966. (BIT_MASK_BK_FAST_EDCA_TO_8821C << BIT_SHIFT_BK_FAST_EDCA_TO_8821C)
  9967. #define BIT_CLEAR_BK_FAST_EDCA_TO_8821C(x) ((x) & (~BITS_BK_FAST_EDCA_TO_8821C))
  9968. #define BIT_GET_BK_FAST_EDCA_TO_8821C(x) \
  9969. (((x) >> BIT_SHIFT_BK_FAST_EDCA_TO_8821C) & \
  9970. BIT_MASK_BK_FAST_EDCA_TO_8821C)
  9971. #define BIT_SET_BK_FAST_EDCA_TO_8821C(x, v) \
  9972. (BIT_CLEAR_BK_FAST_EDCA_TO_8821C(x) | BIT_BK_FAST_EDCA_TO_8821C(v))
  9973. #define BIT_BK_THRESHOLD_SEL_8821C BIT(23)
  9974. #define BIT_SHIFT_BK_FAST_EDCA_PKT_TH_8821C 16
  9975. #define BIT_MASK_BK_FAST_EDCA_PKT_TH_8821C 0x7f
  9976. #define BIT_BK_FAST_EDCA_PKT_TH_8821C(x) \
  9977. (((x) & BIT_MASK_BK_FAST_EDCA_PKT_TH_8821C) \
  9978. << BIT_SHIFT_BK_FAST_EDCA_PKT_TH_8821C)
  9979. #define BITS_BK_FAST_EDCA_PKT_TH_8821C \
  9980. (BIT_MASK_BK_FAST_EDCA_PKT_TH_8821C \
  9981. << BIT_SHIFT_BK_FAST_EDCA_PKT_TH_8821C)
  9982. #define BIT_CLEAR_BK_FAST_EDCA_PKT_TH_8821C(x) \
  9983. ((x) & (~BITS_BK_FAST_EDCA_PKT_TH_8821C))
  9984. #define BIT_GET_BK_FAST_EDCA_PKT_TH_8821C(x) \
  9985. (((x) >> BIT_SHIFT_BK_FAST_EDCA_PKT_TH_8821C) & \
  9986. BIT_MASK_BK_FAST_EDCA_PKT_TH_8821C)
  9987. #define BIT_SET_BK_FAST_EDCA_PKT_TH_8821C(x, v) \
  9988. (BIT_CLEAR_BK_FAST_EDCA_PKT_TH_8821C(x) | \
  9989. BIT_BK_FAST_EDCA_PKT_TH_8821C(v))
  9990. #define BIT_SHIFT_BE_FAST_EDCA_TO_8821C 8
  9991. #define BIT_MASK_BE_FAST_EDCA_TO_8821C 0xff
  9992. #define BIT_BE_FAST_EDCA_TO_8821C(x) \
  9993. (((x) & BIT_MASK_BE_FAST_EDCA_TO_8821C) \
  9994. << BIT_SHIFT_BE_FAST_EDCA_TO_8821C)
  9995. #define BITS_BE_FAST_EDCA_TO_8821C \
  9996. (BIT_MASK_BE_FAST_EDCA_TO_8821C << BIT_SHIFT_BE_FAST_EDCA_TO_8821C)
  9997. #define BIT_CLEAR_BE_FAST_EDCA_TO_8821C(x) ((x) & (~BITS_BE_FAST_EDCA_TO_8821C))
  9998. #define BIT_GET_BE_FAST_EDCA_TO_8821C(x) \
  9999. (((x) >> BIT_SHIFT_BE_FAST_EDCA_TO_8821C) & \
  10000. BIT_MASK_BE_FAST_EDCA_TO_8821C)
  10001. #define BIT_SET_BE_FAST_EDCA_TO_8821C(x, v) \
  10002. (BIT_CLEAR_BE_FAST_EDCA_TO_8821C(x) | BIT_BE_FAST_EDCA_TO_8821C(v))
  10003. #define BIT_BE_THRESHOLD_SEL_8821C BIT(7)
  10004. #define BIT_SHIFT_BE_FAST_EDCA_PKT_TH_8821C 0
  10005. #define BIT_MASK_BE_FAST_EDCA_PKT_TH_8821C 0x7f
  10006. #define BIT_BE_FAST_EDCA_PKT_TH_8821C(x) \
  10007. (((x) & BIT_MASK_BE_FAST_EDCA_PKT_TH_8821C) \
  10008. << BIT_SHIFT_BE_FAST_EDCA_PKT_TH_8821C)
  10009. #define BITS_BE_FAST_EDCA_PKT_TH_8821C \
  10010. (BIT_MASK_BE_FAST_EDCA_PKT_TH_8821C \
  10011. << BIT_SHIFT_BE_FAST_EDCA_PKT_TH_8821C)
  10012. #define BIT_CLEAR_BE_FAST_EDCA_PKT_TH_8821C(x) \
  10013. ((x) & (~BITS_BE_FAST_EDCA_PKT_TH_8821C))
  10014. #define BIT_GET_BE_FAST_EDCA_PKT_TH_8821C(x) \
  10015. (((x) >> BIT_SHIFT_BE_FAST_EDCA_PKT_TH_8821C) & \
  10016. BIT_MASK_BE_FAST_EDCA_PKT_TH_8821C)
  10017. #define BIT_SET_BE_FAST_EDCA_PKT_TH_8821C(x, v) \
  10018. (BIT_CLEAR_BE_FAST_EDCA_PKT_TH_8821C(x) | \
  10019. BIT_BE_FAST_EDCA_PKT_TH_8821C(v))
  10020. /* 2 REG_MACID_DROP0_8821C */
  10021. #define BIT_SHIFT_MACID31_0_DROP_8821C 0
  10022. #define BIT_MASK_MACID31_0_DROP_8821C 0xffffffffL
  10023. #define BIT_MACID31_0_DROP_8821C(x) \
  10024. (((x) & BIT_MASK_MACID31_0_DROP_8821C) \
  10025. << BIT_SHIFT_MACID31_0_DROP_8821C)
  10026. #define BITS_MACID31_0_DROP_8821C \
  10027. (BIT_MASK_MACID31_0_DROP_8821C << BIT_SHIFT_MACID31_0_DROP_8821C)
  10028. #define BIT_CLEAR_MACID31_0_DROP_8821C(x) ((x) & (~BITS_MACID31_0_DROP_8821C))
  10029. #define BIT_GET_MACID31_0_DROP_8821C(x) \
  10030. (((x) >> BIT_SHIFT_MACID31_0_DROP_8821C) & \
  10031. BIT_MASK_MACID31_0_DROP_8821C)
  10032. #define BIT_SET_MACID31_0_DROP_8821C(x, v) \
  10033. (BIT_CLEAR_MACID31_0_DROP_8821C(x) | BIT_MACID31_0_DROP_8821C(v))
  10034. /* 2 REG_MACID_DROP1_8821C */
  10035. #define BIT_SHIFT_MACID63_32_DROP_8821C 0
  10036. #define BIT_MASK_MACID63_32_DROP_8821C 0xffffffffL
  10037. #define BIT_MACID63_32_DROP_8821C(x) \
  10038. (((x) & BIT_MASK_MACID63_32_DROP_8821C) \
  10039. << BIT_SHIFT_MACID63_32_DROP_8821C)
  10040. #define BITS_MACID63_32_DROP_8821C \
  10041. (BIT_MASK_MACID63_32_DROP_8821C << BIT_SHIFT_MACID63_32_DROP_8821C)
  10042. #define BIT_CLEAR_MACID63_32_DROP_8821C(x) ((x) & (~BITS_MACID63_32_DROP_8821C))
  10043. #define BIT_GET_MACID63_32_DROP_8821C(x) \
  10044. (((x) >> BIT_SHIFT_MACID63_32_DROP_8821C) & \
  10045. BIT_MASK_MACID63_32_DROP_8821C)
  10046. #define BIT_SET_MACID63_32_DROP_8821C(x, v) \
  10047. (BIT_CLEAR_MACID63_32_DROP_8821C(x) | BIT_MACID63_32_DROP_8821C(v))
  10048. /* 2 REG_MACID_DROP2_8821C */
  10049. #define BIT_SHIFT_MACID95_64_DROP_8821C 0
  10050. #define BIT_MASK_MACID95_64_DROP_8821C 0xffffffffL
  10051. #define BIT_MACID95_64_DROP_8821C(x) \
  10052. (((x) & BIT_MASK_MACID95_64_DROP_8821C) \
  10053. << BIT_SHIFT_MACID95_64_DROP_8821C)
  10054. #define BITS_MACID95_64_DROP_8821C \
  10055. (BIT_MASK_MACID95_64_DROP_8821C << BIT_SHIFT_MACID95_64_DROP_8821C)
  10056. #define BIT_CLEAR_MACID95_64_DROP_8821C(x) ((x) & (~BITS_MACID95_64_DROP_8821C))
  10057. #define BIT_GET_MACID95_64_DROP_8821C(x) \
  10058. (((x) >> BIT_SHIFT_MACID95_64_DROP_8821C) & \
  10059. BIT_MASK_MACID95_64_DROP_8821C)
  10060. #define BIT_SET_MACID95_64_DROP_8821C(x, v) \
  10061. (BIT_CLEAR_MACID95_64_DROP_8821C(x) | BIT_MACID95_64_DROP_8821C(v))
  10062. /* 2 REG_MACID_DROP3_8821C */
  10063. #define BIT_SHIFT_MACID127_96_DROP_8821C 0
  10064. #define BIT_MASK_MACID127_96_DROP_8821C 0xffffffffL
  10065. #define BIT_MACID127_96_DROP_8821C(x) \
  10066. (((x) & BIT_MASK_MACID127_96_DROP_8821C) \
  10067. << BIT_SHIFT_MACID127_96_DROP_8821C)
  10068. #define BITS_MACID127_96_DROP_8821C \
  10069. (BIT_MASK_MACID127_96_DROP_8821C << BIT_SHIFT_MACID127_96_DROP_8821C)
  10070. #define BIT_CLEAR_MACID127_96_DROP_8821C(x) \
  10071. ((x) & (~BITS_MACID127_96_DROP_8821C))
  10072. #define BIT_GET_MACID127_96_DROP_8821C(x) \
  10073. (((x) >> BIT_SHIFT_MACID127_96_DROP_8821C) & \
  10074. BIT_MASK_MACID127_96_DROP_8821C)
  10075. #define BIT_SET_MACID127_96_DROP_8821C(x, v) \
  10076. (BIT_CLEAR_MACID127_96_DROP_8821C(x) | BIT_MACID127_96_DROP_8821C(v))
  10077. /* 2 REG_R_MACID_RELEASE_SUCCESS_0_8821C */
  10078. #define BIT_SHIFT_R_MACID_RELEASE_SUCCESS_0_8821C 0
  10079. #define BIT_MASK_R_MACID_RELEASE_SUCCESS_0_8821C 0xffffffffL
  10080. #define BIT_R_MACID_RELEASE_SUCCESS_0_8821C(x) \
  10081. (((x) & BIT_MASK_R_MACID_RELEASE_SUCCESS_0_8821C) \
  10082. << BIT_SHIFT_R_MACID_RELEASE_SUCCESS_0_8821C)
  10083. #define BITS_R_MACID_RELEASE_SUCCESS_0_8821C \
  10084. (BIT_MASK_R_MACID_RELEASE_SUCCESS_0_8821C \
  10085. << BIT_SHIFT_R_MACID_RELEASE_SUCCESS_0_8821C)
  10086. #define BIT_CLEAR_R_MACID_RELEASE_SUCCESS_0_8821C(x) \
  10087. ((x) & (~BITS_R_MACID_RELEASE_SUCCESS_0_8821C))
  10088. #define BIT_GET_R_MACID_RELEASE_SUCCESS_0_8821C(x) \
  10089. (((x) >> BIT_SHIFT_R_MACID_RELEASE_SUCCESS_0_8821C) & \
  10090. BIT_MASK_R_MACID_RELEASE_SUCCESS_0_8821C)
  10091. #define BIT_SET_R_MACID_RELEASE_SUCCESS_0_8821C(x, v) \
  10092. (BIT_CLEAR_R_MACID_RELEASE_SUCCESS_0_8821C(x) | \
  10093. BIT_R_MACID_RELEASE_SUCCESS_0_8821C(v))
  10094. /* 2 REG_R_MACID_RELEASE_SUCCESS_1_8821C */
  10095. #define BIT_SHIFT_R_MACID_RELEASE_SUCCESS_1_8821C 0
  10096. #define BIT_MASK_R_MACID_RELEASE_SUCCESS_1_8821C 0xffffffffL
  10097. #define BIT_R_MACID_RELEASE_SUCCESS_1_8821C(x) \
  10098. (((x) & BIT_MASK_R_MACID_RELEASE_SUCCESS_1_8821C) \
  10099. << BIT_SHIFT_R_MACID_RELEASE_SUCCESS_1_8821C)
  10100. #define BITS_R_MACID_RELEASE_SUCCESS_1_8821C \
  10101. (BIT_MASK_R_MACID_RELEASE_SUCCESS_1_8821C \
  10102. << BIT_SHIFT_R_MACID_RELEASE_SUCCESS_1_8821C)
  10103. #define BIT_CLEAR_R_MACID_RELEASE_SUCCESS_1_8821C(x) \
  10104. ((x) & (~BITS_R_MACID_RELEASE_SUCCESS_1_8821C))
  10105. #define BIT_GET_R_MACID_RELEASE_SUCCESS_1_8821C(x) \
  10106. (((x) >> BIT_SHIFT_R_MACID_RELEASE_SUCCESS_1_8821C) & \
  10107. BIT_MASK_R_MACID_RELEASE_SUCCESS_1_8821C)
  10108. #define BIT_SET_R_MACID_RELEASE_SUCCESS_1_8821C(x, v) \
  10109. (BIT_CLEAR_R_MACID_RELEASE_SUCCESS_1_8821C(x) | \
  10110. BIT_R_MACID_RELEASE_SUCCESS_1_8821C(v))
  10111. /* 2 REG_R_MACID_RELEASE_SUCCESS_2_8821C */
  10112. #define BIT_SHIFT_R_MACID_RELEASE_SUCCESS_2_8821C 0
  10113. #define BIT_MASK_R_MACID_RELEASE_SUCCESS_2_8821C 0xffffffffL
  10114. #define BIT_R_MACID_RELEASE_SUCCESS_2_8821C(x) \
  10115. (((x) & BIT_MASK_R_MACID_RELEASE_SUCCESS_2_8821C) \
  10116. << BIT_SHIFT_R_MACID_RELEASE_SUCCESS_2_8821C)
  10117. #define BITS_R_MACID_RELEASE_SUCCESS_2_8821C \
  10118. (BIT_MASK_R_MACID_RELEASE_SUCCESS_2_8821C \
  10119. << BIT_SHIFT_R_MACID_RELEASE_SUCCESS_2_8821C)
  10120. #define BIT_CLEAR_R_MACID_RELEASE_SUCCESS_2_8821C(x) \
  10121. ((x) & (~BITS_R_MACID_RELEASE_SUCCESS_2_8821C))
  10122. #define BIT_GET_R_MACID_RELEASE_SUCCESS_2_8821C(x) \
  10123. (((x) >> BIT_SHIFT_R_MACID_RELEASE_SUCCESS_2_8821C) & \
  10124. BIT_MASK_R_MACID_RELEASE_SUCCESS_2_8821C)
  10125. #define BIT_SET_R_MACID_RELEASE_SUCCESS_2_8821C(x, v) \
  10126. (BIT_CLEAR_R_MACID_RELEASE_SUCCESS_2_8821C(x) | \
  10127. BIT_R_MACID_RELEASE_SUCCESS_2_8821C(v))
  10128. /* 2 REG_R_MACID_RELEASE_SUCCESS_3_8821C */
  10129. #define BIT_SHIFT_R_MACID_RELEASE_SUCCESS_3_8821C 0
  10130. #define BIT_MASK_R_MACID_RELEASE_SUCCESS_3_8821C 0xffffffffL
  10131. #define BIT_R_MACID_RELEASE_SUCCESS_3_8821C(x) \
  10132. (((x) & BIT_MASK_R_MACID_RELEASE_SUCCESS_3_8821C) \
  10133. << BIT_SHIFT_R_MACID_RELEASE_SUCCESS_3_8821C)
  10134. #define BITS_R_MACID_RELEASE_SUCCESS_3_8821C \
  10135. (BIT_MASK_R_MACID_RELEASE_SUCCESS_3_8821C \
  10136. << BIT_SHIFT_R_MACID_RELEASE_SUCCESS_3_8821C)
  10137. #define BIT_CLEAR_R_MACID_RELEASE_SUCCESS_3_8821C(x) \
  10138. ((x) & (~BITS_R_MACID_RELEASE_SUCCESS_3_8821C))
  10139. #define BIT_GET_R_MACID_RELEASE_SUCCESS_3_8821C(x) \
  10140. (((x) >> BIT_SHIFT_R_MACID_RELEASE_SUCCESS_3_8821C) & \
  10141. BIT_MASK_R_MACID_RELEASE_SUCCESS_3_8821C)
  10142. #define BIT_SET_R_MACID_RELEASE_SUCCESS_3_8821C(x, v) \
  10143. (BIT_CLEAR_R_MACID_RELEASE_SUCCESS_3_8821C(x) | \
  10144. BIT_R_MACID_RELEASE_SUCCESS_3_8821C(v))
  10145. /* 2 REG_MGQ_FIFO_WRITE_POINTER_8821C */
  10146. #define BIT_MGQ_FIFO_OV_8821C BIT(7)
  10147. #define BIT_MGQ_FIFO_WPTR_ERROR_8821C BIT(6)
  10148. #define BIT_EN_MGQ_FIFO_LIFETIME_8821C BIT(5)
  10149. #define BIT_SHIFT_MGQ_FIFO_WPTR_8821C 0
  10150. #define BIT_MASK_MGQ_FIFO_WPTR_8821C 0x1f
  10151. #define BIT_MGQ_FIFO_WPTR_8821C(x) \
  10152. (((x) & BIT_MASK_MGQ_FIFO_WPTR_8821C) << BIT_SHIFT_MGQ_FIFO_WPTR_8821C)
  10153. #define BITS_MGQ_FIFO_WPTR_8821C \
  10154. (BIT_MASK_MGQ_FIFO_WPTR_8821C << BIT_SHIFT_MGQ_FIFO_WPTR_8821C)
  10155. #define BIT_CLEAR_MGQ_FIFO_WPTR_8821C(x) ((x) & (~BITS_MGQ_FIFO_WPTR_8821C))
  10156. #define BIT_GET_MGQ_FIFO_WPTR_8821C(x) \
  10157. (((x) >> BIT_SHIFT_MGQ_FIFO_WPTR_8821C) & BIT_MASK_MGQ_FIFO_WPTR_8821C)
  10158. #define BIT_SET_MGQ_FIFO_WPTR_8821C(x, v) \
  10159. (BIT_CLEAR_MGQ_FIFO_WPTR_8821C(x) | BIT_MGQ_FIFO_WPTR_8821C(v))
  10160. /* 2 REG_MGQ_FIFO_READ_POINTER_8821C */
  10161. #define BIT_SHIFT_MGQ_FIFO_SIZE_8821C 14
  10162. #define BIT_MASK_MGQ_FIFO_SIZE_8821C 0x3
  10163. #define BIT_MGQ_FIFO_SIZE_8821C(x) \
  10164. (((x) & BIT_MASK_MGQ_FIFO_SIZE_8821C) << BIT_SHIFT_MGQ_FIFO_SIZE_8821C)
  10165. #define BITS_MGQ_FIFO_SIZE_8821C \
  10166. (BIT_MASK_MGQ_FIFO_SIZE_8821C << BIT_SHIFT_MGQ_FIFO_SIZE_8821C)
  10167. #define BIT_CLEAR_MGQ_FIFO_SIZE_8821C(x) ((x) & (~BITS_MGQ_FIFO_SIZE_8821C))
  10168. #define BIT_GET_MGQ_FIFO_SIZE_8821C(x) \
  10169. (((x) >> BIT_SHIFT_MGQ_FIFO_SIZE_8821C) & BIT_MASK_MGQ_FIFO_SIZE_8821C)
  10170. #define BIT_SET_MGQ_FIFO_SIZE_8821C(x, v) \
  10171. (BIT_CLEAR_MGQ_FIFO_SIZE_8821C(x) | BIT_MGQ_FIFO_SIZE_8821C(v))
  10172. #define BIT_MGQ_FIFO_PAUSE_8821C BIT(13)
  10173. #define BIT_SHIFT_MGQ_FIFO_RPTR_8821C 8
  10174. #define BIT_MASK_MGQ_FIFO_RPTR_8821C 0x1f
  10175. #define BIT_MGQ_FIFO_RPTR_8821C(x) \
  10176. (((x) & BIT_MASK_MGQ_FIFO_RPTR_8821C) << BIT_SHIFT_MGQ_FIFO_RPTR_8821C)
  10177. #define BITS_MGQ_FIFO_RPTR_8821C \
  10178. (BIT_MASK_MGQ_FIFO_RPTR_8821C << BIT_SHIFT_MGQ_FIFO_RPTR_8821C)
  10179. #define BIT_CLEAR_MGQ_FIFO_RPTR_8821C(x) ((x) & (~BITS_MGQ_FIFO_RPTR_8821C))
  10180. #define BIT_GET_MGQ_FIFO_RPTR_8821C(x) \
  10181. (((x) >> BIT_SHIFT_MGQ_FIFO_RPTR_8821C) & BIT_MASK_MGQ_FIFO_RPTR_8821C)
  10182. #define BIT_SET_MGQ_FIFO_RPTR_8821C(x, v) \
  10183. (BIT_CLEAR_MGQ_FIFO_RPTR_8821C(x) | BIT_MGQ_FIFO_RPTR_8821C(v))
  10184. /* 2 REG_MGQ_FIFO_ENABLE_8821C */
  10185. #define BIT_MGQ_FIFO_EN_8821C BIT(15)
  10186. #define BIT_SHIFT_MGQ_FIFO_PG_SIZE_8821C 12
  10187. #define BIT_MASK_MGQ_FIFO_PG_SIZE_8821C 0x7
  10188. #define BIT_MGQ_FIFO_PG_SIZE_8821C(x) \
  10189. (((x) & BIT_MASK_MGQ_FIFO_PG_SIZE_8821C) \
  10190. << BIT_SHIFT_MGQ_FIFO_PG_SIZE_8821C)
  10191. #define BITS_MGQ_FIFO_PG_SIZE_8821C \
  10192. (BIT_MASK_MGQ_FIFO_PG_SIZE_8821C << BIT_SHIFT_MGQ_FIFO_PG_SIZE_8821C)
  10193. #define BIT_CLEAR_MGQ_FIFO_PG_SIZE_8821C(x) \
  10194. ((x) & (~BITS_MGQ_FIFO_PG_SIZE_8821C))
  10195. #define BIT_GET_MGQ_FIFO_PG_SIZE_8821C(x) \
  10196. (((x) >> BIT_SHIFT_MGQ_FIFO_PG_SIZE_8821C) & \
  10197. BIT_MASK_MGQ_FIFO_PG_SIZE_8821C)
  10198. #define BIT_SET_MGQ_FIFO_PG_SIZE_8821C(x, v) \
  10199. (BIT_CLEAR_MGQ_FIFO_PG_SIZE_8821C(x) | BIT_MGQ_FIFO_PG_SIZE_8821C(v))
  10200. #define BIT_SHIFT_MGQ_FIFO_START_PG_8821C 0
  10201. #define BIT_MASK_MGQ_FIFO_START_PG_8821C 0xfff
  10202. #define BIT_MGQ_FIFO_START_PG_8821C(x) \
  10203. (((x) & BIT_MASK_MGQ_FIFO_START_PG_8821C) \
  10204. << BIT_SHIFT_MGQ_FIFO_START_PG_8821C)
  10205. #define BITS_MGQ_FIFO_START_PG_8821C \
  10206. (BIT_MASK_MGQ_FIFO_START_PG_8821C << BIT_SHIFT_MGQ_FIFO_START_PG_8821C)
  10207. #define BIT_CLEAR_MGQ_FIFO_START_PG_8821C(x) \
  10208. ((x) & (~BITS_MGQ_FIFO_START_PG_8821C))
  10209. #define BIT_GET_MGQ_FIFO_START_PG_8821C(x) \
  10210. (((x) >> BIT_SHIFT_MGQ_FIFO_START_PG_8821C) & \
  10211. BIT_MASK_MGQ_FIFO_START_PG_8821C)
  10212. #define BIT_SET_MGQ_FIFO_START_PG_8821C(x, v) \
  10213. (BIT_CLEAR_MGQ_FIFO_START_PG_8821C(x) | BIT_MGQ_FIFO_START_PG_8821C(v))
  10214. /* 2 REG_MGQ_FIFO_RELEASE_INT_MASK_8821C */
  10215. #define BIT_SHIFT_MGQ_FIFO_REL_INT_MASK_8821C 0
  10216. #define BIT_MASK_MGQ_FIFO_REL_INT_MASK_8821C 0xffff
  10217. #define BIT_MGQ_FIFO_REL_INT_MASK_8821C(x) \
  10218. (((x) & BIT_MASK_MGQ_FIFO_REL_INT_MASK_8821C) \
  10219. << BIT_SHIFT_MGQ_FIFO_REL_INT_MASK_8821C)
  10220. #define BITS_MGQ_FIFO_REL_INT_MASK_8821C \
  10221. (BIT_MASK_MGQ_FIFO_REL_INT_MASK_8821C \
  10222. << BIT_SHIFT_MGQ_FIFO_REL_INT_MASK_8821C)
  10223. #define BIT_CLEAR_MGQ_FIFO_REL_INT_MASK_8821C(x) \
  10224. ((x) & (~BITS_MGQ_FIFO_REL_INT_MASK_8821C))
  10225. #define BIT_GET_MGQ_FIFO_REL_INT_MASK_8821C(x) \
  10226. (((x) >> BIT_SHIFT_MGQ_FIFO_REL_INT_MASK_8821C) & \
  10227. BIT_MASK_MGQ_FIFO_REL_INT_MASK_8821C)
  10228. #define BIT_SET_MGQ_FIFO_REL_INT_MASK_8821C(x, v) \
  10229. (BIT_CLEAR_MGQ_FIFO_REL_INT_MASK_8821C(x) | \
  10230. BIT_MGQ_FIFO_REL_INT_MASK_8821C(v))
  10231. /* 2 REG_MGQ_FIFO_RELEASE_INT_FLAG_8821C */
  10232. #define BIT_SHIFT_MGQ_FIFO_REL_INT_FLAG_8821C 0
  10233. #define BIT_MASK_MGQ_FIFO_REL_INT_FLAG_8821C 0xffff
  10234. #define BIT_MGQ_FIFO_REL_INT_FLAG_8821C(x) \
  10235. (((x) & BIT_MASK_MGQ_FIFO_REL_INT_FLAG_8821C) \
  10236. << BIT_SHIFT_MGQ_FIFO_REL_INT_FLAG_8821C)
  10237. #define BITS_MGQ_FIFO_REL_INT_FLAG_8821C \
  10238. (BIT_MASK_MGQ_FIFO_REL_INT_FLAG_8821C \
  10239. << BIT_SHIFT_MGQ_FIFO_REL_INT_FLAG_8821C)
  10240. #define BIT_CLEAR_MGQ_FIFO_REL_INT_FLAG_8821C(x) \
  10241. ((x) & (~BITS_MGQ_FIFO_REL_INT_FLAG_8821C))
  10242. #define BIT_GET_MGQ_FIFO_REL_INT_FLAG_8821C(x) \
  10243. (((x) >> BIT_SHIFT_MGQ_FIFO_REL_INT_FLAG_8821C) & \
  10244. BIT_MASK_MGQ_FIFO_REL_INT_FLAG_8821C)
  10245. #define BIT_SET_MGQ_FIFO_REL_INT_FLAG_8821C(x, v) \
  10246. (BIT_CLEAR_MGQ_FIFO_REL_INT_FLAG_8821C(x) | \
  10247. BIT_MGQ_FIFO_REL_INT_FLAG_8821C(v))
  10248. /* 2 REG_MGQ_FIFO_VALID_MAP_8821C */
  10249. #define BIT_SHIFT_MGQ_FIFO_PKT_VALID_MAP_8821C 0
  10250. #define BIT_MASK_MGQ_FIFO_PKT_VALID_MAP_8821C 0xffff
  10251. #define BIT_MGQ_FIFO_PKT_VALID_MAP_8821C(x) \
  10252. (((x) & BIT_MASK_MGQ_FIFO_PKT_VALID_MAP_8821C) \
  10253. << BIT_SHIFT_MGQ_FIFO_PKT_VALID_MAP_8821C)
  10254. #define BITS_MGQ_FIFO_PKT_VALID_MAP_8821C \
  10255. (BIT_MASK_MGQ_FIFO_PKT_VALID_MAP_8821C \
  10256. << BIT_SHIFT_MGQ_FIFO_PKT_VALID_MAP_8821C)
  10257. #define BIT_CLEAR_MGQ_FIFO_PKT_VALID_MAP_8821C(x) \
  10258. ((x) & (~BITS_MGQ_FIFO_PKT_VALID_MAP_8821C))
  10259. #define BIT_GET_MGQ_FIFO_PKT_VALID_MAP_8821C(x) \
  10260. (((x) >> BIT_SHIFT_MGQ_FIFO_PKT_VALID_MAP_8821C) & \
  10261. BIT_MASK_MGQ_FIFO_PKT_VALID_MAP_8821C)
  10262. #define BIT_SET_MGQ_FIFO_PKT_VALID_MAP_8821C(x, v) \
  10263. (BIT_CLEAR_MGQ_FIFO_PKT_VALID_MAP_8821C(x) | \
  10264. BIT_MGQ_FIFO_PKT_VALID_MAP_8821C(v))
  10265. /* 2 REG_MGQ_FIFO_LIFETIME_8821C */
  10266. #define BIT_SHIFT_MGQ_FIFO_LIFETIME_8821C 0
  10267. #define BIT_MASK_MGQ_FIFO_LIFETIME_8821C 0xffff
  10268. #define BIT_MGQ_FIFO_LIFETIME_8821C(x) \
  10269. (((x) & BIT_MASK_MGQ_FIFO_LIFETIME_8821C) \
  10270. << BIT_SHIFT_MGQ_FIFO_LIFETIME_8821C)
  10271. #define BITS_MGQ_FIFO_LIFETIME_8821C \
  10272. (BIT_MASK_MGQ_FIFO_LIFETIME_8821C << BIT_SHIFT_MGQ_FIFO_LIFETIME_8821C)
  10273. #define BIT_CLEAR_MGQ_FIFO_LIFETIME_8821C(x) \
  10274. ((x) & (~BITS_MGQ_FIFO_LIFETIME_8821C))
  10275. #define BIT_GET_MGQ_FIFO_LIFETIME_8821C(x) \
  10276. (((x) >> BIT_SHIFT_MGQ_FIFO_LIFETIME_8821C) & \
  10277. BIT_MASK_MGQ_FIFO_LIFETIME_8821C)
  10278. #define BIT_SET_MGQ_FIFO_LIFETIME_8821C(x, v) \
  10279. (BIT_CLEAR_MGQ_FIFO_LIFETIME_8821C(x) | BIT_MGQ_FIFO_LIFETIME_8821C(v))
  10280. /* 2 REG_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8821C */
  10281. #define BIT_SHIFT_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8821C 0
  10282. #define BIT_MASK_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8821C 0x7f
  10283. #define BIT_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8821C(x) \
  10284. (((x) & BIT_MASK_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8821C) \
  10285. << BIT_SHIFT_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8821C)
  10286. #define BITS_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8821C \
  10287. (BIT_MASK_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8821C \
  10288. << BIT_SHIFT_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8821C)
  10289. #define BIT_CLEAR_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8821C(x) \
  10290. ((x) & (~BITS_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8821C))
  10291. #define BIT_GET_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8821C(x) \
  10292. (((x) >> BIT_SHIFT_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8821C) & \
  10293. BIT_MASK_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8821C)
  10294. #define BIT_SET_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8821C(x, v) \
  10295. (BIT_CLEAR_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8821C(x) | \
  10296. BIT_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8821C(v))
  10297. /* 2 REG_SHCUT_SETTING_8821C */
  10298. /* 2 REG_SHCUT_LLC_ETH_TYPE0_8821C */
  10299. /* 2 REG_SHCUT_LLC_ETH_TYPE1_8821C */
  10300. /* 2 REG_SHCUT_LLC_OUI0_8821C */
  10301. /* 2 REG_SHCUT_LLC_OUI1_8821C */
  10302. /* 2 REG_SHCUT_LLC_OUI2_8821C */
  10303. /* 2 REG_MU_TX_CTL_8821C */
  10304. #define BIT_R_MU_P1_WAIT_STATE_EN_8821C BIT(16)
  10305. #define BIT_SHIFT_R_MU_RL_8821C 12
  10306. #define BIT_MASK_R_MU_RL_8821C 0xf
  10307. #define BIT_R_MU_RL_8821C(x) \
  10308. (((x) & BIT_MASK_R_MU_RL_8821C) << BIT_SHIFT_R_MU_RL_8821C)
  10309. #define BITS_R_MU_RL_8821C (BIT_MASK_R_MU_RL_8821C << BIT_SHIFT_R_MU_RL_8821C)
  10310. #define BIT_CLEAR_R_MU_RL_8821C(x) ((x) & (~BITS_R_MU_RL_8821C))
  10311. #define BIT_GET_R_MU_RL_8821C(x) \
  10312. (((x) >> BIT_SHIFT_R_MU_RL_8821C) & BIT_MASK_R_MU_RL_8821C)
  10313. #define BIT_SET_R_MU_RL_8821C(x, v) \
  10314. (BIT_CLEAR_R_MU_RL_8821C(x) | BIT_R_MU_RL_8821C(v))
  10315. #define BIT_R_FORCE_P1_RATEDOWN_8821C BIT(11)
  10316. #define BIT_SHIFT_R_MU_TAB_SEL_8821C 8
  10317. #define BIT_MASK_R_MU_TAB_SEL_8821C 0x7
  10318. #define BIT_R_MU_TAB_SEL_8821C(x) \
  10319. (((x) & BIT_MASK_R_MU_TAB_SEL_8821C) << BIT_SHIFT_R_MU_TAB_SEL_8821C)
  10320. #define BITS_R_MU_TAB_SEL_8821C \
  10321. (BIT_MASK_R_MU_TAB_SEL_8821C << BIT_SHIFT_R_MU_TAB_SEL_8821C)
  10322. #define BIT_CLEAR_R_MU_TAB_SEL_8821C(x) ((x) & (~BITS_R_MU_TAB_SEL_8821C))
  10323. #define BIT_GET_R_MU_TAB_SEL_8821C(x) \
  10324. (((x) >> BIT_SHIFT_R_MU_TAB_SEL_8821C) & BIT_MASK_R_MU_TAB_SEL_8821C)
  10325. #define BIT_SET_R_MU_TAB_SEL_8821C(x, v) \
  10326. (BIT_CLEAR_R_MU_TAB_SEL_8821C(x) | BIT_R_MU_TAB_SEL_8821C(v))
  10327. #define BIT_R_EN_MU_MIMO_8821C BIT(7)
  10328. #define BIT_R_EN_REVERS_GTAB_8821C BIT(6)
  10329. #define BIT_SHIFT_R_MU_TABLE_VALID_8821C 0
  10330. #define BIT_MASK_R_MU_TABLE_VALID_8821C 0x3f
  10331. #define BIT_R_MU_TABLE_VALID_8821C(x) \
  10332. (((x) & BIT_MASK_R_MU_TABLE_VALID_8821C) \
  10333. << BIT_SHIFT_R_MU_TABLE_VALID_8821C)
  10334. #define BITS_R_MU_TABLE_VALID_8821C \
  10335. (BIT_MASK_R_MU_TABLE_VALID_8821C << BIT_SHIFT_R_MU_TABLE_VALID_8821C)
  10336. #define BIT_CLEAR_R_MU_TABLE_VALID_8821C(x) \
  10337. ((x) & (~BITS_R_MU_TABLE_VALID_8821C))
  10338. #define BIT_GET_R_MU_TABLE_VALID_8821C(x) \
  10339. (((x) >> BIT_SHIFT_R_MU_TABLE_VALID_8821C) & \
  10340. BIT_MASK_R_MU_TABLE_VALID_8821C)
  10341. #define BIT_SET_R_MU_TABLE_VALID_8821C(x, v) \
  10342. (BIT_CLEAR_R_MU_TABLE_VALID_8821C(x) | BIT_R_MU_TABLE_VALID_8821C(v))
  10343. /* 2 REG_MU_STA_GID_VLD_8821C */
  10344. #define BIT_SHIFT_R_MU_STA_GTAB_VALID_8821C 0
  10345. #define BIT_MASK_R_MU_STA_GTAB_VALID_8821C 0xffffffffL
  10346. #define BIT_R_MU_STA_GTAB_VALID_8821C(x) \
  10347. (((x) & BIT_MASK_R_MU_STA_GTAB_VALID_8821C) \
  10348. << BIT_SHIFT_R_MU_STA_GTAB_VALID_8821C)
  10349. #define BITS_R_MU_STA_GTAB_VALID_8821C \
  10350. (BIT_MASK_R_MU_STA_GTAB_VALID_8821C \
  10351. << BIT_SHIFT_R_MU_STA_GTAB_VALID_8821C)
  10352. #define BIT_CLEAR_R_MU_STA_GTAB_VALID_8821C(x) \
  10353. ((x) & (~BITS_R_MU_STA_GTAB_VALID_8821C))
  10354. #define BIT_GET_R_MU_STA_GTAB_VALID_8821C(x) \
  10355. (((x) >> BIT_SHIFT_R_MU_STA_GTAB_VALID_8821C) & \
  10356. BIT_MASK_R_MU_STA_GTAB_VALID_8821C)
  10357. #define BIT_SET_R_MU_STA_GTAB_VALID_8821C(x, v) \
  10358. (BIT_CLEAR_R_MU_STA_GTAB_VALID_8821C(x) | \
  10359. BIT_R_MU_STA_GTAB_VALID_8821C(v))
  10360. /* 2 REG_MU_STA_USER_POS_INFO_8821C */
  10361. #define BIT_SHIFT_R_MU_STA_GTAB_POSITION_L_8821C 0
  10362. #define BIT_MASK_R_MU_STA_GTAB_POSITION_L_8821C 0xffffffffL
  10363. #define BIT_R_MU_STA_GTAB_POSITION_L_8821C(x) \
  10364. (((x) & BIT_MASK_R_MU_STA_GTAB_POSITION_L_8821C) \
  10365. << BIT_SHIFT_R_MU_STA_GTAB_POSITION_L_8821C)
  10366. #define BITS_R_MU_STA_GTAB_POSITION_L_8821C \
  10367. (BIT_MASK_R_MU_STA_GTAB_POSITION_L_8821C \
  10368. << BIT_SHIFT_R_MU_STA_GTAB_POSITION_L_8821C)
  10369. #define BIT_CLEAR_R_MU_STA_GTAB_POSITION_L_8821C(x) \
  10370. ((x) & (~BITS_R_MU_STA_GTAB_POSITION_L_8821C))
  10371. #define BIT_GET_R_MU_STA_GTAB_POSITION_L_8821C(x) \
  10372. (((x) >> BIT_SHIFT_R_MU_STA_GTAB_POSITION_L_8821C) & \
  10373. BIT_MASK_R_MU_STA_GTAB_POSITION_L_8821C)
  10374. #define BIT_SET_R_MU_STA_GTAB_POSITION_L_8821C(x, v) \
  10375. (BIT_CLEAR_R_MU_STA_GTAB_POSITION_L_8821C(x) | \
  10376. BIT_R_MU_STA_GTAB_POSITION_L_8821C(v))
  10377. /* 2 REG_MU_STA_USER_POS_INFO_H_8821C */
  10378. #define BIT_SHIFT_R_MU_STA_GTAB_POSITION_H_8821C 0
  10379. #define BIT_MASK_R_MU_STA_GTAB_POSITION_H_8821C 0xffffffffL
  10380. #define BIT_R_MU_STA_GTAB_POSITION_H_8821C(x) \
  10381. (((x) & BIT_MASK_R_MU_STA_GTAB_POSITION_H_8821C) \
  10382. << BIT_SHIFT_R_MU_STA_GTAB_POSITION_H_8821C)
  10383. #define BITS_R_MU_STA_GTAB_POSITION_H_8821C \
  10384. (BIT_MASK_R_MU_STA_GTAB_POSITION_H_8821C \
  10385. << BIT_SHIFT_R_MU_STA_GTAB_POSITION_H_8821C)
  10386. #define BIT_CLEAR_R_MU_STA_GTAB_POSITION_H_8821C(x) \
  10387. ((x) & (~BITS_R_MU_STA_GTAB_POSITION_H_8821C))
  10388. #define BIT_GET_R_MU_STA_GTAB_POSITION_H_8821C(x) \
  10389. (((x) >> BIT_SHIFT_R_MU_STA_GTAB_POSITION_H_8821C) & \
  10390. BIT_MASK_R_MU_STA_GTAB_POSITION_H_8821C)
  10391. #define BIT_SET_R_MU_STA_GTAB_POSITION_H_8821C(x, v) \
  10392. (BIT_CLEAR_R_MU_STA_GTAB_POSITION_H_8821C(x) | \
  10393. BIT_R_MU_STA_GTAB_POSITION_H_8821C(v))
  10394. /* 2 REG_MU_TRX_DBG_CNT_8821C */
  10395. #define BIT_MU_DNGCNT_RST_8821C BIT(20)
  10396. #define BIT_SHIFT_MU_DBGCNT_SEL_8821C 16
  10397. #define BIT_MASK_MU_DBGCNT_SEL_8821C 0xf
  10398. #define BIT_MU_DBGCNT_SEL_8821C(x) \
  10399. (((x) & BIT_MASK_MU_DBGCNT_SEL_8821C) << BIT_SHIFT_MU_DBGCNT_SEL_8821C)
  10400. #define BITS_MU_DBGCNT_SEL_8821C \
  10401. (BIT_MASK_MU_DBGCNT_SEL_8821C << BIT_SHIFT_MU_DBGCNT_SEL_8821C)
  10402. #define BIT_CLEAR_MU_DBGCNT_SEL_8821C(x) ((x) & (~BITS_MU_DBGCNT_SEL_8821C))
  10403. #define BIT_GET_MU_DBGCNT_SEL_8821C(x) \
  10404. (((x) >> BIT_SHIFT_MU_DBGCNT_SEL_8821C) & BIT_MASK_MU_DBGCNT_SEL_8821C)
  10405. #define BIT_SET_MU_DBGCNT_SEL_8821C(x, v) \
  10406. (BIT_CLEAR_MU_DBGCNT_SEL_8821C(x) | BIT_MU_DBGCNT_SEL_8821C(v))
  10407. #define BIT_SHIFT_MU_DNGCNT_8821C 0
  10408. #define BIT_MASK_MU_DNGCNT_8821C 0xffff
  10409. #define BIT_MU_DNGCNT_8821C(x) \
  10410. (((x) & BIT_MASK_MU_DNGCNT_8821C) << BIT_SHIFT_MU_DNGCNT_8821C)
  10411. #define BITS_MU_DNGCNT_8821C \
  10412. (BIT_MASK_MU_DNGCNT_8821C << BIT_SHIFT_MU_DNGCNT_8821C)
  10413. #define BIT_CLEAR_MU_DNGCNT_8821C(x) ((x) & (~BITS_MU_DNGCNT_8821C))
  10414. #define BIT_GET_MU_DNGCNT_8821C(x) \
  10415. (((x) >> BIT_SHIFT_MU_DNGCNT_8821C) & BIT_MASK_MU_DNGCNT_8821C)
  10416. #define BIT_SET_MU_DNGCNT_8821C(x, v) \
  10417. (BIT_CLEAR_MU_DNGCNT_8821C(x) | BIT_MU_DNGCNT_8821C(v))
  10418. /* 2 REG_NOT_VALID_8821C */
  10419. /* 2 REG_EDCA_VO_PARAM_8821C */
  10420. #define BIT_SHIFT_TXOPLIMIT_8821C 16
  10421. #define BIT_MASK_TXOPLIMIT_8821C 0x7ff
  10422. #define BIT_TXOPLIMIT_8821C(x) \
  10423. (((x) & BIT_MASK_TXOPLIMIT_8821C) << BIT_SHIFT_TXOPLIMIT_8821C)
  10424. #define BITS_TXOPLIMIT_8821C \
  10425. (BIT_MASK_TXOPLIMIT_8821C << BIT_SHIFT_TXOPLIMIT_8821C)
  10426. #define BIT_CLEAR_TXOPLIMIT_8821C(x) ((x) & (~BITS_TXOPLIMIT_8821C))
  10427. #define BIT_GET_TXOPLIMIT_8821C(x) \
  10428. (((x) >> BIT_SHIFT_TXOPLIMIT_8821C) & BIT_MASK_TXOPLIMIT_8821C)
  10429. #define BIT_SET_TXOPLIMIT_8821C(x, v) \
  10430. (BIT_CLEAR_TXOPLIMIT_8821C(x) | BIT_TXOPLIMIT_8821C(v))
  10431. #define BIT_SHIFT_CW_8821C 8
  10432. #define BIT_MASK_CW_8821C 0xff
  10433. #define BIT_CW_8821C(x) (((x) & BIT_MASK_CW_8821C) << BIT_SHIFT_CW_8821C)
  10434. #define BITS_CW_8821C (BIT_MASK_CW_8821C << BIT_SHIFT_CW_8821C)
  10435. #define BIT_CLEAR_CW_8821C(x) ((x) & (~BITS_CW_8821C))
  10436. #define BIT_GET_CW_8821C(x) (((x) >> BIT_SHIFT_CW_8821C) & BIT_MASK_CW_8821C)
  10437. #define BIT_SET_CW_8821C(x, v) (BIT_CLEAR_CW_8821C(x) | BIT_CW_8821C(v))
  10438. #define BIT_SHIFT_AIFS_8821C 0
  10439. #define BIT_MASK_AIFS_8821C 0xff
  10440. #define BIT_AIFS_8821C(x) (((x) & BIT_MASK_AIFS_8821C) << BIT_SHIFT_AIFS_8821C)
  10441. #define BITS_AIFS_8821C (BIT_MASK_AIFS_8821C << BIT_SHIFT_AIFS_8821C)
  10442. #define BIT_CLEAR_AIFS_8821C(x) ((x) & (~BITS_AIFS_8821C))
  10443. #define BIT_GET_AIFS_8821C(x) \
  10444. (((x) >> BIT_SHIFT_AIFS_8821C) & BIT_MASK_AIFS_8821C)
  10445. #define BIT_SET_AIFS_8821C(x, v) (BIT_CLEAR_AIFS_8821C(x) | BIT_AIFS_8821C(v))
  10446. /* 2 REG_EDCA_VI_PARAM_8821C */
  10447. /* 2 REG_NOT_VALID_8821C */
  10448. #define BIT_SHIFT_TXOPLIMIT_8821C 16
  10449. #define BIT_MASK_TXOPLIMIT_8821C 0x7ff
  10450. #define BIT_TXOPLIMIT_8821C(x) \
  10451. (((x) & BIT_MASK_TXOPLIMIT_8821C) << BIT_SHIFT_TXOPLIMIT_8821C)
  10452. #define BITS_TXOPLIMIT_8821C \
  10453. (BIT_MASK_TXOPLIMIT_8821C << BIT_SHIFT_TXOPLIMIT_8821C)
  10454. #define BIT_CLEAR_TXOPLIMIT_8821C(x) ((x) & (~BITS_TXOPLIMIT_8821C))
  10455. #define BIT_GET_TXOPLIMIT_8821C(x) \
  10456. (((x) >> BIT_SHIFT_TXOPLIMIT_8821C) & BIT_MASK_TXOPLIMIT_8821C)
  10457. #define BIT_SET_TXOPLIMIT_8821C(x, v) \
  10458. (BIT_CLEAR_TXOPLIMIT_8821C(x) | BIT_TXOPLIMIT_8821C(v))
  10459. #define BIT_SHIFT_CW_8821C 8
  10460. #define BIT_MASK_CW_8821C 0xff
  10461. #define BIT_CW_8821C(x) (((x) & BIT_MASK_CW_8821C) << BIT_SHIFT_CW_8821C)
  10462. #define BITS_CW_8821C (BIT_MASK_CW_8821C << BIT_SHIFT_CW_8821C)
  10463. #define BIT_CLEAR_CW_8821C(x) ((x) & (~BITS_CW_8821C))
  10464. #define BIT_GET_CW_8821C(x) (((x) >> BIT_SHIFT_CW_8821C) & BIT_MASK_CW_8821C)
  10465. #define BIT_SET_CW_8821C(x, v) (BIT_CLEAR_CW_8821C(x) | BIT_CW_8821C(v))
  10466. #define BIT_SHIFT_AIFS_8821C 0
  10467. #define BIT_MASK_AIFS_8821C 0xff
  10468. #define BIT_AIFS_8821C(x) (((x) & BIT_MASK_AIFS_8821C) << BIT_SHIFT_AIFS_8821C)
  10469. #define BITS_AIFS_8821C (BIT_MASK_AIFS_8821C << BIT_SHIFT_AIFS_8821C)
  10470. #define BIT_CLEAR_AIFS_8821C(x) ((x) & (~BITS_AIFS_8821C))
  10471. #define BIT_GET_AIFS_8821C(x) \
  10472. (((x) >> BIT_SHIFT_AIFS_8821C) & BIT_MASK_AIFS_8821C)
  10473. #define BIT_SET_AIFS_8821C(x, v) (BIT_CLEAR_AIFS_8821C(x) | BIT_AIFS_8821C(v))
  10474. /* 2 REG_EDCA_BE_PARAM_8821C */
  10475. /* 2 REG_NOT_VALID_8821C */
  10476. #define BIT_SHIFT_TXOPLIMIT_8821C 16
  10477. #define BIT_MASK_TXOPLIMIT_8821C 0x7ff
  10478. #define BIT_TXOPLIMIT_8821C(x) \
  10479. (((x) & BIT_MASK_TXOPLIMIT_8821C) << BIT_SHIFT_TXOPLIMIT_8821C)
  10480. #define BITS_TXOPLIMIT_8821C \
  10481. (BIT_MASK_TXOPLIMIT_8821C << BIT_SHIFT_TXOPLIMIT_8821C)
  10482. #define BIT_CLEAR_TXOPLIMIT_8821C(x) ((x) & (~BITS_TXOPLIMIT_8821C))
  10483. #define BIT_GET_TXOPLIMIT_8821C(x) \
  10484. (((x) >> BIT_SHIFT_TXOPLIMIT_8821C) & BIT_MASK_TXOPLIMIT_8821C)
  10485. #define BIT_SET_TXOPLIMIT_8821C(x, v) \
  10486. (BIT_CLEAR_TXOPLIMIT_8821C(x) | BIT_TXOPLIMIT_8821C(v))
  10487. #define BIT_SHIFT_CW_8821C 8
  10488. #define BIT_MASK_CW_8821C 0xff
  10489. #define BIT_CW_8821C(x) (((x) & BIT_MASK_CW_8821C) << BIT_SHIFT_CW_8821C)
  10490. #define BITS_CW_8821C (BIT_MASK_CW_8821C << BIT_SHIFT_CW_8821C)
  10491. #define BIT_CLEAR_CW_8821C(x) ((x) & (~BITS_CW_8821C))
  10492. #define BIT_GET_CW_8821C(x) (((x) >> BIT_SHIFT_CW_8821C) & BIT_MASK_CW_8821C)
  10493. #define BIT_SET_CW_8821C(x, v) (BIT_CLEAR_CW_8821C(x) | BIT_CW_8821C(v))
  10494. #define BIT_SHIFT_AIFS_8821C 0
  10495. #define BIT_MASK_AIFS_8821C 0xff
  10496. #define BIT_AIFS_8821C(x) (((x) & BIT_MASK_AIFS_8821C) << BIT_SHIFT_AIFS_8821C)
  10497. #define BITS_AIFS_8821C (BIT_MASK_AIFS_8821C << BIT_SHIFT_AIFS_8821C)
  10498. #define BIT_CLEAR_AIFS_8821C(x) ((x) & (~BITS_AIFS_8821C))
  10499. #define BIT_GET_AIFS_8821C(x) \
  10500. (((x) >> BIT_SHIFT_AIFS_8821C) & BIT_MASK_AIFS_8821C)
  10501. #define BIT_SET_AIFS_8821C(x, v) (BIT_CLEAR_AIFS_8821C(x) | BIT_AIFS_8821C(v))
  10502. /* 2 REG_EDCA_BK_PARAM_8821C */
  10503. /* 2 REG_NOT_VALID_8821C */
  10504. #define BIT_SHIFT_TXOPLIMIT_8821C 16
  10505. #define BIT_MASK_TXOPLIMIT_8821C 0x7ff
  10506. #define BIT_TXOPLIMIT_8821C(x) \
  10507. (((x) & BIT_MASK_TXOPLIMIT_8821C) << BIT_SHIFT_TXOPLIMIT_8821C)
  10508. #define BITS_TXOPLIMIT_8821C \
  10509. (BIT_MASK_TXOPLIMIT_8821C << BIT_SHIFT_TXOPLIMIT_8821C)
  10510. #define BIT_CLEAR_TXOPLIMIT_8821C(x) ((x) & (~BITS_TXOPLIMIT_8821C))
  10511. #define BIT_GET_TXOPLIMIT_8821C(x) \
  10512. (((x) >> BIT_SHIFT_TXOPLIMIT_8821C) & BIT_MASK_TXOPLIMIT_8821C)
  10513. #define BIT_SET_TXOPLIMIT_8821C(x, v) \
  10514. (BIT_CLEAR_TXOPLIMIT_8821C(x) | BIT_TXOPLIMIT_8821C(v))
  10515. #define BIT_SHIFT_CW_8821C 8
  10516. #define BIT_MASK_CW_8821C 0xff
  10517. #define BIT_CW_8821C(x) (((x) & BIT_MASK_CW_8821C) << BIT_SHIFT_CW_8821C)
  10518. #define BITS_CW_8821C (BIT_MASK_CW_8821C << BIT_SHIFT_CW_8821C)
  10519. #define BIT_CLEAR_CW_8821C(x) ((x) & (~BITS_CW_8821C))
  10520. #define BIT_GET_CW_8821C(x) (((x) >> BIT_SHIFT_CW_8821C) & BIT_MASK_CW_8821C)
  10521. #define BIT_SET_CW_8821C(x, v) (BIT_CLEAR_CW_8821C(x) | BIT_CW_8821C(v))
  10522. #define BIT_SHIFT_AIFS_8821C 0
  10523. #define BIT_MASK_AIFS_8821C 0xff
  10524. #define BIT_AIFS_8821C(x) (((x) & BIT_MASK_AIFS_8821C) << BIT_SHIFT_AIFS_8821C)
  10525. #define BITS_AIFS_8821C (BIT_MASK_AIFS_8821C << BIT_SHIFT_AIFS_8821C)
  10526. #define BIT_CLEAR_AIFS_8821C(x) ((x) & (~BITS_AIFS_8821C))
  10527. #define BIT_GET_AIFS_8821C(x) \
  10528. (((x) >> BIT_SHIFT_AIFS_8821C) & BIT_MASK_AIFS_8821C)
  10529. #define BIT_SET_AIFS_8821C(x, v) (BIT_CLEAR_AIFS_8821C(x) | BIT_AIFS_8821C(v))
  10530. /* 2 REG_BCNTCFG_8821C */
  10531. #define BIT_SHIFT_BCNCW_MAX_8821C 12
  10532. #define BIT_MASK_BCNCW_MAX_8821C 0xf
  10533. #define BIT_BCNCW_MAX_8821C(x) \
  10534. (((x) & BIT_MASK_BCNCW_MAX_8821C) << BIT_SHIFT_BCNCW_MAX_8821C)
  10535. #define BITS_BCNCW_MAX_8821C \
  10536. (BIT_MASK_BCNCW_MAX_8821C << BIT_SHIFT_BCNCW_MAX_8821C)
  10537. #define BIT_CLEAR_BCNCW_MAX_8821C(x) ((x) & (~BITS_BCNCW_MAX_8821C))
  10538. #define BIT_GET_BCNCW_MAX_8821C(x) \
  10539. (((x) >> BIT_SHIFT_BCNCW_MAX_8821C) & BIT_MASK_BCNCW_MAX_8821C)
  10540. #define BIT_SET_BCNCW_MAX_8821C(x, v) \
  10541. (BIT_CLEAR_BCNCW_MAX_8821C(x) | BIT_BCNCW_MAX_8821C(v))
  10542. #define BIT_SHIFT_BCNCW_MIN_8821C 8
  10543. #define BIT_MASK_BCNCW_MIN_8821C 0xf
  10544. #define BIT_BCNCW_MIN_8821C(x) \
  10545. (((x) & BIT_MASK_BCNCW_MIN_8821C) << BIT_SHIFT_BCNCW_MIN_8821C)
  10546. #define BITS_BCNCW_MIN_8821C \
  10547. (BIT_MASK_BCNCW_MIN_8821C << BIT_SHIFT_BCNCW_MIN_8821C)
  10548. #define BIT_CLEAR_BCNCW_MIN_8821C(x) ((x) & (~BITS_BCNCW_MIN_8821C))
  10549. #define BIT_GET_BCNCW_MIN_8821C(x) \
  10550. (((x) >> BIT_SHIFT_BCNCW_MIN_8821C) & BIT_MASK_BCNCW_MIN_8821C)
  10551. #define BIT_SET_BCNCW_MIN_8821C(x, v) \
  10552. (BIT_CLEAR_BCNCW_MIN_8821C(x) | BIT_BCNCW_MIN_8821C(v))
  10553. #define BIT_SHIFT_BCNIFS_8821C 0
  10554. #define BIT_MASK_BCNIFS_8821C 0xff
  10555. #define BIT_BCNIFS_8821C(x) \
  10556. (((x) & BIT_MASK_BCNIFS_8821C) << BIT_SHIFT_BCNIFS_8821C)
  10557. #define BITS_BCNIFS_8821C (BIT_MASK_BCNIFS_8821C << BIT_SHIFT_BCNIFS_8821C)
  10558. #define BIT_CLEAR_BCNIFS_8821C(x) ((x) & (~BITS_BCNIFS_8821C))
  10559. #define BIT_GET_BCNIFS_8821C(x) \
  10560. (((x) >> BIT_SHIFT_BCNIFS_8821C) & BIT_MASK_BCNIFS_8821C)
  10561. #define BIT_SET_BCNIFS_8821C(x, v) \
  10562. (BIT_CLEAR_BCNIFS_8821C(x) | BIT_BCNIFS_8821C(v))
  10563. /* 2 REG_NOT_VALID_8821C */
  10564. /* 2 REG_PIFS_8821C */
  10565. #define BIT_SHIFT_PIFS_8821C 0
  10566. #define BIT_MASK_PIFS_8821C 0xff
  10567. #define BIT_PIFS_8821C(x) (((x) & BIT_MASK_PIFS_8821C) << BIT_SHIFT_PIFS_8821C)
  10568. #define BITS_PIFS_8821C (BIT_MASK_PIFS_8821C << BIT_SHIFT_PIFS_8821C)
  10569. #define BIT_CLEAR_PIFS_8821C(x) ((x) & (~BITS_PIFS_8821C))
  10570. #define BIT_GET_PIFS_8821C(x) \
  10571. (((x) >> BIT_SHIFT_PIFS_8821C) & BIT_MASK_PIFS_8821C)
  10572. #define BIT_SET_PIFS_8821C(x, v) (BIT_CLEAR_PIFS_8821C(x) | BIT_PIFS_8821C(v))
  10573. /* 2 REG_RDG_PIFS_8821C */
  10574. #define BIT_SHIFT_RDG_PIFS_8821C 0
  10575. #define BIT_MASK_RDG_PIFS_8821C 0xff
  10576. #define BIT_RDG_PIFS_8821C(x) \
  10577. (((x) & BIT_MASK_RDG_PIFS_8821C) << BIT_SHIFT_RDG_PIFS_8821C)
  10578. #define BITS_RDG_PIFS_8821C \
  10579. (BIT_MASK_RDG_PIFS_8821C << BIT_SHIFT_RDG_PIFS_8821C)
  10580. #define BIT_CLEAR_RDG_PIFS_8821C(x) ((x) & (~BITS_RDG_PIFS_8821C))
  10581. #define BIT_GET_RDG_PIFS_8821C(x) \
  10582. (((x) >> BIT_SHIFT_RDG_PIFS_8821C) & BIT_MASK_RDG_PIFS_8821C)
  10583. #define BIT_SET_RDG_PIFS_8821C(x, v) \
  10584. (BIT_CLEAR_RDG_PIFS_8821C(x) | BIT_RDG_PIFS_8821C(v))
  10585. /* 2 REG_SIFS_8821C */
  10586. #define BIT_SHIFT_SIFS_OFDM_TRX_8821C 24
  10587. #define BIT_MASK_SIFS_OFDM_TRX_8821C 0xff
  10588. #define BIT_SIFS_OFDM_TRX_8821C(x) \
  10589. (((x) & BIT_MASK_SIFS_OFDM_TRX_8821C) << BIT_SHIFT_SIFS_OFDM_TRX_8821C)
  10590. #define BITS_SIFS_OFDM_TRX_8821C \
  10591. (BIT_MASK_SIFS_OFDM_TRX_8821C << BIT_SHIFT_SIFS_OFDM_TRX_8821C)
  10592. #define BIT_CLEAR_SIFS_OFDM_TRX_8821C(x) ((x) & (~BITS_SIFS_OFDM_TRX_8821C))
  10593. #define BIT_GET_SIFS_OFDM_TRX_8821C(x) \
  10594. (((x) >> BIT_SHIFT_SIFS_OFDM_TRX_8821C) & BIT_MASK_SIFS_OFDM_TRX_8821C)
  10595. #define BIT_SET_SIFS_OFDM_TRX_8821C(x, v) \
  10596. (BIT_CLEAR_SIFS_OFDM_TRX_8821C(x) | BIT_SIFS_OFDM_TRX_8821C(v))
  10597. #define BIT_SHIFT_SIFS_CCK_TRX_8821C 16
  10598. #define BIT_MASK_SIFS_CCK_TRX_8821C 0xff
  10599. #define BIT_SIFS_CCK_TRX_8821C(x) \
  10600. (((x) & BIT_MASK_SIFS_CCK_TRX_8821C) << BIT_SHIFT_SIFS_CCK_TRX_8821C)
  10601. #define BITS_SIFS_CCK_TRX_8821C \
  10602. (BIT_MASK_SIFS_CCK_TRX_8821C << BIT_SHIFT_SIFS_CCK_TRX_8821C)
  10603. #define BIT_CLEAR_SIFS_CCK_TRX_8821C(x) ((x) & (~BITS_SIFS_CCK_TRX_8821C))
  10604. #define BIT_GET_SIFS_CCK_TRX_8821C(x) \
  10605. (((x) >> BIT_SHIFT_SIFS_CCK_TRX_8821C) & BIT_MASK_SIFS_CCK_TRX_8821C)
  10606. #define BIT_SET_SIFS_CCK_TRX_8821C(x, v) \
  10607. (BIT_CLEAR_SIFS_CCK_TRX_8821C(x) | BIT_SIFS_CCK_TRX_8821C(v))
  10608. #define BIT_SHIFT_SIFS_OFDM_CTX_8821C 8
  10609. #define BIT_MASK_SIFS_OFDM_CTX_8821C 0xff
  10610. #define BIT_SIFS_OFDM_CTX_8821C(x) \
  10611. (((x) & BIT_MASK_SIFS_OFDM_CTX_8821C) << BIT_SHIFT_SIFS_OFDM_CTX_8821C)
  10612. #define BITS_SIFS_OFDM_CTX_8821C \
  10613. (BIT_MASK_SIFS_OFDM_CTX_8821C << BIT_SHIFT_SIFS_OFDM_CTX_8821C)
  10614. #define BIT_CLEAR_SIFS_OFDM_CTX_8821C(x) ((x) & (~BITS_SIFS_OFDM_CTX_8821C))
  10615. #define BIT_GET_SIFS_OFDM_CTX_8821C(x) \
  10616. (((x) >> BIT_SHIFT_SIFS_OFDM_CTX_8821C) & BIT_MASK_SIFS_OFDM_CTX_8821C)
  10617. #define BIT_SET_SIFS_OFDM_CTX_8821C(x, v) \
  10618. (BIT_CLEAR_SIFS_OFDM_CTX_8821C(x) | BIT_SIFS_OFDM_CTX_8821C(v))
  10619. #define BIT_SHIFT_SIFS_CCK_CTX_8821C 0
  10620. #define BIT_MASK_SIFS_CCK_CTX_8821C 0xff
  10621. #define BIT_SIFS_CCK_CTX_8821C(x) \
  10622. (((x) & BIT_MASK_SIFS_CCK_CTX_8821C) << BIT_SHIFT_SIFS_CCK_CTX_8821C)
  10623. #define BITS_SIFS_CCK_CTX_8821C \
  10624. (BIT_MASK_SIFS_CCK_CTX_8821C << BIT_SHIFT_SIFS_CCK_CTX_8821C)
  10625. #define BIT_CLEAR_SIFS_CCK_CTX_8821C(x) ((x) & (~BITS_SIFS_CCK_CTX_8821C))
  10626. #define BIT_GET_SIFS_CCK_CTX_8821C(x) \
  10627. (((x) >> BIT_SHIFT_SIFS_CCK_CTX_8821C) & BIT_MASK_SIFS_CCK_CTX_8821C)
  10628. #define BIT_SET_SIFS_CCK_CTX_8821C(x, v) \
  10629. (BIT_CLEAR_SIFS_CCK_CTX_8821C(x) | BIT_SIFS_CCK_CTX_8821C(v))
  10630. /* 2 REG_TSFTR_SYN_OFFSET_8821C */
  10631. #define BIT_SHIFT_TSFTR_SNC_OFFSET_8821C 0
  10632. #define BIT_MASK_TSFTR_SNC_OFFSET_8821C 0xffff
  10633. #define BIT_TSFTR_SNC_OFFSET_8821C(x) \
  10634. (((x) & BIT_MASK_TSFTR_SNC_OFFSET_8821C) \
  10635. << BIT_SHIFT_TSFTR_SNC_OFFSET_8821C)
  10636. #define BITS_TSFTR_SNC_OFFSET_8821C \
  10637. (BIT_MASK_TSFTR_SNC_OFFSET_8821C << BIT_SHIFT_TSFTR_SNC_OFFSET_8821C)
  10638. #define BIT_CLEAR_TSFTR_SNC_OFFSET_8821C(x) \
  10639. ((x) & (~BITS_TSFTR_SNC_OFFSET_8821C))
  10640. #define BIT_GET_TSFTR_SNC_OFFSET_8821C(x) \
  10641. (((x) >> BIT_SHIFT_TSFTR_SNC_OFFSET_8821C) & \
  10642. BIT_MASK_TSFTR_SNC_OFFSET_8821C)
  10643. #define BIT_SET_TSFTR_SNC_OFFSET_8821C(x, v) \
  10644. (BIT_CLEAR_TSFTR_SNC_OFFSET_8821C(x) | BIT_TSFTR_SNC_OFFSET_8821C(v))
  10645. /* 2 REG_AGGR_BREAK_TIME_8821C */
  10646. #define BIT_SHIFT_AGGR_BK_TIME_8821C 0
  10647. #define BIT_MASK_AGGR_BK_TIME_8821C 0xff
  10648. #define BIT_AGGR_BK_TIME_8821C(x) \
  10649. (((x) & BIT_MASK_AGGR_BK_TIME_8821C) << BIT_SHIFT_AGGR_BK_TIME_8821C)
  10650. #define BITS_AGGR_BK_TIME_8821C \
  10651. (BIT_MASK_AGGR_BK_TIME_8821C << BIT_SHIFT_AGGR_BK_TIME_8821C)
  10652. #define BIT_CLEAR_AGGR_BK_TIME_8821C(x) ((x) & (~BITS_AGGR_BK_TIME_8821C))
  10653. #define BIT_GET_AGGR_BK_TIME_8821C(x) \
  10654. (((x) >> BIT_SHIFT_AGGR_BK_TIME_8821C) & BIT_MASK_AGGR_BK_TIME_8821C)
  10655. #define BIT_SET_AGGR_BK_TIME_8821C(x, v) \
  10656. (BIT_CLEAR_AGGR_BK_TIME_8821C(x) | BIT_AGGR_BK_TIME_8821C(v))
  10657. /* 2 REG_SLOT_8821C */
  10658. #define BIT_SHIFT_SLOT_8821C 0
  10659. #define BIT_MASK_SLOT_8821C 0xff
  10660. #define BIT_SLOT_8821C(x) (((x) & BIT_MASK_SLOT_8821C) << BIT_SHIFT_SLOT_8821C)
  10661. #define BITS_SLOT_8821C (BIT_MASK_SLOT_8821C << BIT_SHIFT_SLOT_8821C)
  10662. #define BIT_CLEAR_SLOT_8821C(x) ((x) & (~BITS_SLOT_8821C))
  10663. #define BIT_GET_SLOT_8821C(x) \
  10664. (((x) >> BIT_SHIFT_SLOT_8821C) & BIT_MASK_SLOT_8821C)
  10665. #define BIT_SET_SLOT_8821C(x, v) (BIT_CLEAR_SLOT_8821C(x) | BIT_SLOT_8821C(v))
  10666. /* 2 REG_NOA_ON_ERLY_TIME_8821C */
  10667. #define BIT_SHIFT__NOA_ON_ERLY_TIME_8821C 0
  10668. #define BIT_MASK__NOA_ON_ERLY_TIME_8821C 0xff
  10669. #define BIT__NOA_ON_ERLY_TIME_8821C(x) \
  10670. (((x) & BIT_MASK__NOA_ON_ERLY_TIME_8821C) \
  10671. << BIT_SHIFT__NOA_ON_ERLY_TIME_8821C)
  10672. #define BITS__NOA_ON_ERLY_TIME_8821C \
  10673. (BIT_MASK__NOA_ON_ERLY_TIME_8821C << BIT_SHIFT__NOA_ON_ERLY_TIME_8821C)
  10674. #define BIT_CLEAR__NOA_ON_ERLY_TIME_8821C(x) \
  10675. ((x) & (~BITS__NOA_ON_ERLY_TIME_8821C))
  10676. #define BIT_GET__NOA_ON_ERLY_TIME_8821C(x) \
  10677. (((x) >> BIT_SHIFT__NOA_ON_ERLY_TIME_8821C) & \
  10678. BIT_MASK__NOA_ON_ERLY_TIME_8821C)
  10679. #define BIT_SET__NOA_ON_ERLY_TIME_8821C(x, v) \
  10680. (BIT_CLEAR__NOA_ON_ERLY_TIME_8821C(x) | BIT__NOA_ON_ERLY_TIME_8821C(v))
  10681. /* 2 REG_NOA_OFF_ERLY_TIME_8821C */
  10682. #define BIT_SHIFT__NOA_OFF_ERLY_TIME_8821C 0
  10683. #define BIT_MASK__NOA_OFF_ERLY_TIME_8821C 0xff
  10684. #define BIT__NOA_OFF_ERLY_TIME_8821C(x) \
  10685. (((x) & BIT_MASK__NOA_OFF_ERLY_TIME_8821C) \
  10686. << BIT_SHIFT__NOA_OFF_ERLY_TIME_8821C)
  10687. #define BITS__NOA_OFF_ERLY_TIME_8821C \
  10688. (BIT_MASK__NOA_OFF_ERLY_TIME_8821C \
  10689. << BIT_SHIFT__NOA_OFF_ERLY_TIME_8821C)
  10690. #define BIT_CLEAR__NOA_OFF_ERLY_TIME_8821C(x) \
  10691. ((x) & (~BITS__NOA_OFF_ERLY_TIME_8821C))
  10692. #define BIT_GET__NOA_OFF_ERLY_TIME_8821C(x) \
  10693. (((x) >> BIT_SHIFT__NOA_OFF_ERLY_TIME_8821C) & \
  10694. BIT_MASK__NOA_OFF_ERLY_TIME_8821C)
  10695. #define BIT_SET__NOA_OFF_ERLY_TIME_8821C(x, v) \
  10696. (BIT_CLEAR__NOA_OFF_ERLY_TIME_8821C(x) | \
  10697. BIT__NOA_OFF_ERLY_TIME_8821C(v))
  10698. /* 2 REG_NOT_VALID_8821C */
  10699. /* 2 REG_NOT_VALID_8821C */
  10700. /* 2 REG_TX_PTCL_CTRL_8821C */
  10701. #define BIT_DIS_EDCCA_8821C BIT(15)
  10702. #define BIT_DIS_CCA_8821C BIT(14)
  10703. #define BIT_LSIG_TXOP_TXCMD_NAV_8821C BIT(13)
  10704. #define BIT_SIFS_BK_EN_8821C BIT(12)
  10705. #define BIT_SHIFT_TXQ_NAV_MSK_8821C 8
  10706. #define BIT_MASK_TXQ_NAV_MSK_8821C 0xf
  10707. #define BIT_TXQ_NAV_MSK_8821C(x) \
  10708. (((x) & BIT_MASK_TXQ_NAV_MSK_8821C) << BIT_SHIFT_TXQ_NAV_MSK_8821C)
  10709. #define BITS_TXQ_NAV_MSK_8821C \
  10710. (BIT_MASK_TXQ_NAV_MSK_8821C << BIT_SHIFT_TXQ_NAV_MSK_8821C)
  10711. #define BIT_CLEAR_TXQ_NAV_MSK_8821C(x) ((x) & (~BITS_TXQ_NAV_MSK_8821C))
  10712. #define BIT_GET_TXQ_NAV_MSK_8821C(x) \
  10713. (((x) >> BIT_SHIFT_TXQ_NAV_MSK_8821C) & BIT_MASK_TXQ_NAV_MSK_8821C)
  10714. #define BIT_SET_TXQ_NAV_MSK_8821C(x, v) \
  10715. (BIT_CLEAR_TXQ_NAV_MSK_8821C(x) | BIT_TXQ_NAV_MSK_8821C(v))
  10716. #define BIT_DIS_CW_8821C BIT(7)
  10717. #define BIT_NAV_END_TXOP_8821C BIT(6)
  10718. #define BIT_RDG_END_TXOP_8821C BIT(5)
  10719. #define BIT_AC_INBCN_HOLD_8821C BIT(4)
  10720. #define BIT_MGTQ_TXOP_EN_8821C BIT(3)
  10721. #define BIT_MGTQ_RTSMF_EN_8821C BIT(2)
  10722. #define BIT_HIQ_RTSMF_EN_8821C BIT(1)
  10723. #define BIT_BCN_RTSMF_EN_8821C BIT(0)
  10724. /* 2 REG_TXPAUSE_8821C */
  10725. #define BIT_STOP_BCN_HI_MGT_8821C BIT(7)
  10726. #define BIT_MAC_STOPBCNQ_8821C BIT(6)
  10727. #define BIT_MAC_STOPHIQ_8821C BIT(5)
  10728. #define BIT_MAC_STOPMGQ_8821C BIT(4)
  10729. #define BIT_MAC_STOPBK_8821C BIT(3)
  10730. #define BIT_MAC_STOPBE_8821C BIT(2)
  10731. #define BIT_MAC_STOPVI_8821C BIT(1)
  10732. #define BIT_MAC_STOPVO_8821C BIT(0)
  10733. /* 2 REG_DIS_TXREQ_CLR_8821C */
  10734. #define BIT_DIS_BT_CCA_8821C BIT(7)
  10735. #define BIT_DIS_TXREQ_CLR_HI_8821C BIT(5)
  10736. #define BIT_DIS_TXREQ_CLR_MGQ_8821C BIT(4)
  10737. #define BIT_DIS_TXREQ_CLR_VO_8821C BIT(3)
  10738. #define BIT_DIS_TXREQ_CLR_VI_8821C BIT(2)
  10739. #define BIT_DIS_TXREQ_CLR_BE_8821C BIT(1)
  10740. #define BIT_DIS_TXREQ_CLR_BK_8821C BIT(0)
  10741. /* 2 REG_RD_CTRL_8821C */
  10742. #define BIT_EN_CLR_TXREQ_INCCA_8821C BIT(15)
  10743. #define BIT_DIS_TX_OVER_BCNQ_8821C BIT(14)
  10744. #define BIT_EN_BCNERR_INCCCA_8821C BIT(13)
  10745. #define BIT_EDCCA_MSK_CNTDOWN_EN_8821C BIT(11)
  10746. #define BIT_DIS_TXOP_CFE_8821C BIT(10)
  10747. #define BIT_DIS_LSIG_CFE_8821C BIT(9)
  10748. #define BIT_DIS_STBC_CFE_8821C BIT(8)
  10749. #define BIT_BKQ_RD_INIT_EN_8821C BIT(7)
  10750. #define BIT_BEQ_RD_INIT_EN_8821C BIT(6)
  10751. #define BIT_VIQ_RD_INIT_EN_8821C BIT(5)
  10752. #define BIT_VOQ_RD_INIT_EN_8821C BIT(4)
  10753. #define BIT_BKQ_RD_RESP_EN_8821C BIT(3)
  10754. #define BIT_BEQ_RD_RESP_EN_8821C BIT(2)
  10755. #define BIT_VIQ_RD_RESP_EN_8821C BIT(1)
  10756. #define BIT_VOQ_RD_RESP_EN_8821C BIT(0)
  10757. /* 2 REG_MBSSID_CTRL_8821C */
  10758. #define BIT_MBID_BCNQ7_EN_8821C BIT(7)
  10759. #define BIT_MBID_BCNQ6_EN_8821C BIT(6)
  10760. #define BIT_MBID_BCNQ5_EN_8821C BIT(5)
  10761. #define BIT_MBID_BCNQ4_EN_8821C BIT(4)
  10762. #define BIT_MBID_BCNQ3_EN_8821C BIT(3)
  10763. #define BIT_MBID_BCNQ2_EN_8821C BIT(2)
  10764. #define BIT_MBID_BCNQ1_EN_8821C BIT(1)
  10765. #define BIT_MBID_BCNQ0_EN_8821C BIT(0)
  10766. /* 2 REG_P2PPS_CTRL_8821C */
  10767. #define BIT_P2P_CTW_ALLSTASLEEP_8821C BIT(7)
  10768. #define BIT_P2P_OFF_DISTX_EN_8821C BIT(6)
  10769. #define BIT_PWR_MGT_EN_8821C BIT(5)
  10770. #define BIT_P2P_NOA1_EN_8821C BIT(2)
  10771. #define BIT_P2P_NOA0_EN_8821C BIT(1)
  10772. /* 2 REG_PKT_LIFETIME_CTRL_8821C */
  10773. #define BIT_EN_P2P_CTWND1_8821C BIT(23)
  10774. #define BIT_EN_BKF_CLR_TXREQ_8821C BIT(22)
  10775. #define BIT_EN_TSFBIT32_RST_P2P_8821C BIT(21)
  10776. #define BIT_EN_BCN_TX_BTCCA_8821C BIT(20)
  10777. #define BIT_DIS_PKT_TX_ATIM_8821C BIT(19)
  10778. #define BIT_DIS_BCN_DIS_CTN_8821C BIT(18)
  10779. #define BIT_EN_NAVEND_RST_TXOP_8821C BIT(17)
  10780. #define BIT_EN_FILTER_CCA_8821C BIT(16)
  10781. #define BIT_SHIFT_CCA_FILTER_THRS_8821C 8
  10782. #define BIT_MASK_CCA_FILTER_THRS_8821C 0xff
  10783. #define BIT_CCA_FILTER_THRS_8821C(x) \
  10784. (((x) & BIT_MASK_CCA_FILTER_THRS_8821C) \
  10785. << BIT_SHIFT_CCA_FILTER_THRS_8821C)
  10786. #define BITS_CCA_FILTER_THRS_8821C \
  10787. (BIT_MASK_CCA_FILTER_THRS_8821C << BIT_SHIFT_CCA_FILTER_THRS_8821C)
  10788. #define BIT_CLEAR_CCA_FILTER_THRS_8821C(x) ((x) & (~BITS_CCA_FILTER_THRS_8821C))
  10789. #define BIT_GET_CCA_FILTER_THRS_8821C(x) \
  10790. (((x) >> BIT_SHIFT_CCA_FILTER_THRS_8821C) & \
  10791. BIT_MASK_CCA_FILTER_THRS_8821C)
  10792. #define BIT_SET_CCA_FILTER_THRS_8821C(x, v) \
  10793. (BIT_CLEAR_CCA_FILTER_THRS_8821C(x) | BIT_CCA_FILTER_THRS_8821C(v))
  10794. #define BIT_SHIFT_EDCCA_THRS_8821C 0
  10795. #define BIT_MASK_EDCCA_THRS_8821C 0xff
  10796. #define BIT_EDCCA_THRS_8821C(x) \
  10797. (((x) & BIT_MASK_EDCCA_THRS_8821C) << BIT_SHIFT_EDCCA_THRS_8821C)
  10798. #define BITS_EDCCA_THRS_8821C \
  10799. (BIT_MASK_EDCCA_THRS_8821C << BIT_SHIFT_EDCCA_THRS_8821C)
  10800. #define BIT_CLEAR_EDCCA_THRS_8821C(x) ((x) & (~BITS_EDCCA_THRS_8821C))
  10801. #define BIT_GET_EDCCA_THRS_8821C(x) \
  10802. (((x) >> BIT_SHIFT_EDCCA_THRS_8821C) & BIT_MASK_EDCCA_THRS_8821C)
  10803. #define BIT_SET_EDCCA_THRS_8821C(x, v) \
  10804. (BIT_CLEAR_EDCCA_THRS_8821C(x) | BIT_EDCCA_THRS_8821C(v))
  10805. /* 2 REG_P2PPS_SPEC_STATE_8821C */
  10806. #define BIT_SPEC_POWER_STATE_8821C BIT(7)
  10807. #define BIT_SPEC_CTWINDOW_ON_8821C BIT(6)
  10808. #define BIT_SPEC_BEACON_AREA_ON_8821C BIT(5)
  10809. #define BIT_SPEC_CTWIN_EARLY_DISTX_8821C BIT(4)
  10810. #define BIT_SPEC_NOA1_OFF_PERIOD_8821C BIT(3)
  10811. #define BIT_SPEC_FORCE_DOZE1_8821C BIT(2)
  10812. #define BIT_SPEC_NOA0_OFF_PERIOD_8821C BIT(1)
  10813. #define BIT_SPEC_FORCE_DOZE0_8821C BIT(0)
  10814. /* 2 REG_NOT_VALID_8821C */
  10815. /* 2 REG_BAR_TX_CTRL_8821C */
  10816. /* 2 REG_P2PON_DIS_TXTIME_8821C */
  10817. #define BIT_SHIFT_P2PON_DIS_TXTIME_8821C 0
  10818. #define BIT_MASK_P2PON_DIS_TXTIME_8821C 0xff
  10819. #define BIT_P2PON_DIS_TXTIME_8821C(x) \
  10820. (((x) & BIT_MASK_P2PON_DIS_TXTIME_8821C) \
  10821. << BIT_SHIFT_P2PON_DIS_TXTIME_8821C)
  10822. #define BITS_P2PON_DIS_TXTIME_8821C \
  10823. (BIT_MASK_P2PON_DIS_TXTIME_8821C << BIT_SHIFT_P2PON_DIS_TXTIME_8821C)
  10824. #define BIT_CLEAR_P2PON_DIS_TXTIME_8821C(x) \
  10825. ((x) & (~BITS_P2PON_DIS_TXTIME_8821C))
  10826. #define BIT_GET_P2PON_DIS_TXTIME_8821C(x) \
  10827. (((x) >> BIT_SHIFT_P2PON_DIS_TXTIME_8821C) & \
  10828. BIT_MASK_P2PON_DIS_TXTIME_8821C)
  10829. #define BIT_SET_P2PON_DIS_TXTIME_8821C(x, v) \
  10830. (BIT_CLEAR_P2PON_DIS_TXTIME_8821C(x) | BIT_P2PON_DIS_TXTIME_8821C(v))
  10831. /* 2 REG_NOT_VALID_8821C */
  10832. /* 2 REG_NOT_VALID_8821C */
  10833. /* 2 REG_NOT_VALID_8821C */
  10834. /* 2 REG_NOT_VALID_8821C */
  10835. /* 2 REG_NOT_VALID_8821C */
  10836. /* 2 REG_TBTT_PROHIBIT_8821C */
  10837. #define BIT_SHIFT_TBTT_HOLD_TIME_AP_8821C 8
  10838. #define BIT_MASK_TBTT_HOLD_TIME_AP_8821C 0xfff
  10839. #define BIT_TBTT_HOLD_TIME_AP_8821C(x) \
  10840. (((x) & BIT_MASK_TBTT_HOLD_TIME_AP_8821C) \
  10841. << BIT_SHIFT_TBTT_HOLD_TIME_AP_8821C)
  10842. #define BITS_TBTT_HOLD_TIME_AP_8821C \
  10843. (BIT_MASK_TBTT_HOLD_TIME_AP_8821C << BIT_SHIFT_TBTT_HOLD_TIME_AP_8821C)
  10844. #define BIT_CLEAR_TBTT_HOLD_TIME_AP_8821C(x) \
  10845. ((x) & (~BITS_TBTT_HOLD_TIME_AP_8821C))
  10846. #define BIT_GET_TBTT_HOLD_TIME_AP_8821C(x) \
  10847. (((x) >> BIT_SHIFT_TBTT_HOLD_TIME_AP_8821C) & \
  10848. BIT_MASK_TBTT_HOLD_TIME_AP_8821C)
  10849. #define BIT_SET_TBTT_HOLD_TIME_AP_8821C(x, v) \
  10850. (BIT_CLEAR_TBTT_HOLD_TIME_AP_8821C(x) | BIT_TBTT_HOLD_TIME_AP_8821C(v))
  10851. #define BIT_SHIFT_TBTT_PROHIBIT_SETUP_8821C 0
  10852. #define BIT_MASK_TBTT_PROHIBIT_SETUP_8821C 0xf
  10853. #define BIT_TBTT_PROHIBIT_SETUP_8821C(x) \
  10854. (((x) & BIT_MASK_TBTT_PROHIBIT_SETUP_8821C) \
  10855. << BIT_SHIFT_TBTT_PROHIBIT_SETUP_8821C)
  10856. #define BITS_TBTT_PROHIBIT_SETUP_8821C \
  10857. (BIT_MASK_TBTT_PROHIBIT_SETUP_8821C \
  10858. << BIT_SHIFT_TBTT_PROHIBIT_SETUP_8821C)
  10859. #define BIT_CLEAR_TBTT_PROHIBIT_SETUP_8821C(x) \
  10860. ((x) & (~BITS_TBTT_PROHIBIT_SETUP_8821C))
  10861. #define BIT_GET_TBTT_PROHIBIT_SETUP_8821C(x) \
  10862. (((x) >> BIT_SHIFT_TBTT_PROHIBIT_SETUP_8821C) & \
  10863. BIT_MASK_TBTT_PROHIBIT_SETUP_8821C)
  10864. #define BIT_SET_TBTT_PROHIBIT_SETUP_8821C(x, v) \
  10865. (BIT_CLEAR_TBTT_PROHIBIT_SETUP_8821C(x) | \
  10866. BIT_TBTT_PROHIBIT_SETUP_8821C(v))
  10867. /* 2 REG_P2PPS_STATE_8821C */
  10868. #define BIT_POWER_STATE_8821C BIT(7)
  10869. #define BIT_CTWINDOW_ON_8821C BIT(6)
  10870. #define BIT_BEACON_AREA_ON_8821C BIT(5)
  10871. #define BIT_CTWIN_EARLY_DISTX_8821C BIT(4)
  10872. #define BIT_NOA1_OFF_PERIOD_8821C BIT(3)
  10873. #define BIT_FORCE_DOZE1_8821C BIT(2)
  10874. #define BIT_NOA0_OFF_PERIOD_8821C BIT(1)
  10875. #define BIT_FORCE_DOZE0_8821C BIT(0)
  10876. /* 2 REG_RD_NAV_NXT_8821C */
  10877. #define BIT_SHIFT_RD_NAV_PROT_NXT_8821C 0
  10878. #define BIT_MASK_RD_NAV_PROT_NXT_8821C 0xffff
  10879. #define BIT_RD_NAV_PROT_NXT_8821C(x) \
  10880. (((x) & BIT_MASK_RD_NAV_PROT_NXT_8821C) \
  10881. << BIT_SHIFT_RD_NAV_PROT_NXT_8821C)
  10882. #define BITS_RD_NAV_PROT_NXT_8821C \
  10883. (BIT_MASK_RD_NAV_PROT_NXT_8821C << BIT_SHIFT_RD_NAV_PROT_NXT_8821C)
  10884. #define BIT_CLEAR_RD_NAV_PROT_NXT_8821C(x) ((x) & (~BITS_RD_NAV_PROT_NXT_8821C))
  10885. #define BIT_GET_RD_NAV_PROT_NXT_8821C(x) \
  10886. (((x) >> BIT_SHIFT_RD_NAV_PROT_NXT_8821C) & \
  10887. BIT_MASK_RD_NAV_PROT_NXT_8821C)
  10888. #define BIT_SET_RD_NAV_PROT_NXT_8821C(x, v) \
  10889. (BIT_CLEAR_RD_NAV_PROT_NXT_8821C(x) | BIT_RD_NAV_PROT_NXT_8821C(v))
  10890. /* 2 REG_NAV_PROT_LEN_8821C */
  10891. #define BIT_SHIFT_NAV_PROT_LEN_8821C 0
  10892. #define BIT_MASK_NAV_PROT_LEN_8821C 0xffff
  10893. #define BIT_NAV_PROT_LEN_8821C(x) \
  10894. (((x) & BIT_MASK_NAV_PROT_LEN_8821C) << BIT_SHIFT_NAV_PROT_LEN_8821C)
  10895. #define BITS_NAV_PROT_LEN_8821C \
  10896. (BIT_MASK_NAV_PROT_LEN_8821C << BIT_SHIFT_NAV_PROT_LEN_8821C)
  10897. #define BIT_CLEAR_NAV_PROT_LEN_8821C(x) ((x) & (~BITS_NAV_PROT_LEN_8821C))
  10898. #define BIT_GET_NAV_PROT_LEN_8821C(x) \
  10899. (((x) >> BIT_SHIFT_NAV_PROT_LEN_8821C) & BIT_MASK_NAV_PROT_LEN_8821C)
  10900. #define BIT_SET_NAV_PROT_LEN_8821C(x, v) \
  10901. (BIT_CLEAR_NAV_PROT_LEN_8821C(x) | BIT_NAV_PROT_LEN_8821C(v))
  10902. /* 2 REG_NOT_VALID_8821C */
  10903. /* 2 REG_NOT_VALID_8821C */
  10904. /* 2 REG_BCN_CTRL_8821C */
  10905. #define BIT_DIS_RX_BSSID_FIT_8821C BIT(6)
  10906. #define BIT_P0_EN_TXBCN_RPT_8821C BIT(5)
  10907. #define BIT_DIS_TSF_UDT_8821C BIT(4)
  10908. #define BIT_EN_BCN_FUNCTION_8821C BIT(3)
  10909. #define BIT_P0_EN_RXBCN_RPT_8821C BIT(2)
  10910. #define BIT_EN_P2P_CTWINDOW_8821C BIT(1)
  10911. #define BIT_EN_P2P_BCNQ_AREA_8821C BIT(0)
  10912. /* 2 REG_BCN_CTRL_CLINT0_8821C */
  10913. #define BIT_CLI0_DIS_RX_BSSID_FIT_8821C BIT(6)
  10914. #define BIT_CLI0_DIS_TSF_UDT_8821C BIT(4)
  10915. #define BIT_CLI0_EN_BCN_FUNCTION_8821C BIT(3)
  10916. #define BIT_CLI0_EN_RXBCN_RPT_8821C BIT(2)
  10917. #define BIT_CLI0_ENP2P_CTWINDOW_8821C BIT(1)
  10918. #define BIT_CLI0_ENP2P_BCNQ_AREA_8821C BIT(0)
  10919. /* 2 REG_MBID_NUM_8821C */
  10920. #define BIT_EN_PRE_DL_BEACON_8821C BIT(3)
  10921. #define BIT_SHIFT_MBID_BCN_NUM_8821C 0
  10922. #define BIT_MASK_MBID_BCN_NUM_8821C 0x7
  10923. #define BIT_MBID_BCN_NUM_8821C(x) \
  10924. (((x) & BIT_MASK_MBID_BCN_NUM_8821C) << BIT_SHIFT_MBID_BCN_NUM_8821C)
  10925. #define BITS_MBID_BCN_NUM_8821C \
  10926. (BIT_MASK_MBID_BCN_NUM_8821C << BIT_SHIFT_MBID_BCN_NUM_8821C)
  10927. #define BIT_CLEAR_MBID_BCN_NUM_8821C(x) ((x) & (~BITS_MBID_BCN_NUM_8821C))
  10928. #define BIT_GET_MBID_BCN_NUM_8821C(x) \
  10929. (((x) >> BIT_SHIFT_MBID_BCN_NUM_8821C) & BIT_MASK_MBID_BCN_NUM_8821C)
  10930. #define BIT_SET_MBID_BCN_NUM_8821C(x, v) \
  10931. (BIT_CLEAR_MBID_BCN_NUM_8821C(x) | BIT_MBID_BCN_NUM_8821C(v))
  10932. /* 2 REG_DUAL_TSF_RST_8821C */
  10933. #define BIT_FREECNT_RST_8821C BIT(5)
  10934. #define BIT_TSFTR_CLI3_RST_8821C BIT(4)
  10935. #define BIT_TSFTR_CLI2_RST_8821C BIT(3)
  10936. #define BIT_TSFTR_CLI1_RST_8821C BIT(2)
  10937. #define BIT_TSFTR_CLI0_RST_8821C BIT(1)
  10938. #define BIT_TSFTR_RST_8821C BIT(0)
  10939. /* 2 REG_MBSSID_BCN_SPACE_8821C */
  10940. #define BIT_SHIFT_BCN_TIMER_SEL_FWRD_8821C 28
  10941. #define BIT_MASK_BCN_TIMER_SEL_FWRD_8821C 0x7
  10942. #define BIT_BCN_TIMER_SEL_FWRD_8821C(x) \
  10943. (((x) & BIT_MASK_BCN_TIMER_SEL_FWRD_8821C) \
  10944. << BIT_SHIFT_BCN_TIMER_SEL_FWRD_8821C)
  10945. #define BITS_BCN_TIMER_SEL_FWRD_8821C \
  10946. (BIT_MASK_BCN_TIMER_SEL_FWRD_8821C \
  10947. << BIT_SHIFT_BCN_TIMER_SEL_FWRD_8821C)
  10948. #define BIT_CLEAR_BCN_TIMER_SEL_FWRD_8821C(x) \
  10949. ((x) & (~BITS_BCN_TIMER_SEL_FWRD_8821C))
  10950. #define BIT_GET_BCN_TIMER_SEL_FWRD_8821C(x) \
  10951. (((x) >> BIT_SHIFT_BCN_TIMER_SEL_FWRD_8821C) & \
  10952. BIT_MASK_BCN_TIMER_SEL_FWRD_8821C)
  10953. #define BIT_SET_BCN_TIMER_SEL_FWRD_8821C(x, v) \
  10954. (BIT_CLEAR_BCN_TIMER_SEL_FWRD_8821C(x) | \
  10955. BIT_BCN_TIMER_SEL_FWRD_8821C(v))
  10956. #define BIT_SHIFT_BCN_SPACE_CLINT0_8821C 16
  10957. #define BIT_MASK_BCN_SPACE_CLINT0_8821C 0xfff
  10958. #define BIT_BCN_SPACE_CLINT0_8821C(x) \
  10959. (((x) & BIT_MASK_BCN_SPACE_CLINT0_8821C) \
  10960. << BIT_SHIFT_BCN_SPACE_CLINT0_8821C)
  10961. #define BITS_BCN_SPACE_CLINT0_8821C \
  10962. (BIT_MASK_BCN_SPACE_CLINT0_8821C << BIT_SHIFT_BCN_SPACE_CLINT0_8821C)
  10963. #define BIT_CLEAR_BCN_SPACE_CLINT0_8821C(x) \
  10964. ((x) & (~BITS_BCN_SPACE_CLINT0_8821C))
  10965. #define BIT_GET_BCN_SPACE_CLINT0_8821C(x) \
  10966. (((x) >> BIT_SHIFT_BCN_SPACE_CLINT0_8821C) & \
  10967. BIT_MASK_BCN_SPACE_CLINT0_8821C)
  10968. #define BIT_SET_BCN_SPACE_CLINT0_8821C(x, v) \
  10969. (BIT_CLEAR_BCN_SPACE_CLINT0_8821C(x) | BIT_BCN_SPACE_CLINT0_8821C(v))
  10970. #define BIT_SHIFT_BCN_SPACE0_8821C 0
  10971. #define BIT_MASK_BCN_SPACE0_8821C 0xffff
  10972. #define BIT_BCN_SPACE0_8821C(x) \
  10973. (((x) & BIT_MASK_BCN_SPACE0_8821C) << BIT_SHIFT_BCN_SPACE0_8821C)
  10974. #define BITS_BCN_SPACE0_8821C \
  10975. (BIT_MASK_BCN_SPACE0_8821C << BIT_SHIFT_BCN_SPACE0_8821C)
  10976. #define BIT_CLEAR_BCN_SPACE0_8821C(x) ((x) & (~BITS_BCN_SPACE0_8821C))
  10977. #define BIT_GET_BCN_SPACE0_8821C(x) \
  10978. (((x) >> BIT_SHIFT_BCN_SPACE0_8821C) & BIT_MASK_BCN_SPACE0_8821C)
  10979. #define BIT_SET_BCN_SPACE0_8821C(x, v) \
  10980. (BIT_CLEAR_BCN_SPACE0_8821C(x) | BIT_BCN_SPACE0_8821C(v))
  10981. /* 2 REG_DRVERLYINT_8821C */
  10982. #define BIT_SHIFT_DRVERLYITV_8821C 0
  10983. #define BIT_MASK_DRVERLYITV_8821C 0xff
  10984. #define BIT_DRVERLYITV_8821C(x) \
  10985. (((x) & BIT_MASK_DRVERLYITV_8821C) << BIT_SHIFT_DRVERLYITV_8821C)
  10986. #define BITS_DRVERLYITV_8821C \
  10987. (BIT_MASK_DRVERLYITV_8821C << BIT_SHIFT_DRVERLYITV_8821C)
  10988. #define BIT_CLEAR_DRVERLYITV_8821C(x) ((x) & (~BITS_DRVERLYITV_8821C))
  10989. #define BIT_GET_DRVERLYITV_8821C(x) \
  10990. (((x) >> BIT_SHIFT_DRVERLYITV_8821C) & BIT_MASK_DRVERLYITV_8821C)
  10991. #define BIT_SET_DRVERLYITV_8821C(x, v) \
  10992. (BIT_CLEAR_DRVERLYITV_8821C(x) | BIT_DRVERLYITV_8821C(v))
  10993. /* 2 REG_BCNDMATIM_8821C */
  10994. #define BIT_SHIFT_BCNDMATIM_8821C 0
  10995. #define BIT_MASK_BCNDMATIM_8821C 0xff
  10996. #define BIT_BCNDMATIM_8821C(x) \
  10997. (((x) & BIT_MASK_BCNDMATIM_8821C) << BIT_SHIFT_BCNDMATIM_8821C)
  10998. #define BITS_BCNDMATIM_8821C \
  10999. (BIT_MASK_BCNDMATIM_8821C << BIT_SHIFT_BCNDMATIM_8821C)
  11000. #define BIT_CLEAR_BCNDMATIM_8821C(x) ((x) & (~BITS_BCNDMATIM_8821C))
  11001. #define BIT_GET_BCNDMATIM_8821C(x) \
  11002. (((x) >> BIT_SHIFT_BCNDMATIM_8821C) & BIT_MASK_BCNDMATIM_8821C)
  11003. #define BIT_SET_BCNDMATIM_8821C(x, v) \
  11004. (BIT_CLEAR_BCNDMATIM_8821C(x) | BIT_BCNDMATIM_8821C(v))
  11005. /* 2 REG_ATIMWND_8821C */
  11006. #define BIT_SHIFT_ATIMWND0_8821C 0
  11007. #define BIT_MASK_ATIMWND0_8821C 0xffff
  11008. #define BIT_ATIMWND0_8821C(x) \
  11009. (((x) & BIT_MASK_ATIMWND0_8821C) << BIT_SHIFT_ATIMWND0_8821C)
  11010. #define BITS_ATIMWND0_8821C \
  11011. (BIT_MASK_ATIMWND0_8821C << BIT_SHIFT_ATIMWND0_8821C)
  11012. #define BIT_CLEAR_ATIMWND0_8821C(x) ((x) & (~BITS_ATIMWND0_8821C))
  11013. #define BIT_GET_ATIMWND0_8821C(x) \
  11014. (((x) >> BIT_SHIFT_ATIMWND0_8821C) & BIT_MASK_ATIMWND0_8821C)
  11015. #define BIT_SET_ATIMWND0_8821C(x, v) \
  11016. (BIT_CLEAR_ATIMWND0_8821C(x) | BIT_ATIMWND0_8821C(v))
  11017. /* 2 REG_USTIME_TSF_8821C */
  11018. #define BIT_SHIFT_USTIME_TSF_V1_8821C 0
  11019. #define BIT_MASK_USTIME_TSF_V1_8821C 0xff
  11020. #define BIT_USTIME_TSF_V1_8821C(x) \
  11021. (((x) & BIT_MASK_USTIME_TSF_V1_8821C) << BIT_SHIFT_USTIME_TSF_V1_8821C)
  11022. #define BITS_USTIME_TSF_V1_8821C \
  11023. (BIT_MASK_USTIME_TSF_V1_8821C << BIT_SHIFT_USTIME_TSF_V1_8821C)
  11024. #define BIT_CLEAR_USTIME_TSF_V1_8821C(x) ((x) & (~BITS_USTIME_TSF_V1_8821C))
  11025. #define BIT_GET_USTIME_TSF_V1_8821C(x) \
  11026. (((x) >> BIT_SHIFT_USTIME_TSF_V1_8821C) & BIT_MASK_USTIME_TSF_V1_8821C)
  11027. #define BIT_SET_USTIME_TSF_V1_8821C(x, v) \
  11028. (BIT_CLEAR_USTIME_TSF_V1_8821C(x) | BIT_USTIME_TSF_V1_8821C(v))
  11029. /* 2 REG_BCN_MAX_ERR_8821C */
  11030. #define BIT_SHIFT_BCN_MAX_ERR_8821C 0
  11031. #define BIT_MASK_BCN_MAX_ERR_8821C 0xff
  11032. #define BIT_BCN_MAX_ERR_8821C(x) \
  11033. (((x) & BIT_MASK_BCN_MAX_ERR_8821C) << BIT_SHIFT_BCN_MAX_ERR_8821C)
  11034. #define BITS_BCN_MAX_ERR_8821C \
  11035. (BIT_MASK_BCN_MAX_ERR_8821C << BIT_SHIFT_BCN_MAX_ERR_8821C)
  11036. #define BIT_CLEAR_BCN_MAX_ERR_8821C(x) ((x) & (~BITS_BCN_MAX_ERR_8821C))
  11037. #define BIT_GET_BCN_MAX_ERR_8821C(x) \
  11038. (((x) >> BIT_SHIFT_BCN_MAX_ERR_8821C) & BIT_MASK_BCN_MAX_ERR_8821C)
  11039. #define BIT_SET_BCN_MAX_ERR_8821C(x, v) \
  11040. (BIT_CLEAR_BCN_MAX_ERR_8821C(x) | BIT_BCN_MAX_ERR_8821C(v))
  11041. /* 2 REG_RXTSF_OFFSET_CCK_8821C */
  11042. #define BIT_SHIFT_CCK_RXTSF_OFFSET_8821C 0
  11043. #define BIT_MASK_CCK_RXTSF_OFFSET_8821C 0xff
  11044. #define BIT_CCK_RXTSF_OFFSET_8821C(x) \
  11045. (((x) & BIT_MASK_CCK_RXTSF_OFFSET_8821C) \
  11046. << BIT_SHIFT_CCK_RXTSF_OFFSET_8821C)
  11047. #define BITS_CCK_RXTSF_OFFSET_8821C \
  11048. (BIT_MASK_CCK_RXTSF_OFFSET_8821C << BIT_SHIFT_CCK_RXTSF_OFFSET_8821C)
  11049. #define BIT_CLEAR_CCK_RXTSF_OFFSET_8821C(x) \
  11050. ((x) & (~BITS_CCK_RXTSF_OFFSET_8821C))
  11051. #define BIT_GET_CCK_RXTSF_OFFSET_8821C(x) \
  11052. (((x) >> BIT_SHIFT_CCK_RXTSF_OFFSET_8821C) & \
  11053. BIT_MASK_CCK_RXTSF_OFFSET_8821C)
  11054. #define BIT_SET_CCK_RXTSF_OFFSET_8821C(x, v) \
  11055. (BIT_CLEAR_CCK_RXTSF_OFFSET_8821C(x) | BIT_CCK_RXTSF_OFFSET_8821C(v))
  11056. /* 2 REG_RXTSF_OFFSET_OFDM_8821C */
  11057. #define BIT_SHIFT_OFDM_RXTSF_OFFSET_8821C 0
  11058. #define BIT_MASK_OFDM_RXTSF_OFFSET_8821C 0xff
  11059. #define BIT_OFDM_RXTSF_OFFSET_8821C(x) \
  11060. (((x) & BIT_MASK_OFDM_RXTSF_OFFSET_8821C) \
  11061. << BIT_SHIFT_OFDM_RXTSF_OFFSET_8821C)
  11062. #define BITS_OFDM_RXTSF_OFFSET_8821C \
  11063. (BIT_MASK_OFDM_RXTSF_OFFSET_8821C << BIT_SHIFT_OFDM_RXTSF_OFFSET_8821C)
  11064. #define BIT_CLEAR_OFDM_RXTSF_OFFSET_8821C(x) \
  11065. ((x) & (~BITS_OFDM_RXTSF_OFFSET_8821C))
  11066. #define BIT_GET_OFDM_RXTSF_OFFSET_8821C(x) \
  11067. (((x) >> BIT_SHIFT_OFDM_RXTSF_OFFSET_8821C) & \
  11068. BIT_MASK_OFDM_RXTSF_OFFSET_8821C)
  11069. #define BIT_SET_OFDM_RXTSF_OFFSET_8821C(x, v) \
  11070. (BIT_CLEAR_OFDM_RXTSF_OFFSET_8821C(x) | BIT_OFDM_RXTSF_OFFSET_8821C(v))
  11071. /* 2 REG_TSFTR_8821C */
  11072. #define BIT_SHIFT_TSF_TIMER_V1_8821C 0
  11073. #define BIT_MASK_TSF_TIMER_V1_8821C 0xffffffffL
  11074. #define BIT_TSF_TIMER_V1_8821C(x) \
  11075. (((x) & BIT_MASK_TSF_TIMER_V1_8821C) << BIT_SHIFT_TSF_TIMER_V1_8821C)
  11076. #define BITS_TSF_TIMER_V1_8821C \
  11077. (BIT_MASK_TSF_TIMER_V1_8821C << BIT_SHIFT_TSF_TIMER_V1_8821C)
  11078. #define BIT_CLEAR_TSF_TIMER_V1_8821C(x) ((x) & (~BITS_TSF_TIMER_V1_8821C))
  11079. #define BIT_GET_TSF_TIMER_V1_8821C(x) \
  11080. (((x) >> BIT_SHIFT_TSF_TIMER_V1_8821C) & BIT_MASK_TSF_TIMER_V1_8821C)
  11081. #define BIT_SET_TSF_TIMER_V1_8821C(x, v) \
  11082. (BIT_CLEAR_TSF_TIMER_V1_8821C(x) | BIT_TSF_TIMER_V1_8821C(v))
  11083. /* 2 REG_TSFTR_1_8821C */
  11084. #define BIT_SHIFT_TSF_TIMER_V2_8821C 0
  11085. #define BIT_MASK_TSF_TIMER_V2_8821C 0xffffffffL
  11086. #define BIT_TSF_TIMER_V2_8821C(x) \
  11087. (((x) & BIT_MASK_TSF_TIMER_V2_8821C) << BIT_SHIFT_TSF_TIMER_V2_8821C)
  11088. #define BITS_TSF_TIMER_V2_8821C \
  11089. (BIT_MASK_TSF_TIMER_V2_8821C << BIT_SHIFT_TSF_TIMER_V2_8821C)
  11090. #define BIT_CLEAR_TSF_TIMER_V2_8821C(x) ((x) & (~BITS_TSF_TIMER_V2_8821C))
  11091. #define BIT_GET_TSF_TIMER_V2_8821C(x) \
  11092. (((x) >> BIT_SHIFT_TSF_TIMER_V2_8821C) & BIT_MASK_TSF_TIMER_V2_8821C)
  11093. #define BIT_SET_TSF_TIMER_V2_8821C(x, v) \
  11094. (BIT_CLEAR_TSF_TIMER_V2_8821C(x) | BIT_TSF_TIMER_V2_8821C(v))
  11095. /* 2 REG_FREERUN_CNT_8821C */
  11096. #define BIT_SHIFT_FREERUN_CNT_V1_8821C 0
  11097. #define BIT_MASK_FREERUN_CNT_V1_8821C 0xffffffffL
  11098. #define BIT_FREERUN_CNT_V1_8821C(x) \
  11099. (((x) & BIT_MASK_FREERUN_CNT_V1_8821C) \
  11100. << BIT_SHIFT_FREERUN_CNT_V1_8821C)
  11101. #define BITS_FREERUN_CNT_V1_8821C \
  11102. (BIT_MASK_FREERUN_CNT_V1_8821C << BIT_SHIFT_FREERUN_CNT_V1_8821C)
  11103. #define BIT_CLEAR_FREERUN_CNT_V1_8821C(x) ((x) & (~BITS_FREERUN_CNT_V1_8821C))
  11104. #define BIT_GET_FREERUN_CNT_V1_8821C(x) \
  11105. (((x) >> BIT_SHIFT_FREERUN_CNT_V1_8821C) & \
  11106. BIT_MASK_FREERUN_CNT_V1_8821C)
  11107. #define BIT_SET_FREERUN_CNT_V1_8821C(x, v) \
  11108. (BIT_CLEAR_FREERUN_CNT_V1_8821C(x) | BIT_FREERUN_CNT_V1_8821C(v))
  11109. /* 2 REG_FREERUN_CNT_1_8821C */
  11110. #define BIT_SHIFT_FREERUN_CNT_V2_8821C 0
  11111. #define BIT_MASK_FREERUN_CNT_V2_8821C 0xffffffffL
  11112. #define BIT_FREERUN_CNT_V2_8821C(x) \
  11113. (((x) & BIT_MASK_FREERUN_CNT_V2_8821C) \
  11114. << BIT_SHIFT_FREERUN_CNT_V2_8821C)
  11115. #define BITS_FREERUN_CNT_V2_8821C \
  11116. (BIT_MASK_FREERUN_CNT_V2_8821C << BIT_SHIFT_FREERUN_CNT_V2_8821C)
  11117. #define BIT_CLEAR_FREERUN_CNT_V2_8821C(x) ((x) & (~BITS_FREERUN_CNT_V2_8821C))
  11118. #define BIT_GET_FREERUN_CNT_V2_8821C(x) \
  11119. (((x) >> BIT_SHIFT_FREERUN_CNT_V2_8821C) & \
  11120. BIT_MASK_FREERUN_CNT_V2_8821C)
  11121. #define BIT_SET_FREERUN_CNT_V2_8821C(x, v) \
  11122. (BIT_CLEAR_FREERUN_CNT_V2_8821C(x) | BIT_FREERUN_CNT_V2_8821C(v))
  11123. /* 2 REG_ATIMWND1_V1_8821C */
  11124. #define BIT_SHIFT_ATIMWND1_V1_8821C 0
  11125. #define BIT_MASK_ATIMWND1_V1_8821C 0xff
  11126. #define BIT_ATIMWND1_V1_8821C(x) \
  11127. (((x) & BIT_MASK_ATIMWND1_V1_8821C) << BIT_SHIFT_ATIMWND1_V1_8821C)
  11128. #define BITS_ATIMWND1_V1_8821C \
  11129. (BIT_MASK_ATIMWND1_V1_8821C << BIT_SHIFT_ATIMWND1_V1_8821C)
  11130. #define BIT_CLEAR_ATIMWND1_V1_8821C(x) ((x) & (~BITS_ATIMWND1_V1_8821C))
  11131. #define BIT_GET_ATIMWND1_V1_8821C(x) \
  11132. (((x) >> BIT_SHIFT_ATIMWND1_V1_8821C) & BIT_MASK_ATIMWND1_V1_8821C)
  11133. #define BIT_SET_ATIMWND1_V1_8821C(x, v) \
  11134. (BIT_CLEAR_ATIMWND1_V1_8821C(x) | BIT_ATIMWND1_V1_8821C(v))
  11135. /* 2 REG_TBTT_PROHIBIT_INFRA_8821C */
  11136. #define BIT_SHIFT_TBTT_PROHIBIT_INFRA_8821C 0
  11137. #define BIT_MASK_TBTT_PROHIBIT_INFRA_8821C 0xff
  11138. #define BIT_TBTT_PROHIBIT_INFRA_8821C(x) \
  11139. (((x) & BIT_MASK_TBTT_PROHIBIT_INFRA_8821C) \
  11140. << BIT_SHIFT_TBTT_PROHIBIT_INFRA_8821C)
  11141. #define BITS_TBTT_PROHIBIT_INFRA_8821C \
  11142. (BIT_MASK_TBTT_PROHIBIT_INFRA_8821C \
  11143. << BIT_SHIFT_TBTT_PROHIBIT_INFRA_8821C)
  11144. #define BIT_CLEAR_TBTT_PROHIBIT_INFRA_8821C(x) \
  11145. ((x) & (~BITS_TBTT_PROHIBIT_INFRA_8821C))
  11146. #define BIT_GET_TBTT_PROHIBIT_INFRA_8821C(x) \
  11147. (((x) >> BIT_SHIFT_TBTT_PROHIBIT_INFRA_8821C) & \
  11148. BIT_MASK_TBTT_PROHIBIT_INFRA_8821C)
  11149. #define BIT_SET_TBTT_PROHIBIT_INFRA_8821C(x, v) \
  11150. (BIT_CLEAR_TBTT_PROHIBIT_INFRA_8821C(x) | \
  11151. BIT_TBTT_PROHIBIT_INFRA_8821C(v))
  11152. /* 2 REG_CTWND_8821C */
  11153. #define BIT_SHIFT_CTWND_8821C 0
  11154. #define BIT_MASK_CTWND_8821C 0xff
  11155. #define BIT_CTWND_8821C(x) \
  11156. (((x) & BIT_MASK_CTWND_8821C) << BIT_SHIFT_CTWND_8821C)
  11157. #define BITS_CTWND_8821C (BIT_MASK_CTWND_8821C << BIT_SHIFT_CTWND_8821C)
  11158. #define BIT_CLEAR_CTWND_8821C(x) ((x) & (~BITS_CTWND_8821C))
  11159. #define BIT_GET_CTWND_8821C(x) \
  11160. (((x) >> BIT_SHIFT_CTWND_8821C) & BIT_MASK_CTWND_8821C)
  11161. #define BIT_SET_CTWND_8821C(x, v) \
  11162. (BIT_CLEAR_CTWND_8821C(x) | BIT_CTWND_8821C(v))
  11163. /* 2 REG_BCNIVLCUNT_8821C */
  11164. #define BIT_SHIFT_BCNIVLCUNT_8821C 0
  11165. #define BIT_MASK_BCNIVLCUNT_8821C 0x7f
  11166. #define BIT_BCNIVLCUNT_8821C(x) \
  11167. (((x) & BIT_MASK_BCNIVLCUNT_8821C) << BIT_SHIFT_BCNIVLCUNT_8821C)
  11168. #define BITS_BCNIVLCUNT_8821C \
  11169. (BIT_MASK_BCNIVLCUNT_8821C << BIT_SHIFT_BCNIVLCUNT_8821C)
  11170. #define BIT_CLEAR_BCNIVLCUNT_8821C(x) ((x) & (~BITS_BCNIVLCUNT_8821C))
  11171. #define BIT_GET_BCNIVLCUNT_8821C(x) \
  11172. (((x) >> BIT_SHIFT_BCNIVLCUNT_8821C) & BIT_MASK_BCNIVLCUNT_8821C)
  11173. #define BIT_SET_BCNIVLCUNT_8821C(x, v) \
  11174. (BIT_CLEAR_BCNIVLCUNT_8821C(x) | BIT_BCNIVLCUNT_8821C(v))
  11175. /* 2 REG_BCNDROPCTRL_8821C */
  11176. #define BIT_BEACON_DROP_EN_8821C BIT(7)
  11177. #define BIT_SHIFT_BEACON_DROP_IVL_8821C 0
  11178. #define BIT_MASK_BEACON_DROP_IVL_8821C 0x7f
  11179. #define BIT_BEACON_DROP_IVL_8821C(x) \
  11180. (((x) & BIT_MASK_BEACON_DROP_IVL_8821C) \
  11181. << BIT_SHIFT_BEACON_DROP_IVL_8821C)
  11182. #define BITS_BEACON_DROP_IVL_8821C \
  11183. (BIT_MASK_BEACON_DROP_IVL_8821C << BIT_SHIFT_BEACON_DROP_IVL_8821C)
  11184. #define BIT_CLEAR_BEACON_DROP_IVL_8821C(x) ((x) & (~BITS_BEACON_DROP_IVL_8821C))
  11185. #define BIT_GET_BEACON_DROP_IVL_8821C(x) \
  11186. (((x) >> BIT_SHIFT_BEACON_DROP_IVL_8821C) & \
  11187. BIT_MASK_BEACON_DROP_IVL_8821C)
  11188. #define BIT_SET_BEACON_DROP_IVL_8821C(x, v) \
  11189. (BIT_CLEAR_BEACON_DROP_IVL_8821C(x) | BIT_BEACON_DROP_IVL_8821C(v))
  11190. /* 2 REG_HGQ_TIMEOUT_PERIOD_8821C */
  11191. #define BIT_SHIFT_HGQ_TIMEOUT_PERIOD_8821C 0
  11192. #define BIT_MASK_HGQ_TIMEOUT_PERIOD_8821C 0xff
  11193. #define BIT_HGQ_TIMEOUT_PERIOD_8821C(x) \
  11194. (((x) & BIT_MASK_HGQ_TIMEOUT_PERIOD_8821C) \
  11195. << BIT_SHIFT_HGQ_TIMEOUT_PERIOD_8821C)
  11196. #define BITS_HGQ_TIMEOUT_PERIOD_8821C \
  11197. (BIT_MASK_HGQ_TIMEOUT_PERIOD_8821C \
  11198. << BIT_SHIFT_HGQ_TIMEOUT_PERIOD_8821C)
  11199. #define BIT_CLEAR_HGQ_TIMEOUT_PERIOD_8821C(x) \
  11200. ((x) & (~BITS_HGQ_TIMEOUT_PERIOD_8821C))
  11201. #define BIT_GET_HGQ_TIMEOUT_PERIOD_8821C(x) \
  11202. (((x) >> BIT_SHIFT_HGQ_TIMEOUT_PERIOD_8821C) & \
  11203. BIT_MASK_HGQ_TIMEOUT_PERIOD_8821C)
  11204. #define BIT_SET_HGQ_TIMEOUT_PERIOD_8821C(x, v) \
  11205. (BIT_CLEAR_HGQ_TIMEOUT_PERIOD_8821C(x) | \
  11206. BIT_HGQ_TIMEOUT_PERIOD_8821C(v))
  11207. /* 2 REG_TXCMD_TIMEOUT_PERIOD_8821C */
  11208. #define BIT_SHIFT_TXCMD_TIMEOUT_PERIOD_8821C 0
  11209. #define BIT_MASK_TXCMD_TIMEOUT_PERIOD_8821C 0xff
  11210. #define BIT_TXCMD_TIMEOUT_PERIOD_8821C(x) \
  11211. (((x) & BIT_MASK_TXCMD_TIMEOUT_PERIOD_8821C) \
  11212. << BIT_SHIFT_TXCMD_TIMEOUT_PERIOD_8821C)
  11213. #define BITS_TXCMD_TIMEOUT_PERIOD_8821C \
  11214. (BIT_MASK_TXCMD_TIMEOUT_PERIOD_8821C \
  11215. << BIT_SHIFT_TXCMD_TIMEOUT_PERIOD_8821C)
  11216. #define BIT_CLEAR_TXCMD_TIMEOUT_PERIOD_8821C(x) \
  11217. ((x) & (~BITS_TXCMD_TIMEOUT_PERIOD_8821C))
  11218. #define BIT_GET_TXCMD_TIMEOUT_PERIOD_8821C(x) \
  11219. (((x) >> BIT_SHIFT_TXCMD_TIMEOUT_PERIOD_8821C) & \
  11220. BIT_MASK_TXCMD_TIMEOUT_PERIOD_8821C)
  11221. #define BIT_SET_TXCMD_TIMEOUT_PERIOD_8821C(x, v) \
  11222. (BIT_CLEAR_TXCMD_TIMEOUT_PERIOD_8821C(x) | \
  11223. BIT_TXCMD_TIMEOUT_PERIOD_8821C(v))
  11224. /* 2 REG_MISC_CTRL_8821C */
  11225. #define BIT_AUTO_SYNC_BY_TBTT_8821C BIT(6)
  11226. #define BIT_DIS_TRX_CAL_BCN_8821C BIT(5)
  11227. #define BIT_DIS_TX_CAL_TBTT_8821C BIT(4)
  11228. #define BIT_EN_FREECNT_8821C BIT(3)
  11229. #define BIT_BCN_AGGRESSION_8821C BIT(2)
  11230. #define BIT_SHIFT_DIS_SECONDARY_CCA_8821C 0
  11231. #define BIT_MASK_DIS_SECONDARY_CCA_8821C 0x3
  11232. #define BIT_DIS_SECONDARY_CCA_8821C(x) \
  11233. (((x) & BIT_MASK_DIS_SECONDARY_CCA_8821C) \
  11234. << BIT_SHIFT_DIS_SECONDARY_CCA_8821C)
  11235. #define BITS_DIS_SECONDARY_CCA_8821C \
  11236. (BIT_MASK_DIS_SECONDARY_CCA_8821C << BIT_SHIFT_DIS_SECONDARY_CCA_8821C)
  11237. #define BIT_CLEAR_DIS_SECONDARY_CCA_8821C(x) \
  11238. ((x) & (~BITS_DIS_SECONDARY_CCA_8821C))
  11239. #define BIT_GET_DIS_SECONDARY_CCA_8821C(x) \
  11240. (((x) >> BIT_SHIFT_DIS_SECONDARY_CCA_8821C) & \
  11241. BIT_MASK_DIS_SECONDARY_CCA_8821C)
  11242. #define BIT_SET_DIS_SECONDARY_CCA_8821C(x, v) \
  11243. (BIT_CLEAR_DIS_SECONDARY_CCA_8821C(x) | BIT_DIS_SECONDARY_CCA_8821C(v))
  11244. /* 2 REG_BCN_CTRL_CLINT1_8821C */
  11245. #define BIT_CLI1_DIS_RX_BSSID_FIT_8821C BIT(6)
  11246. #define BIT_CLI1_DIS_TSF_UDT_8821C BIT(4)
  11247. #define BIT_CLI1_EN_BCN_FUNCTION_8821C BIT(3)
  11248. #define BIT_CLI1_EN_RXBCN_RPT_8821C BIT(2)
  11249. #define BIT_CLI1_ENP2P_CTWINDOW_8821C BIT(1)
  11250. #define BIT_CLI1_ENP2P_BCNQ_AREA_8821C BIT(0)
  11251. /* 2 REG_BCN_CTRL_CLINT2_8821C */
  11252. #define BIT_CLI2_DIS_RX_BSSID_FIT_8821C BIT(6)
  11253. #define BIT_CLI2_DIS_TSF_UDT_8821C BIT(4)
  11254. #define BIT_CLI2_EN_BCN_FUNCTION_8821C BIT(3)
  11255. #define BIT_CLI2_EN_RXBCN_RPT_8821C BIT(2)
  11256. #define BIT_CLI2_ENP2P_CTWINDOW_8821C BIT(1)
  11257. #define BIT_CLI2_ENP2P_BCNQ_AREA_8821C BIT(0)
  11258. /* 2 REG_BCN_CTRL_CLINT3_8821C */
  11259. #define BIT_CLI3_DIS_RX_BSSID_FIT_8821C BIT(6)
  11260. #define BIT_CLI3_DIS_TSF_UDT_8821C BIT(4)
  11261. #define BIT_CLI3_EN_BCN_FUNCTION_8821C BIT(3)
  11262. #define BIT_CLI3_EN_RXBCN_RPT_8821C BIT(2)
  11263. #define BIT_CLI3_ENP2P_CTWINDOW_8821C BIT(1)
  11264. #define BIT_CLI3_ENP2P_BCNQ_AREA_8821C BIT(0)
  11265. /* 2 REG_EXTEND_CTRL_8821C */
  11266. #define BIT_EN_TSFBIT32_RST_P2P2_8821C BIT(5)
  11267. #define BIT_EN_TSFBIT32_RST_P2P1_8821C BIT(4)
  11268. #define BIT_SHIFT_PORT_SEL_8821C 0
  11269. #define BIT_MASK_PORT_SEL_8821C 0x7
  11270. #define BIT_PORT_SEL_8821C(x) \
  11271. (((x) & BIT_MASK_PORT_SEL_8821C) << BIT_SHIFT_PORT_SEL_8821C)
  11272. #define BITS_PORT_SEL_8821C \
  11273. (BIT_MASK_PORT_SEL_8821C << BIT_SHIFT_PORT_SEL_8821C)
  11274. #define BIT_CLEAR_PORT_SEL_8821C(x) ((x) & (~BITS_PORT_SEL_8821C))
  11275. #define BIT_GET_PORT_SEL_8821C(x) \
  11276. (((x) >> BIT_SHIFT_PORT_SEL_8821C) & BIT_MASK_PORT_SEL_8821C)
  11277. #define BIT_SET_PORT_SEL_8821C(x, v) \
  11278. (BIT_CLEAR_PORT_SEL_8821C(x) | BIT_PORT_SEL_8821C(v))
  11279. /* 2 REG_P2PPS1_SPEC_STATE_8821C */
  11280. #define BIT_P2P1_SPEC_POWER_STATE_8821C BIT(7)
  11281. #define BIT_P2P1_SPEC_CTWINDOW_ON_8821C BIT(6)
  11282. #define BIT_P2P1_SPEC_BCN_AREA_ON_8821C BIT(5)
  11283. #define BIT_P2P1_SPEC_CTWIN_EARLY_DISTX_8821C BIT(4)
  11284. #define BIT_P2P1_SPEC_NOA1_OFF_PERIOD_8821C BIT(3)
  11285. #define BIT_P2P1_SPEC_FORCE_DOZE1_8821C BIT(2)
  11286. #define BIT_P2P1_SPEC_NOA0_OFF_PERIOD_8821C BIT(1)
  11287. #define BIT_P2P1_SPEC_FORCE_DOZE0_8821C BIT(0)
  11288. /* 2 REG_P2PPS1_STATE_8821C */
  11289. #define BIT_P2P1_POWER_STATE_8821C BIT(7)
  11290. #define BIT_P2P1_CTWINDOW_ON_8821C BIT(6)
  11291. #define BIT_P2P1_BEACON_AREA_ON_8821C BIT(5)
  11292. #define BIT_P2P1_CTWIN_EARLY_DISTX_8821C BIT(4)
  11293. #define BIT_P2P1_NOA1_OFF_PERIOD_8821C BIT(3)
  11294. #define BIT_P2P1_FORCE_DOZE1_8821C BIT(2)
  11295. #define BIT_P2P1_NOA0_OFF_PERIOD_8821C BIT(1)
  11296. #define BIT_P2P1_FORCE_DOZE0_8821C BIT(0)
  11297. /* 2 REG_P2PPS2_SPEC_STATE_8821C */
  11298. #define BIT_P2P2_SPEC_POWER_STATE_8821C BIT(7)
  11299. #define BIT_P2P2_SPEC_CTWINDOW_ON_8821C BIT(6)
  11300. #define BIT_P2P2_SPEC_BCN_AREA_ON_8821C BIT(5)
  11301. #define BIT_P2P2_SPEC_CTWIN_EARLY_DISTX_8821C BIT(4)
  11302. #define BIT_P2P2_SPEC_NOA1_OFF_PERIOD_8821C BIT(3)
  11303. #define BIT_P2P2_SPEC_FORCE_DOZE1_8821C BIT(2)
  11304. #define BIT_P2P2_SPEC_NOA0_OFF_PERIOD_8821C BIT(1)
  11305. #define BIT_P2P2_SPEC_FORCE_DOZE0_8821C BIT(0)
  11306. /* 2 REG_P2PPS2_STATE_8821C */
  11307. #define BIT_P2P2_POWER_STATE_8821C BIT(7)
  11308. #define BIT_P2P2_CTWINDOW_ON_8821C BIT(6)
  11309. #define BIT_P2P2_BEACON_AREA_ON_8821C BIT(5)
  11310. #define BIT_P2P2_CTWIN_EARLY_DISTX_8821C BIT(4)
  11311. #define BIT_P2P2_NOA1_OFF_PERIOD_8821C BIT(3)
  11312. #define BIT_P2P2_FORCE_DOZE1_8821C BIT(2)
  11313. #define BIT_P2P2_NOA0_OFF_PERIOD_8821C BIT(1)
  11314. #define BIT_P2P2_FORCE_DOZE0_8821C BIT(0)
  11315. /* 2 REG_PS_TIMER0_8821C */
  11316. #define BIT_SHIFT_PSTIMER0_INT_8821C 5
  11317. #define BIT_MASK_PSTIMER0_INT_8821C 0x7ffffff
  11318. #define BIT_PSTIMER0_INT_8821C(x) \
  11319. (((x) & BIT_MASK_PSTIMER0_INT_8821C) << BIT_SHIFT_PSTIMER0_INT_8821C)
  11320. #define BITS_PSTIMER0_INT_8821C \
  11321. (BIT_MASK_PSTIMER0_INT_8821C << BIT_SHIFT_PSTIMER0_INT_8821C)
  11322. #define BIT_CLEAR_PSTIMER0_INT_8821C(x) ((x) & (~BITS_PSTIMER0_INT_8821C))
  11323. #define BIT_GET_PSTIMER0_INT_8821C(x) \
  11324. (((x) >> BIT_SHIFT_PSTIMER0_INT_8821C) & BIT_MASK_PSTIMER0_INT_8821C)
  11325. #define BIT_SET_PSTIMER0_INT_8821C(x, v) \
  11326. (BIT_CLEAR_PSTIMER0_INT_8821C(x) | BIT_PSTIMER0_INT_8821C(v))
  11327. /* 2 REG_PS_TIMER1_8821C */
  11328. #define BIT_SHIFT_PSTIMER1_INT_8821C 5
  11329. #define BIT_MASK_PSTIMER1_INT_8821C 0x7ffffff
  11330. #define BIT_PSTIMER1_INT_8821C(x) \
  11331. (((x) & BIT_MASK_PSTIMER1_INT_8821C) << BIT_SHIFT_PSTIMER1_INT_8821C)
  11332. #define BITS_PSTIMER1_INT_8821C \
  11333. (BIT_MASK_PSTIMER1_INT_8821C << BIT_SHIFT_PSTIMER1_INT_8821C)
  11334. #define BIT_CLEAR_PSTIMER1_INT_8821C(x) ((x) & (~BITS_PSTIMER1_INT_8821C))
  11335. #define BIT_GET_PSTIMER1_INT_8821C(x) \
  11336. (((x) >> BIT_SHIFT_PSTIMER1_INT_8821C) & BIT_MASK_PSTIMER1_INT_8821C)
  11337. #define BIT_SET_PSTIMER1_INT_8821C(x, v) \
  11338. (BIT_CLEAR_PSTIMER1_INT_8821C(x) | BIT_PSTIMER1_INT_8821C(v))
  11339. /* 2 REG_PS_TIMER2_8821C */
  11340. #define BIT_SHIFT_PSTIMER2_INT_8821C 5
  11341. #define BIT_MASK_PSTIMER2_INT_8821C 0x7ffffff
  11342. #define BIT_PSTIMER2_INT_8821C(x) \
  11343. (((x) & BIT_MASK_PSTIMER2_INT_8821C) << BIT_SHIFT_PSTIMER2_INT_8821C)
  11344. #define BITS_PSTIMER2_INT_8821C \
  11345. (BIT_MASK_PSTIMER2_INT_8821C << BIT_SHIFT_PSTIMER2_INT_8821C)
  11346. #define BIT_CLEAR_PSTIMER2_INT_8821C(x) ((x) & (~BITS_PSTIMER2_INT_8821C))
  11347. #define BIT_GET_PSTIMER2_INT_8821C(x) \
  11348. (((x) >> BIT_SHIFT_PSTIMER2_INT_8821C) & BIT_MASK_PSTIMER2_INT_8821C)
  11349. #define BIT_SET_PSTIMER2_INT_8821C(x, v) \
  11350. (BIT_CLEAR_PSTIMER2_INT_8821C(x) | BIT_PSTIMER2_INT_8821C(v))
  11351. /* 2 REG_TBTT_CTN_AREA_8821C */
  11352. #define BIT_SHIFT_TBTT_CTN_AREA_8821C 0
  11353. #define BIT_MASK_TBTT_CTN_AREA_8821C 0xff
  11354. #define BIT_TBTT_CTN_AREA_8821C(x) \
  11355. (((x) & BIT_MASK_TBTT_CTN_AREA_8821C) << BIT_SHIFT_TBTT_CTN_AREA_8821C)
  11356. #define BITS_TBTT_CTN_AREA_8821C \
  11357. (BIT_MASK_TBTT_CTN_AREA_8821C << BIT_SHIFT_TBTT_CTN_AREA_8821C)
  11358. #define BIT_CLEAR_TBTT_CTN_AREA_8821C(x) ((x) & (~BITS_TBTT_CTN_AREA_8821C))
  11359. #define BIT_GET_TBTT_CTN_AREA_8821C(x) \
  11360. (((x) >> BIT_SHIFT_TBTT_CTN_AREA_8821C) & BIT_MASK_TBTT_CTN_AREA_8821C)
  11361. #define BIT_SET_TBTT_CTN_AREA_8821C(x, v) \
  11362. (BIT_CLEAR_TBTT_CTN_AREA_8821C(x) | BIT_TBTT_CTN_AREA_8821C(v))
  11363. /* 2 REG_NOT_VALID_8821C */
  11364. /* 2 REG_FORCE_BCN_IFS_8821C */
  11365. #define BIT_SHIFT_FORCE_BCN_IFS_8821C 0
  11366. #define BIT_MASK_FORCE_BCN_IFS_8821C 0xff
  11367. #define BIT_FORCE_BCN_IFS_8821C(x) \
  11368. (((x) & BIT_MASK_FORCE_BCN_IFS_8821C) << BIT_SHIFT_FORCE_BCN_IFS_8821C)
  11369. #define BITS_FORCE_BCN_IFS_8821C \
  11370. (BIT_MASK_FORCE_BCN_IFS_8821C << BIT_SHIFT_FORCE_BCN_IFS_8821C)
  11371. #define BIT_CLEAR_FORCE_BCN_IFS_8821C(x) ((x) & (~BITS_FORCE_BCN_IFS_8821C))
  11372. #define BIT_GET_FORCE_BCN_IFS_8821C(x) \
  11373. (((x) >> BIT_SHIFT_FORCE_BCN_IFS_8821C) & BIT_MASK_FORCE_BCN_IFS_8821C)
  11374. #define BIT_SET_FORCE_BCN_IFS_8821C(x, v) \
  11375. (BIT_CLEAR_FORCE_BCN_IFS_8821C(x) | BIT_FORCE_BCN_IFS_8821C(v))
  11376. /* 2 REG_NOT_VALID_8821C */
  11377. /* 2 REG_TXOP_MIN_8821C */
  11378. #define BIT_SHIFT_TXOP_MIN_8821C 0
  11379. #define BIT_MASK_TXOP_MIN_8821C 0x3fff
  11380. #define BIT_TXOP_MIN_8821C(x) \
  11381. (((x) & BIT_MASK_TXOP_MIN_8821C) << BIT_SHIFT_TXOP_MIN_8821C)
  11382. #define BITS_TXOP_MIN_8821C \
  11383. (BIT_MASK_TXOP_MIN_8821C << BIT_SHIFT_TXOP_MIN_8821C)
  11384. #define BIT_CLEAR_TXOP_MIN_8821C(x) ((x) & (~BITS_TXOP_MIN_8821C))
  11385. #define BIT_GET_TXOP_MIN_8821C(x) \
  11386. (((x) >> BIT_SHIFT_TXOP_MIN_8821C) & BIT_MASK_TXOP_MIN_8821C)
  11387. #define BIT_SET_TXOP_MIN_8821C(x, v) \
  11388. (BIT_CLEAR_TXOP_MIN_8821C(x) | BIT_TXOP_MIN_8821C(v))
  11389. /* 2 REG_PRE_BKF_TIME_8821C */
  11390. #define BIT_SHIFT_PRE_BKF_TIME_8821C 0
  11391. #define BIT_MASK_PRE_BKF_TIME_8821C 0xff
  11392. #define BIT_PRE_BKF_TIME_8821C(x) \
  11393. (((x) & BIT_MASK_PRE_BKF_TIME_8821C) << BIT_SHIFT_PRE_BKF_TIME_8821C)
  11394. #define BITS_PRE_BKF_TIME_8821C \
  11395. (BIT_MASK_PRE_BKF_TIME_8821C << BIT_SHIFT_PRE_BKF_TIME_8821C)
  11396. #define BIT_CLEAR_PRE_BKF_TIME_8821C(x) ((x) & (~BITS_PRE_BKF_TIME_8821C))
  11397. #define BIT_GET_PRE_BKF_TIME_8821C(x) \
  11398. (((x) >> BIT_SHIFT_PRE_BKF_TIME_8821C) & BIT_MASK_PRE_BKF_TIME_8821C)
  11399. #define BIT_SET_PRE_BKF_TIME_8821C(x, v) \
  11400. (BIT_CLEAR_PRE_BKF_TIME_8821C(x) | BIT_PRE_BKF_TIME_8821C(v))
  11401. /* 2 REG_CROSS_TXOP_CTRL_8821C */
  11402. #define BIT_TXFAIL_BREACK_TXOP_EN_8821C BIT(3)
  11403. #define BIT_DTIM_BYPASS_8821C BIT(2)
  11404. #define BIT_RTS_NAV_TXOP_8821C BIT(1)
  11405. #define BIT_NOT_CROSS_TXOP_8821C BIT(0)
  11406. /* 2 REG_NOT_VALID_8821C */
  11407. /* 2 REG_NOT_VALID_8821C */
  11408. /* 2 REG_NOT_VALID_8821C */
  11409. /* 2 REG_ATIMWND2_8821C */
  11410. #define BIT_SHIFT_ATIMWND2_8821C 0
  11411. #define BIT_MASK_ATIMWND2_8821C 0xff
  11412. #define BIT_ATIMWND2_8821C(x) \
  11413. (((x) & BIT_MASK_ATIMWND2_8821C) << BIT_SHIFT_ATIMWND2_8821C)
  11414. #define BITS_ATIMWND2_8821C \
  11415. (BIT_MASK_ATIMWND2_8821C << BIT_SHIFT_ATIMWND2_8821C)
  11416. #define BIT_CLEAR_ATIMWND2_8821C(x) ((x) & (~BITS_ATIMWND2_8821C))
  11417. #define BIT_GET_ATIMWND2_8821C(x) \
  11418. (((x) >> BIT_SHIFT_ATIMWND2_8821C) & BIT_MASK_ATIMWND2_8821C)
  11419. #define BIT_SET_ATIMWND2_8821C(x, v) \
  11420. (BIT_CLEAR_ATIMWND2_8821C(x) | BIT_ATIMWND2_8821C(v))
  11421. /* 2 REG_ATIMWND3_8821C */
  11422. #define BIT_SHIFT_ATIMWND3_8821C 0
  11423. #define BIT_MASK_ATIMWND3_8821C 0xff
  11424. #define BIT_ATIMWND3_8821C(x) \
  11425. (((x) & BIT_MASK_ATIMWND3_8821C) << BIT_SHIFT_ATIMWND3_8821C)
  11426. #define BITS_ATIMWND3_8821C \
  11427. (BIT_MASK_ATIMWND3_8821C << BIT_SHIFT_ATIMWND3_8821C)
  11428. #define BIT_CLEAR_ATIMWND3_8821C(x) ((x) & (~BITS_ATIMWND3_8821C))
  11429. #define BIT_GET_ATIMWND3_8821C(x) \
  11430. (((x) >> BIT_SHIFT_ATIMWND3_8821C) & BIT_MASK_ATIMWND3_8821C)
  11431. #define BIT_SET_ATIMWND3_8821C(x, v) \
  11432. (BIT_CLEAR_ATIMWND3_8821C(x) | BIT_ATIMWND3_8821C(v))
  11433. /* 2 REG_ATIMWND4_8821C */
  11434. #define BIT_SHIFT_ATIMWND4_8821C 0
  11435. #define BIT_MASK_ATIMWND4_8821C 0xff
  11436. #define BIT_ATIMWND4_8821C(x) \
  11437. (((x) & BIT_MASK_ATIMWND4_8821C) << BIT_SHIFT_ATIMWND4_8821C)
  11438. #define BITS_ATIMWND4_8821C \
  11439. (BIT_MASK_ATIMWND4_8821C << BIT_SHIFT_ATIMWND4_8821C)
  11440. #define BIT_CLEAR_ATIMWND4_8821C(x) ((x) & (~BITS_ATIMWND4_8821C))
  11441. #define BIT_GET_ATIMWND4_8821C(x) \
  11442. (((x) >> BIT_SHIFT_ATIMWND4_8821C) & BIT_MASK_ATIMWND4_8821C)
  11443. #define BIT_SET_ATIMWND4_8821C(x, v) \
  11444. (BIT_CLEAR_ATIMWND4_8821C(x) | BIT_ATIMWND4_8821C(v))
  11445. /* 2 REG_ATIMWND5_8821C */
  11446. #define BIT_SHIFT_ATIMWND5_8821C 0
  11447. #define BIT_MASK_ATIMWND5_8821C 0xff
  11448. #define BIT_ATIMWND5_8821C(x) \
  11449. (((x) & BIT_MASK_ATIMWND5_8821C) << BIT_SHIFT_ATIMWND5_8821C)
  11450. #define BITS_ATIMWND5_8821C \
  11451. (BIT_MASK_ATIMWND5_8821C << BIT_SHIFT_ATIMWND5_8821C)
  11452. #define BIT_CLEAR_ATIMWND5_8821C(x) ((x) & (~BITS_ATIMWND5_8821C))
  11453. #define BIT_GET_ATIMWND5_8821C(x) \
  11454. (((x) >> BIT_SHIFT_ATIMWND5_8821C) & BIT_MASK_ATIMWND5_8821C)
  11455. #define BIT_SET_ATIMWND5_8821C(x, v) \
  11456. (BIT_CLEAR_ATIMWND5_8821C(x) | BIT_ATIMWND5_8821C(v))
  11457. /* 2 REG_ATIMWND6_8821C */
  11458. #define BIT_SHIFT_ATIMWND6_8821C 0
  11459. #define BIT_MASK_ATIMWND6_8821C 0xff
  11460. #define BIT_ATIMWND6_8821C(x) \
  11461. (((x) & BIT_MASK_ATIMWND6_8821C) << BIT_SHIFT_ATIMWND6_8821C)
  11462. #define BITS_ATIMWND6_8821C \
  11463. (BIT_MASK_ATIMWND6_8821C << BIT_SHIFT_ATIMWND6_8821C)
  11464. #define BIT_CLEAR_ATIMWND6_8821C(x) ((x) & (~BITS_ATIMWND6_8821C))
  11465. #define BIT_GET_ATIMWND6_8821C(x) \
  11466. (((x) >> BIT_SHIFT_ATIMWND6_8821C) & BIT_MASK_ATIMWND6_8821C)
  11467. #define BIT_SET_ATIMWND6_8821C(x, v) \
  11468. (BIT_CLEAR_ATIMWND6_8821C(x) | BIT_ATIMWND6_8821C(v))
  11469. /* 2 REG_ATIMWND7_8821C */
  11470. #define BIT_SHIFT_ATIMWND7_8821C 0
  11471. #define BIT_MASK_ATIMWND7_8821C 0xff
  11472. #define BIT_ATIMWND7_8821C(x) \
  11473. (((x) & BIT_MASK_ATIMWND7_8821C) << BIT_SHIFT_ATIMWND7_8821C)
  11474. #define BITS_ATIMWND7_8821C \
  11475. (BIT_MASK_ATIMWND7_8821C << BIT_SHIFT_ATIMWND7_8821C)
  11476. #define BIT_CLEAR_ATIMWND7_8821C(x) ((x) & (~BITS_ATIMWND7_8821C))
  11477. #define BIT_GET_ATIMWND7_8821C(x) \
  11478. (((x) >> BIT_SHIFT_ATIMWND7_8821C) & BIT_MASK_ATIMWND7_8821C)
  11479. #define BIT_SET_ATIMWND7_8821C(x, v) \
  11480. (BIT_CLEAR_ATIMWND7_8821C(x) | BIT_ATIMWND7_8821C(v))
  11481. /* 2 REG_ATIMUGT_8821C */
  11482. #define BIT_SHIFT_ATIM_URGENT_8821C 0
  11483. #define BIT_MASK_ATIM_URGENT_8821C 0xff
  11484. #define BIT_ATIM_URGENT_8821C(x) \
  11485. (((x) & BIT_MASK_ATIM_URGENT_8821C) << BIT_SHIFT_ATIM_URGENT_8821C)
  11486. #define BITS_ATIM_URGENT_8821C \
  11487. (BIT_MASK_ATIM_URGENT_8821C << BIT_SHIFT_ATIM_URGENT_8821C)
  11488. #define BIT_CLEAR_ATIM_URGENT_8821C(x) ((x) & (~BITS_ATIM_URGENT_8821C))
  11489. #define BIT_GET_ATIM_URGENT_8821C(x) \
  11490. (((x) >> BIT_SHIFT_ATIM_URGENT_8821C) & BIT_MASK_ATIM_URGENT_8821C)
  11491. #define BIT_SET_ATIM_URGENT_8821C(x, v) \
  11492. (BIT_CLEAR_ATIM_URGENT_8821C(x) | BIT_ATIM_URGENT_8821C(v))
  11493. /* 2 REG_HIQ_NO_LMT_EN_8821C */
  11494. #define BIT_HIQ_NO_LMT_EN_VAP7_8821C BIT(7)
  11495. #define BIT_HIQ_NO_LMT_EN_VAP6_8821C BIT(6)
  11496. #define BIT_HIQ_NO_LMT_EN_VAP5_8821C BIT(5)
  11497. #define BIT_HIQ_NO_LMT_EN_VAP4_8821C BIT(4)
  11498. #define BIT_HIQ_NO_LMT_EN_VAP3_8821C BIT(3)
  11499. #define BIT_HIQ_NO_LMT_EN_VAP2_8821C BIT(2)
  11500. #define BIT_HIQ_NO_LMT_EN_VAP1_8821C BIT(1)
  11501. #define BIT_HIQ_NO_LMT_EN_ROOT_8821C BIT(0)
  11502. /* 2 REG_DTIM_COUNTER_ROOT_8821C */
  11503. #define BIT_SHIFT_DTIM_COUNT_ROOT_8821C 0
  11504. #define BIT_MASK_DTIM_COUNT_ROOT_8821C 0xff
  11505. #define BIT_DTIM_COUNT_ROOT_8821C(x) \
  11506. (((x) & BIT_MASK_DTIM_COUNT_ROOT_8821C) \
  11507. << BIT_SHIFT_DTIM_COUNT_ROOT_8821C)
  11508. #define BITS_DTIM_COUNT_ROOT_8821C \
  11509. (BIT_MASK_DTIM_COUNT_ROOT_8821C << BIT_SHIFT_DTIM_COUNT_ROOT_8821C)
  11510. #define BIT_CLEAR_DTIM_COUNT_ROOT_8821C(x) ((x) & (~BITS_DTIM_COUNT_ROOT_8821C))
  11511. #define BIT_GET_DTIM_COUNT_ROOT_8821C(x) \
  11512. (((x) >> BIT_SHIFT_DTIM_COUNT_ROOT_8821C) & \
  11513. BIT_MASK_DTIM_COUNT_ROOT_8821C)
  11514. #define BIT_SET_DTIM_COUNT_ROOT_8821C(x, v) \
  11515. (BIT_CLEAR_DTIM_COUNT_ROOT_8821C(x) | BIT_DTIM_COUNT_ROOT_8821C(v))
  11516. /* 2 REG_DTIM_COUNTER_VAP1_8821C */
  11517. #define BIT_SHIFT_DTIM_COUNT_VAP1_8821C 0
  11518. #define BIT_MASK_DTIM_COUNT_VAP1_8821C 0xff
  11519. #define BIT_DTIM_COUNT_VAP1_8821C(x) \
  11520. (((x) & BIT_MASK_DTIM_COUNT_VAP1_8821C) \
  11521. << BIT_SHIFT_DTIM_COUNT_VAP1_8821C)
  11522. #define BITS_DTIM_COUNT_VAP1_8821C \
  11523. (BIT_MASK_DTIM_COUNT_VAP1_8821C << BIT_SHIFT_DTIM_COUNT_VAP1_8821C)
  11524. #define BIT_CLEAR_DTIM_COUNT_VAP1_8821C(x) ((x) & (~BITS_DTIM_COUNT_VAP1_8821C))
  11525. #define BIT_GET_DTIM_COUNT_VAP1_8821C(x) \
  11526. (((x) >> BIT_SHIFT_DTIM_COUNT_VAP1_8821C) & \
  11527. BIT_MASK_DTIM_COUNT_VAP1_8821C)
  11528. #define BIT_SET_DTIM_COUNT_VAP1_8821C(x, v) \
  11529. (BIT_CLEAR_DTIM_COUNT_VAP1_8821C(x) | BIT_DTIM_COUNT_VAP1_8821C(v))
  11530. /* 2 REG_DTIM_COUNTER_VAP2_8821C */
  11531. #define BIT_SHIFT_DTIM_COUNT_VAP2_8821C 0
  11532. #define BIT_MASK_DTIM_COUNT_VAP2_8821C 0xff
  11533. #define BIT_DTIM_COUNT_VAP2_8821C(x) \
  11534. (((x) & BIT_MASK_DTIM_COUNT_VAP2_8821C) \
  11535. << BIT_SHIFT_DTIM_COUNT_VAP2_8821C)
  11536. #define BITS_DTIM_COUNT_VAP2_8821C \
  11537. (BIT_MASK_DTIM_COUNT_VAP2_8821C << BIT_SHIFT_DTIM_COUNT_VAP2_8821C)
  11538. #define BIT_CLEAR_DTIM_COUNT_VAP2_8821C(x) ((x) & (~BITS_DTIM_COUNT_VAP2_8821C))
  11539. #define BIT_GET_DTIM_COUNT_VAP2_8821C(x) \
  11540. (((x) >> BIT_SHIFT_DTIM_COUNT_VAP2_8821C) & \
  11541. BIT_MASK_DTIM_COUNT_VAP2_8821C)
  11542. #define BIT_SET_DTIM_COUNT_VAP2_8821C(x, v) \
  11543. (BIT_CLEAR_DTIM_COUNT_VAP2_8821C(x) | BIT_DTIM_COUNT_VAP2_8821C(v))
  11544. /* 2 REG_DTIM_COUNTER_VAP3_8821C */
  11545. #define BIT_SHIFT_DTIM_COUNT_VAP3_8821C 0
  11546. #define BIT_MASK_DTIM_COUNT_VAP3_8821C 0xff
  11547. #define BIT_DTIM_COUNT_VAP3_8821C(x) \
  11548. (((x) & BIT_MASK_DTIM_COUNT_VAP3_8821C) \
  11549. << BIT_SHIFT_DTIM_COUNT_VAP3_8821C)
  11550. #define BITS_DTIM_COUNT_VAP3_8821C \
  11551. (BIT_MASK_DTIM_COUNT_VAP3_8821C << BIT_SHIFT_DTIM_COUNT_VAP3_8821C)
  11552. #define BIT_CLEAR_DTIM_COUNT_VAP3_8821C(x) ((x) & (~BITS_DTIM_COUNT_VAP3_8821C))
  11553. #define BIT_GET_DTIM_COUNT_VAP3_8821C(x) \
  11554. (((x) >> BIT_SHIFT_DTIM_COUNT_VAP3_8821C) & \
  11555. BIT_MASK_DTIM_COUNT_VAP3_8821C)
  11556. #define BIT_SET_DTIM_COUNT_VAP3_8821C(x, v) \
  11557. (BIT_CLEAR_DTIM_COUNT_VAP3_8821C(x) | BIT_DTIM_COUNT_VAP3_8821C(v))
  11558. /* 2 REG_DTIM_COUNTER_VAP4_8821C */
  11559. #define BIT_SHIFT_DTIM_COUNT_VAP4_8821C 0
  11560. #define BIT_MASK_DTIM_COUNT_VAP4_8821C 0xff
  11561. #define BIT_DTIM_COUNT_VAP4_8821C(x) \
  11562. (((x) & BIT_MASK_DTIM_COUNT_VAP4_8821C) \
  11563. << BIT_SHIFT_DTIM_COUNT_VAP4_8821C)
  11564. #define BITS_DTIM_COUNT_VAP4_8821C \
  11565. (BIT_MASK_DTIM_COUNT_VAP4_8821C << BIT_SHIFT_DTIM_COUNT_VAP4_8821C)
  11566. #define BIT_CLEAR_DTIM_COUNT_VAP4_8821C(x) ((x) & (~BITS_DTIM_COUNT_VAP4_8821C))
  11567. #define BIT_GET_DTIM_COUNT_VAP4_8821C(x) \
  11568. (((x) >> BIT_SHIFT_DTIM_COUNT_VAP4_8821C) & \
  11569. BIT_MASK_DTIM_COUNT_VAP4_8821C)
  11570. #define BIT_SET_DTIM_COUNT_VAP4_8821C(x, v) \
  11571. (BIT_CLEAR_DTIM_COUNT_VAP4_8821C(x) | BIT_DTIM_COUNT_VAP4_8821C(v))
  11572. /* 2 REG_DTIM_COUNTER_VAP5_8821C */
  11573. #define BIT_SHIFT_DTIM_COUNT_VAP5_8821C 0
  11574. #define BIT_MASK_DTIM_COUNT_VAP5_8821C 0xff
  11575. #define BIT_DTIM_COUNT_VAP5_8821C(x) \
  11576. (((x) & BIT_MASK_DTIM_COUNT_VAP5_8821C) \
  11577. << BIT_SHIFT_DTIM_COUNT_VAP5_8821C)
  11578. #define BITS_DTIM_COUNT_VAP5_8821C \
  11579. (BIT_MASK_DTIM_COUNT_VAP5_8821C << BIT_SHIFT_DTIM_COUNT_VAP5_8821C)
  11580. #define BIT_CLEAR_DTIM_COUNT_VAP5_8821C(x) ((x) & (~BITS_DTIM_COUNT_VAP5_8821C))
  11581. #define BIT_GET_DTIM_COUNT_VAP5_8821C(x) \
  11582. (((x) >> BIT_SHIFT_DTIM_COUNT_VAP5_8821C) & \
  11583. BIT_MASK_DTIM_COUNT_VAP5_8821C)
  11584. #define BIT_SET_DTIM_COUNT_VAP5_8821C(x, v) \
  11585. (BIT_CLEAR_DTIM_COUNT_VAP5_8821C(x) | BIT_DTIM_COUNT_VAP5_8821C(v))
  11586. /* 2 REG_DTIM_COUNTER_VAP6_8821C */
  11587. #define BIT_SHIFT_DTIM_COUNT_VAP6_8821C 0
  11588. #define BIT_MASK_DTIM_COUNT_VAP6_8821C 0xff
  11589. #define BIT_DTIM_COUNT_VAP6_8821C(x) \
  11590. (((x) & BIT_MASK_DTIM_COUNT_VAP6_8821C) \
  11591. << BIT_SHIFT_DTIM_COUNT_VAP6_8821C)
  11592. #define BITS_DTIM_COUNT_VAP6_8821C \
  11593. (BIT_MASK_DTIM_COUNT_VAP6_8821C << BIT_SHIFT_DTIM_COUNT_VAP6_8821C)
  11594. #define BIT_CLEAR_DTIM_COUNT_VAP6_8821C(x) ((x) & (~BITS_DTIM_COUNT_VAP6_8821C))
  11595. #define BIT_GET_DTIM_COUNT_VAP6_8821C(x) \
  11596. (((x) >> BIT_SHIFT_DTIM_COUNT_VAP6_8821C) & \
  11597. BIT_MASK_DTIM_COUNT_VAP6_8821C)
  11598. #define BIT_SET_DTIM_COUNT_VAP6_8821C(x, v) \
  11599. (BIT_CLEAR_DTIM_COUNT_VAP6_8821C(x) | BIT_DTIM_COUNT_VAP6_8821C(v))
  11600. /* 2 REG_DTIM_COUNTER_VAP7_8821C */
  11601. #define BIT_SHIFT_DTIM_COUNT_VAP7_8821C 0
  11602. #define BIT_MASK_DTIM_COUNT_VAP7_8821C 0xff
  11603. #define BIT_DTIM_COUNT_VAP7_8821C(x) \
  11604. (((x) & BIT_MASK_DTIM_COUNT_VAP7_8821C) \
  11605. << BIT_SHIFT_DTIM_COUNT_VAP7_8821C)
  11606. #define BITS_DTIM_COUNT_VAP7_8821C \
  11607. (BIT_MASK_DTIM_COUNT_VAP7_8821C << BIT_SHIFT_DTIM_COUNT_VAP7_8821C)
  11608. #define BIT_CLEAR_DTIM_COUNT_VAP7_8821C(x) ((x) & (~BITS_DTIM_COUNT_VAP7_8821C))
  11609. #define BIT_GET_DTIM_COUNT_VAP7_8821C(x) \
  11610. (((x) >> BIT_SHIFT_DTIM_COUNT_VAP7_8821C) & \
  11611. BIT_MASK_DTIM_COUNT_VAP7_8821C)
  11612. #define BIT_SET_DTIM_COUNT_VAP7_8821C(x, v) \
  11613. (BIT_CLEAR_DTIM_COUNT_VAP7_8821C(x) | BIT_DTIM_COUNT_VAP7_8821C(v))
  11614. /* 2 REG_DIS_ATIM_8821C */
  11615. #define BIT_DIS_ATIM_VAP7_8821C BIT(7)
  11616. #define BIT_DIS_ATIM_VAP6_8821C BIT(6)
  11617. #define BIT_DIS_ATIM_VAP5_8821C BIT(5)
  11618. #define BIT_DIS_ATIM_VAP4_8821C BIT(4)
  11619. #define BIT_DIS_ATIM_VAP3_8821C BIT(3)
  11620. #define BIT_DIS_ATIM_VAP2_8821C BIT(2)
  11621. #define BIT_DIS_ATIM_VAP1_8821C BIT(1)
  11622. #define BIT_DIS_ATIM_ROOT_8821C BIT(0)
  11623. /* 2 REG_EARLY_128US_8821C */
  11624. #define BIT_SHIFT_TSFT_SEL_TIMER1_8821C 3
  11625. #define BIT_MASK_TSFT_SEL_TIMER1_8821C 0x7
  11626. #define BIT_TSFT_SEL_TIMER1_8821C(x) \
  11627. (((x) & BIT_MASK_TSFT_SEL_TIMER1_8821C) \
  11628. << BIT_SHIFT_TSFT_SEL_TIMER1_8821C)
  11629. #define BITS_TSFT_SEL_TIMER1_8821C \
  11630. (BIT_MASK_TSFT_SEL_TIMER1_8821C << BIT_SHIFT_TSFT_SEL_TIMER1_8821C)
  11631. #define BIT_CLEAR_TSFT_SEL_TIMER1_8821C(x) ((x) & (~BITS_TSFT_SEL_TIMER1_8821C))
  11632. #define BIT_GET_TSFT_SEL_TIMER1_8821C(x) \
  11633. (((x) >> BIT_SHIFT_TSFT_SEL_TIMER1_8821C) & \
  11634. BIT_MASK_TSFT_SEL_TIMER1_8821C)
  11635. #define BIT_SET_TSFT_SEL_TIMER1_8821C(x, v) \
  11636. (BIT_CLEAR_TSFT_SEL_TIMER1_8821C(x) | BIT_TSFT_SEL_TIMER1_8821C(v))
  11637. #define BIT_SHIFT_EARLY_128US_8821C 0
  11638. #define BIT_MASK_EARLY_128US_8821C 0x7
  11639. #define BIT_EARLY_128US_8821C(x) \
  11640. (((x) & BIT_MASK_EARLY_128US_8821C) << BIT_SHIFT_EARLY_128US_8821C)
  11641. #define BITS_EARLY_128US_8821C \
  11642. (BIT_MASK_EARLY_128US_8821C << BIT_SHIFT_EARLY_128US_8821C)
  11643. #define BIT_CLEAR_EARLY_128US_8821C(x) ((x) & (~BITS_EARLY_128US_8821C))
  11644. #define BIT_GET_EARLY_128US_8821C(x) \
  11645. (((x) >> BIT_SHIFT_EARLY_128US_8821C) & BIT_MASK_EARLY_128US_8821C)
  11646. #define BIT_SET_EARLY_128US_8821C(x, v) \
  11647. (BIT_CLEAR_EARLY_128US_8821C(x) | BIT_EARLY_128US_8821C(v))
  11648. /* 2 REG_P2PPS1_CTRL_8821C */
  11649. #define BIT_P2P1_CTW_ALLSTASLEEP_8821C BIT(7)
  11650. #define BIT_P2P1_OFF_DISTX_EN_8821C BIT(6)
  11651. #define BIT_P2P1_PWR_MGT_EN_8821C BIT(5)
  11652. #define BIT_P2P1_NOA1_EN_8821C BIT(2)
  11653. #define BIT_P2P1_NOA0_EN_8821C BIT(1)
  11654. /* 2 REG_P2PPS2_CTRL_8821C */
  11655. #define BIT_P2P2_CTW_ALLSTASLEEP_8821C BIT(7)
  11656. #define BIT_P2P2_OFF_DISTX_EN_8821C BIT(6)
  11657. #define BIT_P2P2_PWR_MGT_EN_8821C BIT(5)
  11658. #define BIT_P2P2_NOA1_EN_8821C BIT(2)
  11659. #define BIT_P2P2_NOA0_EN_8821C BIT(1)
  11660. /* 2 REG_TIMER0_SRC_SEL_8821C */
  11661. #define BIT_SHIFT_SYNC_CLI_SEL_8821C 4
  11662. #define BIT_MASK_SYNC_CLI_SEL_8821C 0x7
  11663. #define BIT_SYNC_CLI_SEL_8821C(x) \
  11664. (((x) & BIT_MASK_SYNC_CLI_SEL_8821C) << BIT_SHIFT_SYNC_CLI_SEL_8821C)
  11665. #define BITS_SYNC_CLI_SEL_8821C \
  11666. (BIT_MASK_SYNC_CLI_SEL_8821C << BIT_SHIFT_SYNC_CLI_SEL_8821C)
  11667. #define BIT_CLEAR_SYNC_CLI_SEL_8821C(x) ((x) & (~BITS_SYNC_CLI_SEL_8821C))
  11668. #define BIT_GET_SYNC_CLI_SEL_8821C(x) \
  11669. (((x) >> BIT_SHIFT_SYNC_CLI_SEL_8821C) & BIT_MASK_SYNC_CLI_SEL_8821C)
  11670. #define BIT_SET_SYNC_CLI_SEL_8821C(x, v) \
  11671. (BIT_CLEAR_SYNC_CLI_SEL_8821C(x) | BIT_SYNC_CLI_SEL_8821C(v))
  11672. #define BIT_SHIFT_TSFT_SEL_TIMER0_8821C 0
  11673. #define BIT_MASK_TSFT_SEL_TIMER0_8821C 0x7
  11674. #define BIT_TSFT_SEL_TIMER0_8821C(x) \
  11675. (((x) & BIT_MASK_TSFT_SEL_TIMER0_8821C) \
  11676. << BIT_SHIFT_TSFT_SEL_TIMER0_8821C)
  11677. #define BITS_TSFT_SEL_TIMER0_8821C \
  11678. (BIT_MASK_TSFT_SEL_TIMER0_8821C << BIT_SHIFT_TSFT_SEL_TIMER0_8821C)
  11679. #define BIT_CLEAR_TSFT_SEL_TIMER0_8821C(x) ((x) & (~BITS_TSFT_SEL_TIMER0_8821C))
  11680. #define BIT_GET_TSFT_SEL_TIMER0_8821C(x) \
  11681. (((x) >> BIT_SHIFT_TSFT_SEL_TIMER0_8821C) & \
  11682. BIT_MASK_TSFT_SEL_TIMER0_8821C)
  11683. #define BIT_SET_TSFT_SEL_TIMER0_8821C(x, v) \
  11684. (BIT_CLEAR_TSFT_SEL_TIMER0_8821C(x) | BIT_TSFT_SEL_TIMER0_8821C(v))
  11685. /* 2 REG_NOA_UNIT_SEL_8821C */
  11686. #define BIT_SHIFT_NOA_UNIT2_SEL_8821C 8
  11687. #define BIT_MASK_NOA_UNIT2_SEL_8821C 0x7
  11688. #define BIT_NOA_UNIT2_SEL_8821C(x) \
  11689. (((x) & BIT_MASK_NOA_UNIT2_SEL_8821C) << BIT_SHIFT_NOA_UNIT2_SEL_8821C)
  11690. #define BITS_NOA_UNIT2_SEL_8821C \
  11691. (BIT_MASK_NOA_UNIT2_SEL_8821C << BIT_SHIFT_NOA_UNIT2_SEL_8821C)
  11692. #define BIT_CLEAR_NOA_UNIT2_SEL_8821C(x) ((x) & (~BITS_NOA_UNIT2_SEL_8821C))
  11693. #define BIT_GET_NOA_UNIT2_SEL_8821C(x) \
  11694. (((x) >> BIT_SHIFT_NOA_UNIT2_SEL_8821C) & BIT_MASK_NOA_UNIT2_SEL_8821C)
  11695. #define BIT_SET_NOA_UNIT2_SEL_8821C(x, v) \
  11696. (BIT_CLEAR_NOA_UNIT2_SEL_8821C(x) | BIT_NOA_UNIT2_SEL_8821C(v))
  11697. #define BIT_SHIFT_NOA_UNIT1_SEL_8821C 4
  11698. #define BIT_MASK_NOA_UNIT1_SEL_8821C 0x7
  11699. #define BIT_NOA_UNIT1_SEL_8821C(x) \
  11700. (((x) & BIT_MASK_NOA_UNIT1_SEL_8821C) << BIT_SHIFT_NOA_UNIT1_SEL_8821C)
  11701. #define BITS_NOA_UNIT1_SEL_8821C \
  11702. (BIT_MASK_NOA_UNIT1_SEL_8821C << BIT_SHIFT_NOA_UNIT1_SEL_8821C)
  11703. #define BIT_CLEAR_NOA_UNIT1_SEL_8821C(x) ((x) & (~BITS_NOA_UNIT1_SEL_8821C))
  11704. #define BIT_GET_NOA_UNIT1_SEL_8821C(x) \
  11705. (((x) >> BIT_SHIFT_NOA_UNIT1_SEL_8821C) & BIT_MASK_NOA_UNIT1_SEL_8821C)
  11706. #define BIT_SET_NOA_UNIT1_SEL_8821C(x, v) \
  11707. (BIT_CLEAR_NOA_UNIT1_SEL_8821C(x) | BIT_NOA_UNIT1_SEL_8821C(v))
  11708. #define BIT_SHIFT_NOA_UNIT0_SEL_8821C 0
  11709. #define BIT_MASK_NOA_UNIT0_SEL_8821C 0x7
  11710. #define BIT_NOA_UNIT0_SEL_8821C(x) \
  11711. (((x) & BIT_MASK_NOA_UNIT0_SEL_8821C) << BIT_SHIFT_NOA_UNIT0_SEL_8821C)
  11712. #define BITS_NOA_UNIT0_SEL_8821C \
  11713. (BIT_MASK_NOA_UNIT0_SEL_8821C << BIT_SHIFT_NOA_UNIT0_SEL_8821C)
  11714. #define BIT_CLEAR_NOA_UNIT0_SEL_8821C(x) ((x) & (~BITS_NOA_UNIT0_SEL_8821C))
  11715. #define BIT_GET_NOA_UNIT0_SEL_8821C(x) \
  11716. (((x) >> BIT_SHIFT_NOA_UNIT0_SEL_8821C) & BIT_MASK_NOA_UNIT0_SEL_8821C)
  11717. #define BIT_SET_NOA_UNIT0_SEL_8821C(x, v) \
  11718. (BIT_CLEAR_NOA_UNIT0_SEL_8821C(x) | BIT_NOA_UNIT0_SEL_8821C(v))
  11719. /* 2 REG_P2POFF_DIS_TXTIME_8821C */
  11720. #define BIT_SHIFT_P2POFF_DIS_TXTIME_8821C 0
  11721. #define BIT_MASK_P2POFF_DIS_TXTIME_8821C 0xff
  11722. #define BIT_P2POFF_DIS_TXTIME_8821C(x) \
  11723. (((x) & BIT_MASK_P2POFF_DIS_TXTIME_8821C) \
  11724. << BIT_SHIFT_P2POFF_DIS_TXTIME_8821C)
  11725. #define BITS_P2POFF_DIS_TXTIME_8821C \
  11726. (BIT_MASK_P2POFF_DIS_TXTIME_8821C << BIT_SHIFT_P2POFF_DIS_TXTIME_8821C)
  11727. #define BIT_CLEAR_P2POFF_DIS_TXTIME_8821C(x) \
  11728. ((x) & (~BITS_P2POFF_DIS_TXTIME_8821C))
  11729. #define BIT_GET_P2POFF_DIS_TXTIME_8821C(x) \
  11730. (((x) >> BIT_SHIFT_P2POFF_DIS_TXTIME_8821C) & \
  11731. BIT_MASK_P2POFF_DIS_TXTIME_8821C)
  11732. #define BIT_SET_P2POFF_DIS_TXTIME_8821C(x, v) \
  11733. (BIT_CLEAR_P2POFF_DIS_TXTIME_8821C(x) | BIT_P2POFF_DIS_TXTIME_8821C(v))
  11734. /* 2 REG_MBSSID_BCN_SPACE2_8821C */
  11735. #define BIT_SHIFT_BCN_SPACE_CLINT2_8821C 16
  11736. #define BIT_MASK_BCN_SPACE_CLINT2_8821C 0xfff
  11737. #define BIT_BCN_SPACE_CLINT2_8821C(x) \
  11738. (((x) & BIT_MASK_BCN_SPACE_CLINT2_8821C) \
  11739. << BIT_SHIFT_BCN_SPACE_CLINT2_8821C)
  11740. #define BITS_BCN_SPACE_CLINT2_8821C \
  11741. (BIT_MASK_BCN_SPACE_CLINT2_8821C << BIT_SHIFT_BCN_SPACE_CLINT2_8821C)
  11742. #define BIT_CLEAR_BCN_SPACE_CLINT2_8821C(x) \
  11743. ((x) & (~BITS_BCN_SPACE_CLINT2_8821C))
  11744. #define BIT_GET_BCN_SPACE_CLINT2_8821C(x) \
  11745. (((x) >> BIT_SHIFT_BCN_SPACE_CLINT2_8821C) & \
  11746. BIT_MASK_BCN_SPACE_CLINT2_8821C)
  11747. #define BIT_SET_BCN_SPACE_CLINT2_8821C(x, v) \
  11748. (BIT_CLEAR_BCN_SPACE_CLINT2_8821C(x) | BIT_BCN_SPACE_CLINT2_8821C(v))
  11749. #define BIT_SHIFT_BCN_SPACE_CLINT1_8821C 0
  11750. #define BIT_MASK_BCN_SPACE_CLINT1_8821C 0xfff
  11751. #define BIT_BCN_SPACE_CLINT1_8821C(x) \
  11752. (((x) & BIT_MASK_BCN_SPACE_CLINT1_8821C) \
  11753. << BIT_SHIFT_BCN_SPACE_CLINT1_8821C)
  11754. #define BITS_BCN_SPACE_CLINT1_8821C \
  11755. (BIT_MASK_BCN_SPACE_CLINT1_8821C << BIT_SHIFT_BCN_SPACE_CLINT1_8821C)
  11756. #define BIT_CLEAR_BCN_SPACE_CLINT1_8821C(x) \
  11757. ((x) & (~BITS_BCN_SPACE_CLINT1_8821C))
  11758. #define BIT_GET_BCN_SPACE_CLINT1_8821C(x) \
  11759. (((x) >> BIT_SHIFT_BCN_SPACE_CLINT1_8821C) & \
  11760. BIT_MASK_BCN_SPACE_CLINT1_8821C)
  11761. #define BIT_SET_BCN_SPACE_CLINT1_8821C(x, v) \
  11762. (BIT_CLEAR_BCN_SPACE_CLINT1_8821C(x) | BIT_BCN_SPACE_CLINT1_8821C(v))
  11763. /* 2 REG_MBSSID_BCN_SPACE3_8821C */
  11764. #define BIT_SHIFT_SUB_BCN_SPACE_8821C 16
  11765. #define BIT_MASK_SUB_BCN_SPACE_8821C 0xff
  11766. #define BIT_SUB_BCN_SPACE_8821C(x) \
  11767. (((x) & BIT_MASK_SUB_BCN_SPACE_8821C) << BIT_SHIFT_SUB_BCN_SPACE_8821C)
  11768. #define BITS_SUB_BCN_SPACE_8821C \
  11769. (BIT_MASK_SUB_BCN_SPACE_8821C << BIT_SHIFT_SUB_BCN_SPACE_8821C)
  11770. #define BIT_CLEAR_SUB_BCN_SPACE_8821C(x) ((x) & (~BITS_SUB_BCN_SPACE_8821C))
  11771. #define BIT_GET_SUB_BCN_SPACE_8821C(x) \
  11772. (((x) >> BIT_SHIFT_SUB_BCN_SPACE_8821C) & BIT_MASK_SUB_BCN_SPACE_8821C)
  11773. #define BIT_SET_SUB_BCN_SPACE_8821C(x, v) \
  11774. (BIT_CLEAR_SUB_BCN_SPACE_8821C(x) | BIT_SUB_BCN_SPACE_8821C(v))
  11775. #define BIT_SHIFT_BCN_SPACE_CLINT3_8821C 0
  11776. #define BIT_MASK_BCN_SPACE_CLINT3_8821C 0xfff
  11777. #define BIT_BCN_SPACE_CLINT3_8821C(x) \
  11778. (((x) & BIT_MASK_BCN_SPACE_CLINT3_8821C) \
  11779. << BIT_SHIFT_BCN_SPACE_CLINT3_8821C)
  11780. #define BITS_BCN_SPACE_CLINT3_8821C \
  11781. (BIT_MASK_BCN_SPACE_CLINT3_8821C << BIT_SHIFT_BCN_SPACE_CLINT3_8821C)
  11782. #define BIT_CLEAR_BCN_SPACE_CLINT3_8821C(x) \
  11783. ((x) & (~BITS_BCN_SPACE_CLINT3_8821C))
  11784. #define BIT_GET_BCN_SPACE_CLINT3_8821C(x) \
  11785. (((x) >> BIT_SHIFT_BCN_SPACE_CLINT3_8821C) & \
  11786. BIT_MASK_BCN_SPACE_CLINT3_8821C)
  11787. #define BIT_SET_BCN_SPACE_CLINT3_8821C(x, v) \
  11788. (BIT_CLEAR_BCN_SPACE_CLINT3_8821C(x) | BIT_BCN_SPACE_CLINT3_8821C(v))
  11789. /* 2 REG_ACMHWCTRL_8821C */
  11790. #define BIT_BEQ_ACM_STATUS_8821C BIT(7)
  11791. #define BIT_VIQ_ACM_STATUS_8821C BIT(6)
  11792. #define BIT_VOQ_ACM_STATUS_8821C BIT(5)
  11793. #define BIT_BEQ_ACM_EN_8821C BIT(3)
  11794. #define BIT_VIQ_ACM_EN_8821C BIT(2)
  11795. #define BIT_VOQ_ACM_EN_8821C BIT(1)
  11796. #define BIT_ACMHWEN_8821C BIT(0)
  11797. /* 2 REG_ACMRSTCTRL_8821C */
  11798. #define BIT_BE_ACM_RESET_USED_TIME_8821C BIT(2)
  11799. #define BIT_VI_ACM_RESET_USED_TIME_8821C BIT(1)
  11800. #define BIT_VO_ACM_RESET_USED_TIME_8821C BIT(0)
  11801. /* 2 REG_ACMAVG_8821C */
  11802. #define BIT_SHIFT_AVGPERIOD_8821C 0
  11803. #define BIT_MASK_AVGPERIOD_8821C 0xffff
  11804. #define BIT_AVGPERIOD_8821C(x) \
  11805. (((x) & BIT_MASK_AVGPERIOD_8821C) << BIT_SHIFT_AVGPERIOD_8821C)
  11806. #define BITS_AVGPERIOD_8821C \
  11807. (BIT_MASK_AVGPERIOD_8821C << BIT_SHIFT_AVGPERIOD_8821C)
  11808. #define BIT_CLEAR_AVGPERIOD_8821C(x) ((x) & (~BITS_AVGPERIOD_8821C))
  11809. #define BIT_GET_AVGPERIOD_8821C(x) \
  11810. (((x) >> BIT_SHIFT_AVGPERIOD_8821C) & BIT_MASK_AVGPERIOD_8821C)
  11811. #define BIT_SET_AVGPERIOD_8821C(x, v) \
  11812. (BIT_CLEAR_AVGPERIOD_8821C(x) | BIT_AVGPERIOD_8821C(v))
  11813. /* 2 REG_VO_ADMTIME_8821C */
  11814. #define BIT_SHIFT_VO_ADMITTED_TIME_8821C 0
  11815. #define BIT_MASK_VO_ADMITTED_TIME_8821C 0xffff
  11816. #define BIT_VO_ADMITTED_TIME_8821C(x) \
  11817. (((x) & BIT_MASK_VO_ADMITTED_TIME_8821C) \
  11818. << BIT_SHIFT_VO_ADMITTED_TIME_8821C)
  11819. #define BITS_VO_ADMITTED_TIME_8821C \
  11820. (BIT_MASK_VO_ADMITTED_TIME_8821C << BIT_SHIFT_VO_ADMITTED_TIME_8821C)
  11821. #define BIT_CLEAR_VO_ADMITTED_TIME_8821C(x) \
  11822. ((x) & (~BITS_VO_ADMITTED_TIME_8821C))
  11823. #define BIT_GET_VO_ADMITTED_TIME_8821C(x) \
  11824. (((x) >> BIT_SHIFT_VO_ADMITTED_TIME_8821C) & \
  11825. BIT_MASK_VO_ADMITTED_TIME_8821C)
  11826. #define BIT_SET_VO_ADMITTED_TIME_8821C(x, v) \
  11827. (BIT_CLEAR_VO_ADMITTED_TIME_8821C(x) | BIT_VO_ADMITTED_TIME_8821C(v))
  11828. /* 2 REG_VI_ADMTIME_8821C */
  11829. #define BIT_SHIFT_VI_ADMITTED_TIME_8821C 0
  11830. #define BIT_MASK_VI_ADMITTED_TIME_8821C 0xffff
  11831. #define BIT_VI_ADMITTED_TIME_8821C(x) \
  11832. (((x) & BIT_MASK_VI_ADMITTED_TIME_8821C) \
  11833. << BIT_SHIFT_VI_ADMITTED_TIME_8821C)
  11834. #define BITS_VI_ADMITTED_TIME_8821C \
  11835. (BIT_MASK_VI_ADMITTED_TIME_8821C << BIT_SHIFT_VI_ADMITTED_TIME_8821C)
  11836. #define BIT_CLEAR_VI_ADMITTED_TIME_8821C(x) \
  11837. ((x) & (~BITS_VI_ADMITTED_TIME_8821C))
  11838. #define BIT_GET_VI_ADMITTED_TIME_8821C(x) \
  11839. (((x) >> BIT_SHIFT_VI_ADMITTED_TIME_8821C) & \
  11840. BIT_MASK_VI_ADMITTED_TIME_8821C)
  11841. #define BIT_SET_VI_ADMITTED_TIME_8821C(x, v) \
  11842. (BIT_CLEAR_VI_ADMITTED_TIME_8821C(x) | BIT_VI_ADMITTED_TIME_8821C(v))
  11843. /* 2 REG_BE_ADMTIME_8821C */
  11844. #define BIT_SHIFT_BE_ADMITTED_TIME_8821C 0
  11845. #define BIT_MASK_BE_ADMITTED_TIME_8821C 0xffff
  11846. #define BIT_BE_ADMITTED_TIME_8821C(x) \
  11847. (((x) & BIT_MASK_BE_ADMITTED_TIME_8821C) \
  11848. << BIT_SHIFT_BE_ADMITTED_TIME_8821C)
  11849. #define BITS_BE_ADMITTED_TIME_8821C \
  11850. (BIT_MASK_BE_ADMITTED_TIME_8821C << BIT_SHIFT_BE_ADMITTED_TIME_8821C)
  11851. #define BIT_CLEAR_BE_ADMITTED_TIME_8821C(x) \
  11852. ((x) & (~BITS_BE_ADMITTED_TIME_8821C))
  11853. #define BIT_GET_BE_ADMITTED_TIME_8821C(x) \
  11854. (((x) >> BIT_SHIFT_BE_ADMITTED_TIME_8821C) & \
  11855. BIT_MASK_BE_ADMITTED_TIME_8821C)
  11856. #define BIT_SET_BE_ADMITTED_TIME_8821C(x, v) \
  11857. (BIT_CLEAR_BE_ADMITTED_TIME_8821C(x) | BIT_BE_ADMITTED_TIME_8821C(v))
  11858. /* 2 REG_NOT_VALID_8821C */
  11859. /* 2 REG_NOT_VALID_8821C */
  11860. /* 2 REG_EDCA_RANDOM_GEN_8821C */
  11861. #define BIT_SHIFT_RANDOM_GEN_8821C 0
  11862. #define BIT_MASK_RANDOM_GEN_8821C 0xffffff
  11863. #define BIT_RANDOM_GEN_8821C(x) \
  11864. (((x) & BIT_MASK_RANDOM_GEN_8821C) << BIT_SHIFT_RANDOM_GEN_8821C)
  11865. #define BITS_RANDOM_GEN_8821C \
  11866. (BIT_MASK_RANDOM_GEN_8821C << BIT_SHIFT_RANDOM_GEN_8821C)
  11867. #define BIT_CLEAR_RANDOM_GEN_8821C(x) ((x) & (~BITS_RANDOM_GEN_8821C))
  11868. #define BIT_GET_RANDOM_GEN_8821C(x) \
  11869. (((x) >> BIT_SHIFT_RANDOM_GEN_8821C) & BIT_MASK_RANDOM_GEN_8821C)
  11870. #define BIT_SET_RANDOM_GEN_8821C(x, v) \
  11871. (BIT_CLEAR_RANDOM_GEN_8821C(x) | BIT_RANDOM_GEN_8821C(v))
  11872. /* 2 REG_TXCMD_NOA_SEL_8821C */
  11873. #define BIT_SHIFT_NOA_SEL_V2_8821C 4
  11874. #define BIT_MASK_NOA_SEL_V2_8821C 0x7
  11875. #define BIT_NOA_SEL_V2_8821C(x) \
  11876. (((x) & BIT_MASK_NOA_SEL_V2_8821C) << BIT_SHIFT_NOA_SEL_V2_8821C)
  11877. #define BITS_NOA_SEL_V2_8821C \
  11878. (BIT_MASK_NOA_SEL_V2_8821C << BIT_SHIFT_NOA_SEL_V2_8821C)
  11879. #define BIT_CLEAR_NOA_SEL_V2_8821C(x) ((x) & (~BITS_NOA_SEL_V2_8821C))
  11880. #define BIT_GET_NOA_SEL_V2_8821C(x) \
  11881. (((x) >> BIT_SHIFT_NOA_SEL_V2_8821C) & BIT_MASK_NOA_SEL_V2_8821C)
  11882. #define BIT_SET_NOA_SEL_V2_8821C(x, v) \
  11883. (BIT_CLEAR_NOA_SEL_V2_8821C(x) | BIT_NOA_SEL_V2_8821C(v))
  11884. #define BIT_SHIFT_TXCMD_SEG_SEL_8821C 0
  11885. #define BIT_MASK_TXCMD_SEG_SEL_8821C 0xf
  11886. #define BIT_TXCMD_SEG_SEL_8821C(x) \
  11887. (((x) & BIT_MASK_TXCMD_SEG_SEL_8821C) << BIT_SHIFT_TXCMD_SEG_SEL_8821C)
  11888. #define BITS_TXCMD_SEG_SEL_8821C \
  11889. (BIT_MASK_TXCMD_SEG_SEL_8821C << BIT_SHIFT_TXCMD_SEG_SEL_8821C)
  11890. #define BIT_CLEAR_TXCMD_SEG_SEL_8821C(x) ((x) & (~BITS_TXCMD_SEG_SEL_8821C))
  11891. #define BIT_GET_TXCMD_SEG_SEL_8821C(x) \
  11892. (((x) >> BIT_SHIFT_TXCMD_SEG_SEL_8821C) & BIT_MASK_TXCMD_SEG_SEL_8821C)
  11893. #define BIT_SET_TXCMD_SEG_SEL_8821C(x, v) \
  11894. (BIT_CLEAR_TXCMD_SEG_SEL_8821C(x) | BIT_TXCMD_SEG_SEL_8821C(v))
  11895. /* 2 REG_NOT_VALID_8821C */
  11896. /* 2 REG_NOT_VALID_8821C */
  11897. /* 2 REG_NOT_VALID_8821C */
  11898. /* 2 REG_NOT_VALID_8821C */
  11899. /* 2 REG_NOA_PARAM_8821C */
  11900. #define BIT_SHIFT_NOA_DURATION_V1_8821C 0
  11901. #define BIT_MASK_NOA_DURATION_V1_8821C 0xffffffffL
  11902. #define BIT_NOA_DURATION_V1_8821C(x) \
  11903. (((x) & BIT_MASK_NOA_DURATION_V1_8821C) \
  11904. << BIT_SHIFT_NOA_DURATION_V1_8821C)
  11905. #define BITS_NOA_DURATION_V1_8821C \
  11906. (BIT_MASK_NOA_DURATION_V1_8821C << BIT_SHIFT_NOA_DURATION_V1_8821C)
  11907. #define BIT_CLEAR_NOA_DURATION_V1_8821C(x) ((x) & (~BITS_NOA_DURATION_V1_8821C))
  11908. #define BIT_GET_NOA_DURATION_V1_8821C(x) \
  11909. (((x) >> BIT_SHIFT_NOA_DURATION_V1_8821C) & \
  11910. BIT_MASK_NOA_DURATION_V1_8821C)
  11911. #define BIT_SET_NOA_DURATION_V1_8821C(x, v) \
  11912. (BIT_CLEAR_NOA_DURATION_V1_8821C(x) | BIT_NOA_DURATION_V1_8821C(v))
  11913. /* 2 REG_NOA_PARAM_1_8821C */
  11914. #define BIT_SHIFT_NOA_INTERVAL_V1_8821C 0
  11915. #define BIT_MASK_NOA_INTERVAL_V1_8821C 0xffffffffL
  11916. #define BIT_NOA_INTERVAL_V1_8821C(x) \
  11917. (((x) & BIT_MASK_NOA_INTERVAL_V1_8821C) \
  11918. << BIT_SHIFT_NOA_INTERVAL_V1_8821C)
  11919. #define BITS_NOA_INTERVAL_V1_8821C \
  11920. (BIT_MASK_NOA_INTERVAL_V1_8821C << BIT_SHIFT_NOA_INTERVAL_V1_8821C)
  11921. #define BIT_CLEAR_NOA_INTERVAL_V1_8821C(x) ((x) & (~BITS_NOA_INTERVAL_V1_8821C))
  11922. #define BIT_GET_NOA_INTERVAL_V1_8821C(x) \
  11923. (((x) >> BIT_SHIFT_NOA_INTERVAL_V1_8821C) & \
  11924. BIT_MASK_NOA_INTERVAL_V1_8821C)
  11925. #define BIT_SET_NOA_INTERVAL_V1_8821C(x, v) \
  11926. (BIT_CLEAR_NOA_INTERVAL_V1_8821C(x) | BIT_NOA_INTERVAL_V1_8821C(v))
  11927. /* 2 REG_NOA_PARAM_2_8821C */
  11928. #define BIT_SHIFT_NOA_START_TIME_V1_8821C 0
  11929. #define BIT_MASK_NOA_START_TIME_V1_8821C 0xffffffffL
  11930. #define BIT_NOA_START_TIME_V1_8821C(x) \
  11931. (((x) & BIT_MASK_NOA_START_TIME_V1_8821C) \
  11932. << BIT_SHIFT_NOA_START_TIME_V1_8821C)
  11933. #define BITS_NOA_START_TIME_V1_8821C \
  11934. (BIT_MASK_NOA_START_TIME_V1_8821C << BIT_SHIFT_NOA_START_TIME_V1_8821C)
  11935. #define BIT_CLEAR_NOA_START_TIME_V1_8821C(x) \
  11936. ((x) & (~BITS_NOA_START_TIME_V1_8821C))
  11937. #define BIT_GET_NOA_START_TIME_V1_8821C(x) \
  11938. (((x) >> BIT_SHIFT_NOA_START_TIME_V1_8821C) & \
  11939. BIT_MASK_NOA_START_TIME_V1_8821C)
  11940. #define BIT_SET_NOA_START_TIME_V1_8821C(x, v) \
  11941. (BIT_CLEAR_NOA_START_TIME_V1_8821C(x) | BIT_NOA_START_TIME_V1_8821C(v))
  11942. /* 2 REG_NOA_PARAM_3_8821C */
  11943. #define BIT_SHIFT_NOA_COUNT_V1_8821C 0
  11944. #define BIT_MASK_NOA_COUNT_V1_8821C 0xffffffffL
  11945. #define BIT_NOA_COUNT_V1_8821C(x) \
  11946. (((x) & BIT_MASK_NOA_COUNT_V1_8821C) << BIT_SHIFT_NOA_COUNT_V1_8821C)
  11947. #define BITS_NOA_COUNT_V1_8821C \
  11948. (BIT_MASK_NOA_COUNT_V1_8821C << BIT_SHIFT_NOA_COUNT_V1_8821C)
  11949. #define BIT_CLEAR_NOA_COUNT_V1_8821C(x) ((x) & (~BITS_NOA_COUNT_V1_8821C))
  11950. #define BIT_GET_NOA_COUNT_V1_8821C(x) \
  11951. (((x) >> BIT_SHIFT_NOA_COUNT_V1_8821C) & BIT_MASK_NOA_COUNT_V1_8821C)
  11952. #define BIT_SET_NOA_COUNT_V1_8821C(x, v) \
  11953. (BIT_CLEAR_NOA_COUNT_V1_8821C(x) | BIT_NOA_COUNT_V1_8821C(v))
  11954. /* 2 REG_P2P_RST_8821C */
  11955. #define BIT_P2P2_PWR_RST1_8821C BIT(5)
  11956. #define BIT_P2P2_PWR_RST0_8821C BIT(4)
  11957. #define BIT_P2P1_PWR_RST1_8821C BIT(3)
  11958. #define BIT_P2P1_PWR_RST0_8821C BIT(2)
  11959. #define BIT_P2P_PWR_RST1_V1_8821C BIT(1)
  11960. #define BIT_P2P_PWR_RST0_V1_8821C BIT(0)
  11961. /* 2 REG_SCHEDULER_RST_8821C */
  11962. #define BIT_SYNC_CLI_ONCE_RIGHT_NOW_8821C BIT(2)
  11963. #define BIT_SYNC_CLI_ONCE_BY_TBTT_8821C BIT(1)
  11964. #define BIT_SCHEDULER_RST_V1_8821C BIT(0)
  11965. /* 2 REG_NOT_VALID_8821C */
  11966. /* 2 REG_NOT_VALID_8821C */
  11967. /* 2 REG_NOT_VALID_8821C */
  11968. /* 2 REG_SCH_TXCMD_8821C */
  11969. #define BIT_SHIFT_SCH_TXCMD_8821C 0
  11970. #define BIT_MASK_SCH_TXCMD_8821C 0xffffffffL
  11971. #define BIT_SCH_TXCMD_8821C(x) \
  11972. (((x) & BIT_MASK_SCH_TXCMD_8821C) << BIT_SHIFT_SCH_TXCMD_8821C)
  11973. #define BITS_SCH_TXCMD_8821C \
  11974. (BIT_MASK_SCH_TXCMD_8821C << BIT_SHIFT_SCH_TXCMD_8821C)
  11975. #define BIT_CLEAR_SCH_TXCMD_8821C(x) ((x) & (~BITS_SCH_TXCMD_8821C))
  11976. #define BIT_GET_SCH_TXCMD_8821C(x) \
  11977. (((x) >> BIT_SHIFT_SCH_TXCMD_8821C) & BIT_MASK_SCH_TXCMD_8821C)
  11978. #define BIT_SET_SCH_TXCMD_8821C(x, v) \
  11979. (BIT_CLEAR_SCH_TXCMD_8821C(x) | BIT_SCH_TXCMD_8821C(v))
  11980. /* 2 REG_PAGE5_DUMMY_8821C */
  11981. #define BIT_ECO_TXOP_BREAK_FORCE_CFEND_8821C BIT(0)
  11982. /* 2 REG_CPUMGQ_TX_TIMER_8821C */
  11983. #define BIT_SHIFT_CPUMGQ_TX_TIMER_V1_8821C 0
  11984. #define BIT_MASK_CPUMGQ_TX_TIMER_V1_8821C 0xffffffffL
  11985. #define BIT_CPUMGQ_TX_TIMER_V1_8821C(x) \
  11986. (((x) & BIT_MASK_CPUMGQ_TX_TIMER_V1_8821C) \
  11987. << BIT_SHIFT_CPUMGQ_TX_TIMER_V1_8821C)
  11988. #define BITS_CPUMGQ_TX_TIMER_V1_8821C \
  11989. (BIT_MASK_CPUMGQ_TX_TIMER_V1_8821C \
  11990. << BIT_SHIFT_CPUMGQ_TX_TIMER_V1_8821C)
  11991. #define BIT_CLEAR_CPUMGQ_TX_TIMER_V1_8821C(x) \
  11992. ((x) & (~BITS_CPUMGQ_TX_TIMER_V1_8821C))
  11993. #define BIT_GET_CPUMGQ_TX_TIMER_V1_8821C(x) \
  11994. (((x) >> BIT_SHIFT_CPUMGQ_TX_TIMER_V1_8821C) & \
  11995. BIT_MASK_CPUMGQ_TX_TIMER_V1_8821C)
  11996. #define BIT_SET_CPUMGQ_TX_TIMER_V1_8821C(x, v) \
  11997. (BIT_CLEAR_CPUMGQ_TX_TIMER_V1_8821C(x) | \
  11998. BIT_CPUMGQ_TX_TIMER_V1_8821C(v))
  11999. /* 2 REG_PS_TIMER_A_8821C */
  12000. #define BIT_SHIFT_PS_TIMER_A_V1_8821C 0
  12001. #define BIT_MASK_PS_TIMER_A_V1_8821C 0xffffffffL
  12002. #define BIT_PS_TIMER_A_V1_8821C(x) \
  12003. (((x) & BIT_MASK_PS_TIMER_A_V1_8821C) << BIT_SHIFT_PS_TIMER_A_V1_8821C)
  12004. #define BITS_PS_TIMER_A_V1_8821C \
  12005. (BIT_MASK_PS_TIMER_A_V1_8821C << BIT_SHIFT_PS_TIMER_A_V1_8821C)
  12006. #define BIT_CLEAR_PS_TIMER_A_V1_8821C(x) ((x) & (~BITS_PS_TIMER_A_V1_8821C))
  12007. #define BIT_GET_PS_TIMER_A_V1_8821C(x) \
  12008. (((x) >> BIT_SHIFT_PS_TIMER_A_V1_8821C) & BIT_MASK_PS_TIMER_A_V1_8821C)
  12009. #define BIT_SET_PS_TIMER_A_V1_8821C(x, v) \
  12010. (BIT_CLEAR_PS_TIMER_A_V1_8821C(x) | BIT_PS_TIMER_A_V1_8821C(v))
  12011. /* 2 REG_PS_TIMER_B_8821C */
  12012. #define BIT_SHIFT_PS_TIMER_B_V1_8821C 0
  12013. #define BIT_MASK_PS_TIMER_B_V1_8821C 0xffffffffL
  12014. #define BIT_PS_TIMER_B_V1_8821C(x) \
  12015. (((x) & BIT_MASK_PS_TIMER_B_V1_8821C) << BIT_SHIFT_PS_TIMER_B_V1_8821C)
  12016. #define BITS_PS_TIMER_B_V1_8821C \
  12017. (BIT_MASK_PS_TIMER_B_V1_8821C << BIT_SHIFT_PS_TIMER_B_V1_8821C)
  12018. #define BIT_CLEAR_PS_TIMER_B_V1_8821C(x) ((x) & (~BITS_PS_TIMER_B_V1_8821C))
  12019. #define BIT_GET_PS_TIMER_B_V1_8821C(x) \
  12020. (((x) >> BIT_SHIFT_PS_TIMER_B_V1_8821C) & BIT_MASK_PS_TIMER_B_V1_8821C)
  12021. #define BIT_SET_PS_TIMER_B_V1_8821C(x, v) \
  12022. (BIT_CLEAR_PS_TIMER_B_V1_8821C(x) | BIT_PS_TIMER_B_V1_8821C(v))
  12023. /* 2 REG_PS_TIMER_C_8821C */
  12024. #define BIT_SHIFT_PS_TIMER_C_V1_8821C 0
  12025. #define BIT_MASK_PS_TIMER_C_V1_8821C 0xffffffffL
  12026. #define BIT_PS_TIMER_C_V1_8821C(x) \
  12027. (((x) & BIT_MASK_PS_TIMER_C_V1_8821C) << BIT_SHIFT_PS_TIMER_C_V1_8821C)
  12028. #define BITS_PS_TIMER_C_V1_8821C \
  12029. (BIT_MASK_PS_TIMER_C_V1_8821C << BIT_SHIFT_PS_TIMER_C_V1_8821C)
  12030. #define BIT_CLEAR_PS_TIMER_C_V1_8821C(x) ((x) & (~BITS_PS_TIMER_C_V1_8821C))
  12031. #define BIT_GET_PS_TIMER_C_V1_8821C(x) \
  12032. (((x) >> BIT_SHIFT_PS_TIMER_C_V1_8821C) & BIT_MASK_PS_TIMER_C_V1_8821C)
  12033. #define BIT_SET_PS_TIMER_C_V1_8821C(x, v) \
  12034. (BIT_CLEAR_PS_TIMER_C_V1_8821C(x) | BIT_PS_TIMER_C_V1_8821C(v))
  12035. /* 2 REG_PS_TIMER_ABC_CPUMGQ_TIMER_CRTL_8821C */
  12036. #define BIT_CPUMGQ_TIMER_EN_8821C BIT(31)
  12037. #define BIT_CPUMGQ_TX_EN_8821C BIT(28)
  12038. #define BIT_SHIFT_CPUMGQ_TIMER_TSF_SEL_8821C 24
  12039. #define BIT_MASK_CPUMGQ_TIMER_TSF_SEL_8821C 0x7
  12040. #define BIT_CPUMGQ_TIMER_TSF_SEL_8821C(x) \
  12041. (((x) & BIT_MASK_CPUMGQ_TIMER_TSF_SEL_8821C) \
  12042. << BIT_SHIFT_CPUMGQ_TIMER_TSF_SEL_8821C)
  12043. #define BITS_CPUMGQ_TIMER_TSF_SEL_8821C \
  12044. (BIT_MASK_CPUMGQ_TIMER_TSF_SEL_8821C \
  12045. << BIT_SHIFT_CPUMGQ_TIMER_TSF_SEL_8821C)
  12046. #define BIT_CLEAR_CPUMGQ_TIMER_TSF_SEL_8821C(x) \
  12047. ((x) & (~BITS_CPUMGQ_TIMER_TSF_SEL_8821C))
  12048. #define BIT_GET_CPUMGQ_TIMER_TSF_SEL_8821C(x) \
  12049. (((x) >> BIT_SHIFT_CPUMGQ_TIMER_TSF_SEL_8821C) & \
  12050. BIT_MASK_CPUMGQ_TIMER_TSF_SEL_8821C)
  12051. #define BIT_SET_CPUMGQ_TIMER_TSF_SEL_8821C(x, v) \
  12052. (BIT_CLEAR_CPUMGQ_TIMER_TSF_SEL_8821C(x) | \
  12053. BIT_CPUMGQ_TIMER_TSF_SEL_8821C(v))
  12054. #define BIT_PS_TIMER_C_EN_8821C BIT(23)
  12055. #define BIT_SHIFT_PS_TIMER_C_TSF_SEL_8821C 16
  12056. #define BIT_MASK_PS_TIMER_C_TSF_SEL_8821C 0x7
  12057. #define BIT_PS_TIMER_C_TSF_SEL_8821C(x) \
  12058. (((x) & BIT_MASK_PS_TIMER_C_TSF_SEL_8821C) \
  12059. << BIT_SHIFT_PS_TIMER_C_TSF_SEL_8821C)
  12060. #define BITS_PS_TIMER_C_TSF_SEL_8821C \
  12061. (BIT_MASK_PS_TIMER_C_TSF_SEL_8821C \
  12062. << BIT_SHIFT_PS_TIMER_C_TSF_SEL_8821C)
  12063. #define BIT_CLEAR_PS_TIMER_C_TSF_SEL_8821C(x) \
  12064. ((x) & (~BITS_PS_TIMER_C_TSF_SEL_8821C))
  12065. #define BIT_GET_PS_TIMER_C_TSF_SEL_8821C(x) \
  12066. (((x) >> BIT_SHIFT_PS_TIMER_C_TSF_SEL_8821C) & \
  12067. BIT_MASK_PS_TIMER_C_TSF_SEL_8821C)
  12068. #define BIT_SET_PS_TIMER_C_TSF_SEL_8821C(x, v) \
  12069. (BIT_CLEAR_PS_TIMER_C_TSF_SEL_8821C(x) | \
  12070. BIT_PS_TIMER_C_TSF_SEL_8821C(v))
  12071. #define BIT_PS_TIMER_B_EN_8821C BIT(15)
  12072. #define BIT_SHIFT_PS_TIMER_B_TSF_SEL_8821C 8
  12073. #define BIT_MASK_PS_TIMER_B_TSF_SEL_8821C 0x7
  12074. #define BIT_PS_TIMER_B_TSF_SEL_8821C(x) \
  12075. (((x) & BIT_MASK_PS_TIMER_B_TSF_SEL_8821C) \
  12076. << BIT_SHIFT_PS_TIMER_B_TSF_SEL_8821C)
  12077. #define BITS_PS_TIMER_B_TSF_SEL_8821C \
  12078. (BIT_MASK_PS_TIMER_B_TSF_SEL_8821C \
  12079. << BIT_SHIFT_PS_TIMER_B_TSF_SEL_8821C)
  12080. #define BIT_CLEAR_PS_TIMER_B_TSF_SEL_8821C(x) \
  12081. ((x) & (~BITS_PS_TIMER_B_TSF_SEL_8821C))
  12082. #define BIT_GET_PS_TIMER_B_TSF_SEL_8821C(x) \
  12083. (((x) >> BIT_SHIFT_PS_TIMER_B_TSF_SEL_8821C) & \
  12084. BIT_MASK_PS_TIMER_B_TSF_SEL_8821C)
  12085. #define BIT_SET_PS_TIMER_B_TSF_SEL_8821C(x, v) \
  12086. (BIT_CLEAR_PS_TIMER_B_TSF_SEL_8821C(x) | \
  12087. BIT_PS_TIMER_B_TSF_SEL_8821C(v))
  12088. #define BIT_PS_TIMER_A_EN_8821C BIT(7)
  12089. #define BIT_SHIFT_PS_TIMER_A_TSF_SEL_8821C 0
  12090. #define BIT_MASK_PS_TIMER_A_TSF_SEL_8821C 0x7
  12091. #define BIT_PS_TIMER_A_TSF_SEL_8821C(x) \
  12092. (((x) & BIT_MASK_PS_TIMER_A_TSF_SEL_8821C) \
  12093. << BIT_SHIFT_PS_TIMER_A_TSF_SEL_8821C)
  12094. #define BITS_PS_TIMER_A_TSF_SEL_8821C \
  12095. (BIT_MASK_PS_TIMER_A_TSF_SEL_8821C \
  12096. << BIT_SHIFT_PS_TIMER_A_TSF_SEL_8821C)
  12097. #define BIT_CLEAR_PS_TIMER_A_TSF_SEL_8821C(x) \
  12098. ((x) & (~BITS_PS_TIMER_A_TSF_SEL_8821C))
  12099. #define BIT_GET_PS_TIMER_A_TSF_SEL_8821C(x) \
  12100. (((x) >> BIT_SHIFT_PS_TIMER_A_TSF_SEL_8821C) & \
  12101. BIT_MASK_PS_TIMER_A_TSF_SEL_8821C)
  12102. #define BIT_SET_PS_TIMER_A_TSF_SEL_8821C(x, v) \
  12103. (BIT_CLEAR_PS_TIMER_A_TSF_SEL_8821C(x) | \
  12104. BIT_PS_TIMER_A_TSF_SEL_8821C(v))
  12105. /* 2 REG_CPUMGQ_TX_TIMER_EARLY_8821C */
  12106. #define BIT_SHIFT_CPUMGQ_TX_TIMER_EARLY_8821C 0
  12107. #define BIT_MASK_CPUMGQ_TX_TIMER_EARLY_8821C 0xff
  12108. #define BIT_CPUMGQ_TX_TIMER_EARLY_8821C(x) \
  12109. (((x) & BIT_MASK_CPUMGQ_TX_TIMER_EARLY_8821C) \
  12110. << BIT_SHIFT_CPUMGQ_TX_TIMER_EARLY_8821C)
  12111. #define BITS_CPUMGQ_TX_TIMER_EARLY_8821C \
  12112. (BIT_MASK_CPUMGQ_TX_TIMER_EARLY_8821C \
  12113. << BIT_SHIFT_CPUMGQ_TX_TIMER_EARLY_8821C)
  12114. #define BIT_CLEAR_CPUMGQ_TX_TIMER_EARLY_8821C(x) \
  12115. ((x) & (~BITS_CPUMGQ_TX_TIMER_EARLY_8821C))
  12116. #define BIT_GET_CPUMGQ_TX_TIMER_EARLY_8821C(x) \
  12117. (((x) >> BIT_SHIFT_CPUMGQ_TX_TIMER_EARLY_8821C) & \
  12118. BIT_MASK_CPUMGQ_TX_TIMER_EARLY_8821C)
  12119. #define BIT_SET_CPUMGQ_TX_TIMER_EARLY_8821C(x, v) \
  12120. (BIT_CLEAR_CPUMGQ_TX_TIMER_EARLY_8821C(x) | \
  12121. BIT_CPUMGQ_TX_TIMER_EARLY_8821C(v))
  12122. /* 2 REG_PS_TIMER_A_EARLY_8821C */
  12123. #define BIT_SHIFT_PS_TIMER_A_EARLY_8821C 0
  12124. #define BIT_MASK_PS_TIMER_A_EARLY_8821C 0xff
  12125. #define BIT_PS_TIMER_A_EARLY_8821C(x) \
  12126. (((x) & BIT_MASK_PS_TIMER_A_EARLY_8821C) \
  12127. << BIT_SHIFT_PS_TIMER_A_EARLY_8821C)
  12128. #define BITS_PS_TIMER_A_EARLY_8821C \
  12129. (BIT_MASK_PS_TIMER_A_EARLY_8821C << BIT_SHIFT_PS_TIMER_A_EARLY_8821C)
  12130. #define BIT_CLEAR_PS_TIMER_A_EARLY_8821C(x) \
  12131. ((x) & (~BITS_PS_TIMER_A_EARLY_8821C))
  12132. #define BIT_GET_PS_TIMER_A_EARLY_8821C(x) \
  12133. (((x) >> BIT_SHIFT_PS_TIMER_A_EARLY_8821C) & \
  12134. BIT_MASK_PS_TIMER_A_EARLY_8821C)
  12135. #define BIT_SET_PS_TIMER_A_EARLY_8821C(x, v) \
  12136. (BIT_CLEAR_PS_TIMER_A_EARLY_8821C(x) | BIT_PS_TIMER_A_EARLY_8821C(v))
  12137. /* 2 REG_PS_TIMER_B_EARLY_8821C */
  12138. #define BIT_SHIFT_PS_TIMER_B_EARLY_8821C 0
  12139. #define BIT_MASK_PS_TIMER_B_EARLY_8821C 0xff
  12140. #define BIT_PS_TIMER_B_EARLY_8821C(x) \
  12141. (((x) & BIT_MASK_PS_TIMER_B_EARLY_8821C) \
  12142. << BIT_SHIFT_PS_TIMER_B_EARLY_8821C)
  12143. #define BITS_PS_TIMER_B_EARLY_8821C \
  12144. (BIT_MASK_PS_TIMER_B_EARLY_8821C << BIT_SHIFT_PS_TIMER_B_EARLY_8821C)
  12145. #define BIT_CLEAR_PS_TIMER_B_EARLY_8821C(x) \
  12146. ((x) & (~BITS_PS_TIMER_B_EARLY_8821C))
  12147. #define BIT_GET_PS_TIMER_B_EARLY_8821C(x) \
  12148. (((x) >> BIT_SHIFT_PS_TIMER_B_EARLY_8821C) & \
  12149. BIT_MASK_PS_TIMER_B_EARLY_8821C)
  12150. #define BIT_SET_PS_TIMER_B_EARLY_8821C(x, v) \
  12151. (BIT_CLEAR_PS_TIMER_B_EARLY_8821C(x) | BIT_PS_TIMER_B_EARLY_8821C(v))
  12152. /* 2 REG_PS_TIMER_C_EARLY_8821C */
  12153. #define BIT_SHIFT_PS_TIMER_C_EARLY_8821C 0
  12154. #define BIT_MASK_PS_TIMER_C_EARLY_8821C 0xff
  12155. #define BIT_PS_TIMER_C_EARLY_8821C(x) \
  12156. (((x) & BIT_MASK_PS_TIMER_C_EARLY_8821C) \
  12157. << BIT_SHIFT_PS_TIMER_C_EARLY_8821C)
  12158. #define BITS_PS_TIMER_C_EARLY_8821C \
  12159. (BIT_MASK_PS_TIMER_C_EARLY_8821C << BIT_SHIFT_PS_TIMER_C_EARLY_8821C)
  12160. #define BIT_CLEAR_PS_TIMER_C_EARLY_8821C(x) \
  12161. ((x) & (~BITS_PS_TIMER_C_EARLY_8821C))
  12162. #define BIT_GET_PS_TIMER_C_EARLY_8821C(x) \
  12163. (((x) >> BIT_SHIFT_PS_TIMER_C_EARLY_8821C) & \
  12164. BIT_MASK_PS_TIMER_C_EARLY_8821C)
  12165. #define BIT_SET_PS_TIMER_C_EARLY_8821C(x, v) \
  12166. (BIT_CLEAR_PS_TIMER_C_EARLY_8821C(x) | BIT_PS_TIMER_C_EARLY_8821C(v))
  12167. /* 2 REG_CPUMGQ_PARAMETER_8821C */
  12168. /* 2 REG_NOT_VALID_8821C */
  12169. #define BIT_MAC_STOP_CPUMGQ_8821C BIT(16)
  12170. #define BIT_SHIFT_CW_8821C 8
  12171. #define BIT_MASK_CW_8821C 0xff
  12172. #define BIT_CW_8821C(x) (((x) & BIT_MASK_CW_8821C) << BIT_SHIFT_CW_8821C)
  12173. #define BITS_CW_8821C (BIT_MASK_CW_8821C << BIT_SHIFT_CW_8821C)
  12174. #define BIT_CLEAR_CW_8821C(x) ((x) & (~BITS_CW_8821C))
  12175. #define BIT_GET_CW_8821C(x) (((x) >> BIT_SHIFT_CW_8821C) & BIT_MASK_CW_8821C)
  12176. #define BIT_SET_CW_8821C(x, v) (BIT_CLEAR_CW_8821C(x) | BIT_CW_8821C(v))
  12177. #define BIT_SHIFT_AIFS_8821C 0
  12178. #define BIT_MASK_AIFS_8821C 0xff
  12179. #define BIT_AIFS_8821C(x) (((x) & BIT_MASK_AIFS_8821C) << BIT_SHIFT_AIFS_8821C)
  12180. #define BITS_AIFS_8821C (BIT_MASK_AIFS_8821C << BIT_SHIFT_AIFS_8821C)
  12181. #define BIT_CLEAR_AIFS_8821C(x) ((x) & (~BITS_AIFS_8821C))
  12182. #define BIT_GET_AIFS_8821C(x) \
  12183. (((x) >> BIT_SHIFT_AIFS_8821C) & BIT_MASK_AIFS_8821C)
  12184. #define BIT_SET_AIFS_8821C(x, v) (BIT_CLEAR_AIFS_8821C(x) | BIT_AIFS_8821C(v))
  12185. /* 2 REG_NOT_VALID_8821C */
  12186. /* 2 REG_NOT_VALID_8821C */
  12187. /* 2 REG_NOT_VALID_8821C */
  12188. /* 2 REG_NOT_VALID_8821C */
  12189. /* 2 REG_NOT_VALID_8821C */
  12190. /* 2 REG_NOT_VALID_8821C */
  12191. /* 2 REG_NOT_VALID_8821C */
  12192. /* 2 REG_NOT_VALID_8821C */
  12193. /* 2 REG_NOT_VALID_8821C */
  12194. /* 2 REG_NOT_VALID_8821C */
  12195. /* 2 REG_NOT_VALID_8821C */
  12196. /* 2 REG_NOT_VALID_8821C */
  12197. /* 2 REG_RSVD_8821C */
  12198. /* 2 REG_RSVD_8821C */
  12199. /* 2 REG_RSVD_8821C */
  12200. /* 2 REG_RSVD_8821C */
  12201. /* 2 REG_RSVD_8821C */
  12202. /* 2 REG_RSVD_8821C */
  12203. /* 2 REG_RSVD_8821C */
  12204. /* 2 REG_RSVD_8821C */
  12205. /* 2 REG_RSVD_8821C */
  12206. /* 2 REG_RSVD_8821C */
  12207. /* 2 REG_RSVD_8821C */
  12208. /* 2 REG_RSVD_8821C */
  12209. /* 2 REG_RSVD_8821C */
  12210. /* 2 REG_RSVD_8821C */
  12211. /* 2 REG_RSVD_8821C */
  12212. /* 2 REG_RSVD_8821C */
  12213. /* 2 REG_RSVD_8821C */
  12214. /* 2 REG_RSVD_8821C */
  12215. /* 2 REG_RSVD_8821C */
  12216. /* 2 REG_RSVD_8821C */
  12217. /* 2 REG_RSVD_8821C */
  12218. /* 2 REG_RSVD_8821C */
  12219. /* 2 REG_RSVD_8821C */
  12220. /* 2 REG_RSVD_8821C */
  12221. /* 2 REG_RSVD_8821C */
  12222. /* 2 REG_RSVD_8821C */
  12223. /* 2 REG_RSVD_8821C */
  12224. /* 2 REG_RSVD_8821C */
  12225. /* 2 REG_RSVD_8821C */
  12226. /* 2 REG_RSVD_8821C */
  12227. /* 2 REG_RSVD_8821C */
  12228. /* 2 REG_RSVD_8821C */
  12229. /* 2 REG_RSVD_8821C */
  12230. /* 2 REG_RSVD_8821C */
  12231. /* 2 REG_RSVD_8821C */
  12232. /* 2 REG_RSVD_8821C */
  12233. /* 2 REG_RSVD_8821C */
  12234. /* 2 REG_RSVD_8821C */
  12235. /* 2 REG_RSVD_8821C */
  12236. /* 2 REG_RSVD_8821C */
  12237. /* 2 REG_RSVD_8821C */
  12238. /* 2 REG_RSVD_8821C */
  12239. /* 2 REG_RSVD_8821C */
  12240. /* 2 REG_RSVD_8821C */
  12241. /* 2 REG_RSVD_8821C */
  12242. /* 2 REG_NOT_VALID_8821C */
  12243. /* 2 REG_WMAC_CR_8821C (WMAC CR AND APSD CONTROL REGISTER) */
  12244. #define BIT_IC_MACPHY_M_8821C BIT(0)
  12245. /* 2 REG_WMAC_FWPKT_CR_8821C */
  12246. #define BIT_FWEN_8821C BIT(7)
  12247. #define BIT_PHYSTS_PKT_CTRL_8821C BIT(6)
  12248. #define BIT_FWFULL_TO_RXFF_EN_8821C BIT(5)
  12249. #define BIT_APPHDR_MIDSRCH_FAIL_8821C BIT(4)
  12250. #define BIT_FWPARSING_EN_8821C BIT(3)
  12251. #define BIT_SHIFT_APPEND_MHDR_LEN_8821C 0
  12252. #define BIT_MASK_APPEND_MHDR_LEN_8821C 0x7
  12253. #define BIT_APPEND_MHDR_LEN_8821C(x) \
  12254. (((x) & BIT_MASK_APPEND_MHDR_LEN_8821C) \
  12255. << BIT_SHIFT_APPEND_MHDR_LEN_8821C)
  12256. #define BITS_APPEND_MHDR_LEN_8821C \
  12257. (BIT_MASK_APPEND_MHDR_LEN_8821C << BIT_SHIFT_APPEND_MHDR_LEN_8821C)
  12258. #define BIT_CLEAR_APPEND_MHDR_LEN_8821C(x) ((x) & (~BITS_APPEND_MHDR_LEN_8821C))
  12259. #define BIT_GET_APPEND_MHDR_LEN_8821C(x) \
  12260. (((x) >> BIT_SHIFT_APPEND_MHDR_LEN_8821C) & \
  12261. BIT_MASK_APPEND_MHDR_LEN_8821C)
  12262. #define BIT_SET_APPEND_MHDR_LEN_8821C(x, v) \
  12263. (BIT_CLEAR_APPEND_MHDR_LEN_8821C(x) | BIT_APPEND_MHDR_LEN_8821C(v))
  12264. /* 2 REG_FW_STS_FILTER_8821C */
  12265. #define BIT_DATA_FW_STS_FILTER_8821C BIT(2)
  12266. #define BIT_CTRL_FW_STS_FILTER_8821C BIT(1)
  12267. #define BIT_MGNT_FW_STS_FILTER_8821C BIT(0)
  12268. /* 2 REG_RSVD_8821C */
  12269. /* 2 REG_TCR_8821C (TRANSMISSION CONFIGURATION REGISTER) */
  12270. #define BIT_WMAC_EN_RTS_ADDR_8821C BIT(31)
  12271. #define BIT_WMAC_DISABLE_CCK_8821C BIT(30)
  12272. #define BIT_WMAC_RAW_LEN_8821C BIT(29)
  12273. #define BIT_WMAC_NOTX_IN_RXNDP_8821C BIT(28)
  12274. #define BIT_WMAC_EN_EOF_8821C BIT(27)
  12275. #define BIT_WMAC_BF_SEL_8821C BIT(26)
  12276. #define BIT_WMAC_ANTMODE_SEL_8821C BIT(25)
  12277. #define BIT_WMAC_TCRPWRMGT_HWCTL_8821C BIT(24)
  12278. #define BIT_WMAC_SMOOTH_VAL_8821C BIT(23)
  12279. #define BIT_FETCH_MPDU_AFTER_WSEC_RDY_8821C BIT(20)
  12280. #define BIT_WMAC_TCR_EN_20MST_8821C BIT(19)
  12281. #define BIT_WMAC_DIS_SIGTA_8821C BIT(18)
  12282. #define BIT_WMAC_DIS_A2B0_8821C BIT(17)
  12283. #define BIT_WMAC_MSK_SIGBCRC_8821C BIT(16)
  12284. #define BIT_WMAC_TCR_ERRSTEN_3_8821C BIT(15)
  12285. #define BIT_WMAC_TCR_ERRSTEN_2_8821C BIT(14)
  12286. #define BIT_WMAC_TCR_ERRSTEN_1_8821C BIT(13)
  12287. #define BIT_WMAC_TCR_ERRSTEN_0_8821C BIT(12)
  12288. #define BIT_WMAC_TCR_TXSK_PERPKT_8821C BIT(11)
  12289. #define BIT_ICV_8821C BIT(10)
  12290. #define BIT_CFEND_FORMAT_8821C BIT(9)
  12291. #define BIT_CRC_8821C BIT(8)
  12292. #define BIT_PWRBIT_OW_EN_8821C BIT(7)
  12293. #define BIT_PWR_ST_8821C BIT(6)
  12294. #define BIT_WMAC_TCR_UPD_TIMIE_8821C BIT(5)
  12295. #define BIT_WMAC_TCR_UPD_HGQMD_8821C BIT(4)
  12296. #define BIT_VHTSIGA1_TXPS_8821C BIT(3)
  12297. #define BIT_PAD_SEL_8821C BIT(2)
  12298. #define BIT_DIS_GCLK_8821C BIT(1)
  12299. /* 2 REG_RCR_8821C (RECEIVE CONFIGURATION REGISTER) */
  12300. #define BIT_APP_FCS_8821C BIT(31)
  12301. #define BIT_APP_MIC_8821C BIT(30)
  12302. #define BIT_APP_ICV_8821C BIT(29)
  12303. #define BIT_APP_PHYSTS_8821C BIT(28)
  12304. #define BIT_APP_BASSN_8821C BIT(27)
  12305. #define BIT_VHT_DACK_8821C BIT(26)
  12306. #define BIT_TCPOFLD_EN_8821C BIT(25)
  12307. #define BIT_ENMBID_8821C BIT(24)
  12308. #define BIT_LSIGEN_8821C BIT(23)
  12309. #define BIT_MFBEN_8821C BIT(22)
  12310. #define BIT_DISCHKPPDLLEN_8821C BIT(21)
  12311. #define BIT_PKTCTL_DLEN_8821C BIT(20)
  12312. #define BIT_TIM_PARSER_EN_8821C BIT(18)
  12313. #define BIT_BC_MD_EN_8821C BIT(17)
  12314. #define BIT_UC_MD_EN_8821C BIT(16)
  12315. #define BIT_RXSK_PERPKT_8821C BIT(15)
  12316. #define BIT_HTC_LOC_CTRL_8821C BIT(14)
  12317. #define BIT_RPFM_CAM_ENABLE_8821C BIT(12)
  12318. #define BIT_TA_BCN_8821C BIT(11)
  12319. #define BIT_DISDECMYPKT_8821C BIT(10)
  12320. #define BIT_AICV_8821C BIT(9)
  12321. #define BIT_ACRC32_8821C BIT(8)
  12322. #define BIT_CBSSID_BCN_8821C BIT(7)
  12323. #define BIT_CBSSID_DATA_8821C BIT(6)
  12324. #define BIT_APWRMGT_8821C BIT(5)
  12325. #define BIT_ADD3_8821C BIT(4)
  12326. #define BIT_AB_8821C BIT(3)
  12327. #define BIT_AM_8821C BIT(2)
  12328. #define BIT_APM_8821C BIT(1)
  12329. #define BIT_AAP_8821C BIT(0)
  12330. /* 2 REG_RX_PKT_LIMIT_8821C (RX PACKET LENGTH LIMIT REGISTER) */
  12331. #define BIT_SHIFT_RXPKTLMT_8821C 0
  12332. #define BIT_MASK_RXPKTLMT_8821C 0x3f
  12333. #define BIT_RXPKTLMT_8821C(x) \
  12334. (((x) & BIT_MASK_RXPKTLMT_8821C) << BIT_SHIFT_RXPKTLMT_8821C)
  12335. #define BITS_RXPKTLMT_8821C \
  12336. (BIT_MASK_RXPKTLMT_8821C << BIT_SHIFT_RXPKTLMT_8821C)
  12337. #define BIT_CLEAR_RXPKTLMT_8821C(x) ((x) & (~BITS_RXPKTLMT_8821C))
  12338. #define BIT_GET_RXPKTLMT_8821C(x) \
  12339. (((x) >> BIT_SHIFT_RXPKTLMT_8821C) & BIT_MASK_RXPKTLMT_8821C)
  12340. #define BIT_SET_RXPKTLMT_8821C(x, v) \
  12341. (BIT_CLEAR_RXPKTLMT_8821C(x) | BIT_RXPKTLMT_8821C(v))
  12342. /* 2 REG_RX_DLK_TIME_8821C (RX DEADLOCK TIME REGISTER) */
  12343. #define BIT_SHIFT_RX_DLK_TIME_8821C 0
  12344. #define BIT_MASK_RX_DLK_TIME_8821C 0xff
  12345. #define BIT_RX_DLK_TIME_8821C(x) \
  12346. (((x) & BIT_MASK_RX_DLK_TIME_8821C) << BIT_SHIFT_RX_DLK_TIME_8821C)
  12347. #define BITS_RX_DLK_TIME_8821C \
  12348. (BIT_MASK_RX_DLK_TIME_8821C << BIT_SHIFT_RX_DLK_TIME_8821C)
  12349. #define BIT_CLEAR_RX_DLK_TIME_8821C(x) ((x) & (~BITS_RX_DLK_TIME_8821C))
  12350. #define BIT_GET_RX_DLK_TIME_8821C(x) \
  12351. (((x) >> BIT_SHIFT_RX_DLK_TIME_8821C) & BIT_MASK_RX_DLK_TIME_8821C)
  12352. #define BIT_SET_RX_DLK_TIME_8821C(x, v) \
  12353. (BIT_CLEAR_RX_DLK_TIME_8821C(x) | BIT_RX_DLK_TIME_8821C(v))
  12354. /* 2 REG_RSVD_8821C */
  12355. /* 2 REG_RX_DRVINFO_SZ_8821C (RX DRIVER INFO SIZE REGISTER) */
  12356. #define BIT_PHYSTS_PER_PKT_MODE_8821C BIT(7)
  12357. #define BIT_SHIFT_DRVINFO_SZ_V1_8821C 0
  12358. #define BIT_MASK_DRVINFO_SZ_V1_8821C 0xf
  12359. #define BIT_DRVINFO_SZ_V1_8821C(x) \
  12360. (((x) & BIT_MASK_DRVINFO_SZ_V1_8821C) << BIT_SHIFT_DRVINFO_SZ_V1_8821C)
  12361. #define BITS_DRVINFO_SZ_V1_8821C \
  12362. (BIT_MASK_DRVINFO_SZ_V1_8821C << BIT_SHIFT_DRVINFO_SZ_V1_8821C)
  12363. #define BIT_CLEAR_DRVINFO_SZ_V1_8821C(x) ((x) & (~BITS_DRVINFO_SZ_V1_8821C))
  12364. #define BIT_GET_DRVINFO_SZ_V1_8821C(x) \
  12365. (((x) >> BIT_SHIFT_DRVINFO_SZ_V1_8821C) & BIT_MASK_DRVINFO_SZ_V1_8821C)
  12366. #define BIT_SET_DRVINFO_SZ_V1_8821C(x, v) \
  12367. (BIT_CLEAR_DRVINFO_SZ_V1_8821C(x) | BIT_DRVINFO_SZ_V1_8821C(v))
  12368. /* 2 REG_MACID_8821C (MAC ID REGISTER) */
  12369. #define BIT_SHIFT_MACID_V1_8821C 0
  12370. #define BIT_MASK_MACID_V1_8821C 0xffffffffL
  12371. #define BIT_MACID_V1_8821C(x) \
  12372. (((x) & BIT_MASK_MACID_V1_8821C) << BIT_SHIFT_MACID_V1_8821C)
  12373. #define BITS_MACID_V1_8821C \
  12374. (BIT_MASK_MACID_V1_8821C << BIT_SHIFT_MACID_V1_8821C)
  12375. #define BIT_CLEAR_MACID_V1_8821C(x) ((x) & (~BITS_MACID_V1_8821C))
  12376. #define BIT_GET_MACID_V1_8821C(x) \
  12377. (((x) >> BIT_SHIFT_MACID_V1_8821C) & BIT_MASK_MACID_V1_8821C)
  12378. #define BIT_SET_MACID_V1_8821C(x, v) \
  12379. (BIT_CLEAR_MACID_V1_8821C(x) | BIT_MACID_V1_8821C(v))
  12380. /* 2 REG_MACID_H_8821C (MAC ID REGISTER) */
  12381. #define BIT_SHIFT_MACID_H_V1_8821C 0
  12382. #define BIT_MASK_MACID_H_V1_8821C 0xffff
  12383. #define BIT_MACID_H_V1_8821C(x) \
  12384. (((x) & BIT_MASK_MACID_H_V1_8821C) << BIT_SHIFT_MACID_H_V1_8821C)
  12385. #define BITS_MACID_H_V1_8821C \
  12386. (BIT_MASK_MACID_H_V1_8821C << BIT_SHIFT_MACID_H_V1_8821C)
  12387. #define BIT_CLEAR_MACID_H_V1_8821C(x) ((x) & (~BITS_MACID_H_V1_8821C))
  12388. #define BIT_GET_MACID_H_V1_8821C(x) \
  12389. (((x) >> BIT_SHIFT_MACID_H_V1_8821C) & BIT_MASK_MACID_H_V1_8821C)
  12390. #define BIT_SET_MACID_H_V1_8821C(x, v) \
  12391. (BIT_CLEAR_MACID_H_V1_8821C(x) | BIT_MACID_H_V1_8821C(v))
  12392. /* 2 REG_BSSID_8821C (BSSID REGISTER) */
  12393. #define BIT_SHIFT_BSSID_V1_8821C 0
  12394. #define BIT_MASK_BSSID_V1_8821C 0xffffffffL
  12395. #define BIT_BSSID_V1_8821C(x) \
  12396. (((x) & BIT_MASK_BSSID_V1_8821C) << BIT_SHIFT_BSSID_V1_8821C)
  12397. #define BITS_BSSID_V1_8821C \
  12398. (BIT_MASK_BSSID_V1_8821C << BIT_SHIFT_BSSID_V1_8821C)
  12399. #define BIT_CLEAR_BSSID_V1_8821C(x) ((x) & (~BITS_BSSID_V1_8821C))
  12400. #define BIT_GET_BSSID_V1_8821C(x) \
  12401. (((x) >> BIT_SHIFT_BSSID_V1_8821C) & BIT_MASK_BSSID_V1_8821C)
  12402. #define BIT_SET_BSSID_V1_8821C(x, v) \
  12403. (BIT_CLEAR_BSSID_V1_8821C(x) | BIT_BSSID_V1_8821C(v))
  12404. /* 2 REG_BSSID_H_8821C (BSSID REGISTER) */
  12405. /* 2 REG_NOT_VALID_8821C */
  12406. #define BIT_SHIFT_BSSID_H_V1_8821C 0
  12407. #define BIT_MASK_BSSID_H_V1_8821C 0xffff
  12408. #define BIT_BSSID_H_V1_8821C(x) \
  12409. (((x) & BIT_MASK_BSSID_H_V1_8821C) << BIT_SHIFT_BSSID_H_V1_8821C)
  12410. #define BITS_BSSID_H_V1_8821C \
  12411. (BIT_MASK_BSSID_H_V1_8821C << BIT_SHIFT_BSSID_H_V1_8821C)
  12412. #define BIT_CLEAR_BSSID_H_V1_8821C(x) ((x) & (~BITS_BSSID_H_V1_8821C))
  12413. #define BIT_GET_BSSID_H_V1_8821C(x) \
  12414. (((x) >> BIT_SHIFT_BSSID_H_V1_8821C) & BIT_MASK_BSSID_H_V1_8821C)
  12415. #define BIT_SET_BSSID_H_V1_8821C(x, v) \
  12416. (BIT_CLEAR_BSSID_H_V1_8821C(x) | BIT_BSSID_H_V1_8821C(v))
  12417. /* 2 REG_MAR_8821C (MULTICAST ADDRESS REGISTER) */
  12418. #define BIT_SHIFT_MAR_V1_8821C 0
  12419. #define BIT_MASK_MAR_V1_8821C 0xffffffffL
  12420. #define BIT_MAR_V1_8821C(x) \
  12421. (((x) & BIT_MASK_MAR_V1_8821C) << BIT_SHIFT_MAR_V1_8821C)
  12422. #define BITS_MAR_V1_8821C (BIT_MASK_MAR_V1_8821C << BIT_SHIFT_MAR_V1_8821C)
  12423. #define BIT_CLEAR_MAR_V1_8821C(x) ((x) & (~BITS_MAR_V1_8821C))
  12424. #define BIT_GET_MAR_V1_8821C(x) \
  12425. (((x) >> BIT_SHIFT_MAR_V1_8821C) & BIT_MASK_MAR_V1_8821C)
  12426. #define BIT_SET_MAR_V1_8821C(x, v) \
  12427. (BIT_CLEAR_MAR_V1_8821C(x) | BIT_MAR_V1_8821C(v))
  12428. /* 2 REG_MAR_H_8821C (MULTICAST ADDRESS REGISTER) */
  12429. #define BIT_SHIFT_MAR_H_V1_8821C 0
  12430. #define BIT_MASK_MAR_H_V1_8821C 0xffffffffL
  12431. #define BIT_MAR_H_V1_8821C(x) \
  12432. (((x) & BIT_MASK_MAR_H_V1_8821C) << BIT_SHIFT_MAR_H_V1_8821C)
  12433. #define BITS_MAR_H_V1_8821C \
  12434. (BIT_MASK_MAR_H_V1_8821C << BIT_SHIFT_MAR_H_V1_8821C)
  12435. #define BIT_CLEAR_MAR_H_V1_8821C(x) ((x) & (~BITS_MAR_H_V1_8821C))
  12436. #define BIT_GET_MAR_H_V1_8821C(x) \
  12437. (((x) >> BIT_SHIFT_MAR_H_V1_8821C) & BIT_MASK_MAR_H_V1_8821C)
  12438. #define BIT_SET_MAR_H_V1_8821C(x, v) \
  12439. (BIT_CLEAR_MAR_H_V1_8821C(x) | BIT_MAR_H_V1_8821C(v))
  12440. /* 2 REG_MBIDCAMCFG_1_8821C (MBSSID CAM CONFIGURATION REGISTER) */
  12441. #define BIT_SHIFT_MBIDCAM_RWDATA_L_8821C 0
  12442. #define BIT_MASK_MBIDCAM_RWDATA_L_8821C 0xffffffffL
  12443. #define BIT_MBIDCAM_RWDATA_L_8821C(x) \
  12444. (((x) & BIT_MASK_MBIDCAM_RWDATA_L_8821C) \
  12445. << BIT_SHIFT_MBIDCAM_RWDATA_L_8821C)
  12446. #define BITS_MBIDCAM_RWDATA_L_8821C \
  12447. (BIT_MASK_MBIDCAM_RWDATA_L_8821C << BIT_SHIFT_MBIDCAM_RWDATA_L_8821C)
  12448. #define BIT_CLEAR_MBIDCAM_RWDATA_L_8821C(x) \
  12449. ((x) & (~BITS_MBIDCAM_RWDATA_L_8821C))
  12450. #define BIT_GET_MBIDCAM_RWDATA_L_8821C(x) \
  12451. (((x) >> BIT_SHIFT_MBIDCAM_RWDATA_L_8821C) & \
  12452. BIT_MASK_MBIDCAM_RWDATA_L_8821C)
  12453. #define BIT_SET_MBIDCAM_RWDATA_L_8821C(x, v) \
  12454. (BIT_CLEAR_MBIDCAM_RWDATA_L_8821C(x) | BIT_MBIDCAM_RWDATA_L_8821C(v))
  12455. /* 2 REG_MBIDCAMCFG_2_8821C (MBSSID CAM CONFIGURATION REGISTER) */
  12456. #define BIT_MBIDCAM_POLL_8821C BIT(31)
  12457. #define BIT_MBIDCAM_WT_EN_8821C BIT(30)
  12458. #define BIT_SHIFT_MBIDCAM_ADDR_8821C 24
  12459. #define BIT_MASK_MBIDCAM_ADDR_8821C 0x1f
  12460. #define BIT_MBIDCAM_ADDR_8821C(x) \
  12461. (((x) & BIT_MASK_MBIDCAM_ADDR_8821C) << BIT_SHIFT_MBIDCAM_ADDR_8821C)
  12462. #define BITS_MBIDCAM_ADDR_8821C \
  12463. (BIT_MASK_MBIDCAM_ADDR_8821C << BIT_SHIFT_MBIDCAM_ADDR_8821C)
  12464. #define BIT_CLEAR_MBIDCAM_ADDR_8821C(x) ((x) & (~BITS_MBIDCAM_ADDR_8821C))
  12465. #define BIT_GET_MBIDCAM_ADDR_8821C(x) \
  12466. (((x) >> BIT_SHIFT_MBIDCAM_ADDR_8821C) & BIT_MASK_MBIDCAM_ADDR_8821C)
  12467. #define BIT_SET_MBIDCAM_ADDR_8821C(x, v) \
  12468. (BIT_CLEAR_MBIDCAM_ADDR_8821C(x) | BIT_MBIDCAM_ADDR_8821C(v))
  12469. #define BIT_MBIDCAM_VALID_8821C BIT(23)
  12470. #define BIT_LSIC_TXOP_EN_8821C BIT(17)
  12471. #define BIT_CTS_EN_8821C BIT(16)
  12472. #define BIT_SHIFT_MBIDCAM_RWDATA_H_8821C 0
  12473. #define BIT_MASK_MBIDCAM_RWDATA_H_8821C 0xffff
  12474. #define BIT_MBIDCAM_RWDATA_H_8821C(x) \
  12475. (((x) & BIT_MASK_MBIDCAM_RWDATA_H_8821C) \
  12476. << BIT_SHIFT_MBIDCAM_RWDATA_H_8821C)
  12477. #define BITS_MBIDCAM_RWDATA_H_8821C \
  12478. (BIT_MASK_MBIDCAM_RWDATA_H_8821C << BIT_SHIFT_MBIDCAM_RWDATA_H_8821C)
  12479. #define BIT_CLEAR_MBIDCAM_RWDATA_H_8821C(x) \
  12480. ((x) & (~BITS_MBIDCAM_RWDATA_H_8821C))
  12481. #define BIT_GET_MBIDCAM_RWDATA_H_8821C(x) \
  12482. (((x) >> BIT_SHIFT_MBIDCAM_RWDATA_H_8821C) & \
  12483. BIT_MASK_MBIDCAM_RWDATA_H_8821C)
  12484. #define BIT_SET_MBIDCAM_RWDATA_H_8821C(x, v) \
  12485. (BIT_CLEAR_MBIDCAM_RWDATA_H_8821C(x) | BIT_MBIDCAM_RWDATA_H_8821C(v))
  12486. /* 2 REG_WMAC_TCR_TSFT_OFS_8821C */
  12487. #define BIT_SHIFT_WMAC_TCR_TSFT_OFS_8821C 0
  12488. #define BIT_MASK_WMAC_TCR_TSFT_OFS_8821C 0xffff
  12489. #define BIT_WMAC_TCR_TSFT_OFS_8821C(x) \
  12490. (((x) & BIT_MASK_WMAC_TCR_TSFT_OFS_8821C) \
  12491. << BIT_SHIFT_WMAC_TCR_TSFT_OFS_8821C)
  12492. #define BITS_WMAC_TCR_TSFT_OFS_8821C \
  12493. (BIT_MASK_WMAC_TCR_TSFT_OFS_8821C << BIT_SHIFT_WMAC_TCR_TSFT_OFS_8821C)
  12494. #define BIT_CLEAR_WMAC_TCR_TSFT_OFS_8821C(x) \
  12495. ((x) & (~BITS_WMAC_TCR_TSFT_OFS_8821C))
  12496. #define BIT_GET_WMAC_TCR_TSFT_OFS_8821C(x) \
  12497. (((x) >> BIT_SHIFT_WMAC_TCR_TSFT_OFS_8821C) & \
  12498. BIT_MASK_WMAC_TCR_TSFT_OFS_8821C)
  12499. #define BIT_SET_WMAC_TCR_TSFT_OFS_8821C(x, v) \
  12500. (BIT_CLEAR_WMAC_TCR_TSFT_OFS_8821C(x) | BIT_WMAC_TCR_TSFT_OFS_8821C(v))
  12501. /* 2 REG_UDF_THSD_8821C */
  12502. #define BIT_SHIFT_UDF_THSD_8821C 0
  12503. #define BIT_MASK_UDF_THSD_8821C 0xff
  12504. #define BIT_UDF_THSD_8821C(x) \
  12505. (((x) & BIT_MASK_UDF_THSD_8821C) << BIT_SHIFT_UDF_THSD_8821C)
  12506. #define BITS_UDF_THSD_8821C \
  12507. (BIT_MASK_UDF_THSD_8821C << BIT_SHIFT_UDF_THSD_8821C)
  12508. #define BIT_CLEAR_UDF_THSD_8821C(x) ((x) & (~BITS_UDF_THSD_8821C))
  12509. #define BIT_GET_UDF_THSD_8821C(x) \
  12510. (((x) >> BIT_SHIFT_UDF_THSD_8821C) & BIT_MASK_UDF_THSD_8821C)
  12511. #define BIT_SET_UDF_THSD_8821C(x, v) \
  12512. (BIT_CLEAR_UDF_THSD_8821C(x) | BIT_UDF_THSD_8821C(v))
  12513. /* 2 REG_ZLD_NUM_8821C */
  12514. #define BIT_SHIFT_ZLD_NUM_8821C 0
  12515. #define BIT_MASK_ZLD_NUM_8821C 0xff
  12516. #define BIT_ZLD_NUM_8821C(x) \
  12517. (((x) & BIT_MASK_ZLD_NUM_8821C) << BIT_SHIFT_ZLD_NUM_8821C)
  12518. #define BITS_ZLD_NUM_8821C (BIT_MASK_ZLD_NUM_8821C << BIT_SHIFT_ZLD_NUM_8821C)
  12519. #define BIT_CLEAR_ZLD_NUM_8821C(x) ((x) & (~BITS_ZLD_NUM_8821C))
  12520. #define BIT_GET_ZLD_NUM_8821C(x) \
  12521. (((x) >> BIT_SHIFT_ZLD_NUM_8821C) & BIT_MASK_ZLD_NUM_8821C)
  12522. #define BIT_SET_ZLD_NUM_8821C(x, v) \
  12523. (BIT_CLEAR_ZLD_NUM_8821C(x) | BIT_ZLD_NUM_8821C(v))
  12524. /* 2 REG_STMP_THSD_8821C */
  12525. #define BIT_SHIFT_STMP_THSD_8821C 0
  12526. #define BIT_MASK_STMP_THSD_8821C 0xff
  12527. #define BIT_STMP_THSD_8821C(x) \
  12528. (((x) & BIT_MASK_STMP_THSD_8821C) << BIT_SHIFT_STMP_THSD_8821C)
  12529. #define BITS_STMP_THSD_8821C \
  12530. (BIT_MASK_STMP_THSD_8821C << BIT_SHIFT_STMP_THSD_8821C)
  12531. #define BIT_CLEAR_STMP_THSD_8821C(x) ((x) & (~BITS_STMP_THSD_8821C))
  12532. #define BIT_GET_STMP_THSD_8821C(x) \
  12533. (((x) >> BIT_SHIFT_STMP_THSD_8821C) & BIT_MASK_STMP_THSD_8821C)
  12534. #define BIT_SET_STMP_THSD_8821C(x, v) \
  12535. (BIT_CLEAR_STMP_THSD_8821C(x) | BIT_STMP_THSD_8821C(v))
  12536. /* 2 REG_WMAC_TXTIMEOUT_8821C */
  12537. #define BIT_SHIFT_WMAC_TXTIMEOUT_8821C 0
  12538. #define BIT_MASK_WMAC_TXTIMEOUT_8821C 0xff
  12539. #define BIT_WMAC_TXTIMEOUT_8821C(x) \
  12540. (((x) & BIT_MASK_WMAC_TXTIMEOUT_8821C) \
  12541. << BIT_SHIFT_WMAC_TXTIMEOUT_8821C)
  12542. #define BITS_WMAC_TXTIMEOUT_8821C \
  12543. (BIT_MASK_WMAC_TXTIMEOUT_8821C << BIT_SHIFT_WMAC_TXTIMEOUT_8821C)
  12544. #define BIT_CLEAR_WMAC_TXTIMEOUT_8821C(x) ((x) & (~BITS_WMAC_TXTIMEOUT_8821C))
  12545. #define BIT_GET_WMAC_TXTIMEOUT_8821C(x) \
  12546. (((x) >> BIT_SHIFT_WMAC_TXTIMEOUT_8821C) & \
  12547. BIT_MASK_WMAC_TXTIMEOUT_8821C)
  12548. #define BIT_SET_WMAC_TXTIMEOUT_8821C(x, v) \
  12549. (BIT_CLEAR_WMAC_TXTIMEOUT_8821C(x) | BIT_WMAC_TXTIMEOUT_8821C(v))
  12550. /* 2 REG_MCU_TEST_2_V1_8821C */
  12551. #define BIT_SHIFT_MCU_RSVD_2_V1_8821C 0
  12552. #define BIT_MASK_MCU_RSVD_2_V1_8821C 0xffff
  12553. #define BIT_MCU_RSVD_2_V1_8821C(x) \
  12554. (((x) & BIT_MASK_MCU_RSVD_2_V1_8821C) << BIT_SHIFT_MCU_RSVD_2_V1_8821C)
  12555. #define BITS_MCU_RSVD_2_V1_8821C \
  12556. (BIT_MASK_MCU_RSVD_2_V1_8821C << BIT_SHIFT_MCU_RSVD_2_V1_8821C)
  12557. #define BIT_CLEAR_MCU_RSVD_2_V1_8821C(x) ((x) & (~BITS_MCU_RSVD_2_V1_8821C))
  12558. #define BIT_GET_MCU_RSVD_2_V1_8821C(x) \
  12559. (((x) >> BIT_SHIFT_MCU_RSVD_2_V1_8821C) & BIT_MASK_MCU_RSVD_2_V1_8821C)
  12560. #define BIT_SET_MCU_RSVD_2_V1_8821C(x, v) \
  12561. (BIT_CLEAR_MCU_RSVD_2_V1_8821C(x) | BIT_MCU_RSVD_2_V1_8821C(v))
  12562. /* 2 REG_USTIME_EDCA_8821C (US TIME TUNING FOR EDCA REGISTER) */
  12563. #define BIT_SHIFT_USTIME_EDCA_8821C 0
  12564. #define BIT_MASK_USTIME_EDCA_8821C 0xff
  12565. #define BIT_USTIME_EDCA_8821C(x) \
  12566. (((x) & BIT_MASK_USTIME_EDCA_8821C) << BIT_SHIFT_USTIME_EDCA_8821C)
  12567. #define BITS_USTIME_EDCA_8821C \
  12568. (BIT_MASK_USTIME_EDCA_8821C << BIT_SHIFT_USTIME_EDCA_8821C)
  12569. #define BIT_CLEAR_USTIME_EDCA_8821C(x) ((x) & (~BITS_USTIME_EDCA_8821C))
  12570. #define BIT_GET_USTIME_EDCA_8821C(x) \
  12571. (((x) >> BIT_SHIFT_USTIME_EDCA_8821C) & BIT_MASK_USTIME_EDCA_8821C)
  12572. #define BIT_SET_USTIME_EDCA_8821C(x, v) \
  12573. (BIT_CLEAR_USTIME_EDCA_8821C(x) | BIT_USTIME_EDCA_8821C(v))
  12574. /* 2 REG_ACKTO_CCK_8821C (ACK TIMEOUT REGISTER FOR CCK RATE) */
  12575. #define BIT_SHIFT_ACKTO_CCK_8821C 0
  12576. #define BIT_MASK_ACKTO_CCK_8821C 0xff
  12577. #define BIT_ACKTO_CCK_8821C(x) \
  12578. (((x) & BIT_MASK_ACKTO_CCK_8821C) << BIT_SHIFT_ACKTO_CCK_8821C)
  12579. #define BITS_ACKTO_CCK_8821C \
  12580. (BIT_MASK_ACKTO_CCK_8821C << BIT_SHIFT_ACKTO_CCK_8821C)
  12581. #define BIT_CLEAR_ACKTO_CCK_8821C(x) ((x) & (~BITS_ACKTO_CCK_8821C))
  12582. #define BIT_GET_ACKTO_CCK_8821C(x) \
  12583. (((x) >> BIT_SHIFT_ACKTO_CCK_8821C) & BIT_MASK_ACKTO_CCK_8821C)
  12584. #define BIT_SET_ACKTO_CCK_8821C(x, v) \
  12585. (BIT_CLEAR_ACKTO_CCK_8821C(x) | BIT_ACKTO_CCK_8821C(v))
  12586. /* 2 REG_MAC_SPEC_SIFS_8821C (SPECIFICATION SIFS REGISTER) */
  12587. #define BIT_SHIFT_SPEC_SIFS_OFDM_8821C 8
  12588. #define BIT_MASK_SPEC_SIFS_OFDM_8821C 0xff
  12589. #define BIT_SPEC_SIFS_OFDM_8821C(x) \
  12590. (((x) & BIT_MASK_SPEC_SIFS_OFDM_8821C) \
  12591. << BIT_SHIFT_SPEC_SIFS_OFDM_8821C)
  12592. #define BITS_SPEC_SIFS_OFDM_8821C \
  12593. (BIT_MASK_SPEC_SIFS_OFDM_8821C << BIT_SHIFT_SPEC_SIFS_OFDM_8821C)
  12594. #define BIT_CLEAR_SPEC_SIFS_OFDM_8821C(x) ((x) & (~BITS_SPEC_SIFS_OFDM_8821C))
  12595. #define BIT_GET_SPEC_SIFS_OFDM_8821C(x) \
  12596. (((x) >> BIT_SHIFT_SPEC_SIFS_OFDM_8821C) & \
  12597. BIT_MASK_SPEC_SIFS_OFDM_8821C)
  12598. #define BIT_SET_SPEC_SIFS_OFDM_8821C(x, v) \
  12599. (BIT_CLEAR_SPEC_SIFS_OFDM_8821C(x) | BIT_SPEC_SIFS_OFDM_8821C(v))
  12600. #define BIT_SHIFT_SPEC_SIFS_CCK_8821C 0
  12601. #define BIT_MASK_SPEC_SIFS_CCK_8821C 0xff
  12602. #define BIT_SPEC_SIFS_CCK_8821C(x) \
  12603. (((x) & BIT_MASK_SPEC_SIFS_CCK_8821C) << BIT_SHIFT_SPEC_SIFS_CCK_8821C)
  12604. #define BITS_SPEC_SIFS_CCK_8821C \
  12605. (BIT_MASK_SPEC_SIFS_CCK_8821C << BIT_SHIFT_SPEC_SIFS_CCK_8821C)
  12606. #define BIT_CLEAR_SPEC_SIFS_CCK_8821C(x) ((x) & (~BITS_SPEC_SIFS_CCK_8821C))
  12607. #define BIT_GET_SPEC_SIFS_CCK_8821C(x) \
  12608. (((x) >> BIT_SHIFT_SPEC_SIFS_CCK_8821C) & BIT_MASK_SPEC_SIFS_CCK_8821C)
  12609. #define BIT_SET_SPEC_SIFS_CCK_8821C(x, v) \
  12610. (BIT_CLEAR_SPEC_SIFS_CCK_8821C(x) | BIT_SPEC_SIFS_CCK_8821C(v))
  12611. /* 2 REG_RESP_SIFS_CCK_8821C (RESPONSE SIFS FOR CCK REGISTER) */
  12612. #define BIT_SHIFT_SIFS_R2T_CCK_8821C 8
  12613. #define BIT_MASK_SIFS_R2T_CCK_8821C 0xff
  12614. #define BIT_SIFS_R2T_CCK_8821C(x) \
  12615. (((x) & BIT_MASK_SIFS_R2T_CCK_8821C) << BIT_SHIFT_SIFS_R2T_CCK_8821C)
  12616. #define BITS_SIFS_R2T_CCK_8821C \
  12617. (BIT_MASK_SIFS_R2T_CCK_8821C << BIT_SHIFT_SIFS_R2T_CCK_8821C)
  12618. #define BIT_CLEAR_SIFS_R2T_CCK_8821C(x) ((x) & (~BITS_SIFS_R2T_CCK_8821C))
  12619. #define BIT_GET_SIFS_R2T_CCK_8821C(x) \
  12620. (((x) >> BIT_SHIFT_SIFS_R2T_CCK_8821C) & BIT_MASK_SIFS_R2T_CCK_8821C)
  12621. #define BIT_SET_SIFS_R2T_CCK_8821C(x, v) \
  12622. (BIT_CLEAR_SIFS_R2T_CCK_8821C(x) | BIT_SIFS_R2T_CCK_8821C(v))
  12623. #define BIT_SHIFT_SIFS_T2T_CCK_8821C 0
  12624. #define BIT_MASK_SIFS_T2T_CCK_8821C 0xff
  12625. #define BIT_SIFS_T2T_CCK_8821C(x) \
  12626. (((x) & BIT_MASK_SIFS_T2T_CCK_8821C) << BIT_SHIFT_SIFS_T2T_CCK_8821C)
  12627. #define BITS_SIFS_T2T_CCK_8821C \
  12628. (BIT_MASK_SIFS_T2T_CCK_8821C << BIT_SHIFT_SIFS_T2T_CCK_8821C)
  12629. #define BIT_CLEAR_SIFS_T2T_CCK_8821C(x) ((x) & (~BITS_SIFS_T2T_CCK_8821C))
  12630. #define BIT_GET_SIFS_T2T_CCK_8821C(x) \
  12631. (((x) >> BIT_SHIFT_SIFS_T2T_CCK_8821C) & BIT_MASK_SIFS_T2T_CCK_8821C)
  12632. #define BIT_SET_SIFS_T2T_CCK_8821C(x, v) \
  12633. (BIT_CLEAR_SIFS_T2T_CCK_8821C(x) | BIT_SIFS_T2T_CCK_8821C(v))
  12634. /* 2 REG_RESP_SIFS_OFDM_8821C (RESPONSE SIFS FOR OFDM REGISTER) */
  12635. #define BIT_SHIFT_SIFS_R2T_OFDM_8821C 8
  12636. #define BIT_MASK_SIFS_R2T_OFDM_8821C 0xff
  12637. #define BIT_SIFS_R2T_OFDM_8821C(x) \
  12638. (((x) & BIT_MASK_SIFS_R2T_OFDM_8821C) << BIT_SHIFT_SIFS_R2T_OFDM_8821C)
  12639. #define BITS_SIFS_R2T_OFDM_8821C \
  12640. (BIT_MASK_SIFS_R2T_OFDM_8821C << BIT_SHIFT_SIFS_R2T_OFDM_8821C)
  12641. #define BIT_CLEAR_SIFS_R2T_OFDM_8821C(x) ((x) & (~BITS_SIFS_R2T_OFDM_8821C))
  12642. #define BIT_GET_SIFS_R2T_OFDM_8821C(x) \
  12643. (((x) >> BIT_SHIFT_SIFS_R2T_OFDM_8821C) & BIT_MASK_SIFS_R2T_OFDM_8821C)
  12644. #define BIT_SET_SIFS_R2T_OFDM_8821C(x, v) \
  12645. (BIT_CLEAR_SIFS_R2T_OFDM_8821C(x) | BIT_SIFS_R2T_OFDM_8821C(v))
  12646. #define BIT_SHIFT_SIFS_T2T_OFDM_8821C 0
  12647. #define BIT_MASK_SIFS_T2T_OFDM_8821C 0xff
  12648. #define BIT_SIFS_T2T_OFDM_8821C(x) \
  12649. (((x) & BIT_MASK_SIFS_T2T_OFDM_8821C) << BIT_SHIFT_SIFS_T2T_OFDM_8821C)
  12650. #define BITS_SIFS_T2T_OFDM_8821C \
  12651. (BIT_MASK_SIFS_T2T_OFDM_8821C << BIT_SHIFT_SIFS_T2T_OFDM_8821C)
  12652. #define BIT_CLEAR_SIFS_T2T_OFDM_8821C(x) ((x) & (~BITS_SIFS_T2T_OFDM_8821C))
  12653. #define BIT_GET_SIFS_T2T_OFDM_8821C(x) \
  12654. (((x) >> BIT_SHIFT_SIFS_T2T_OFDM_8821C) & BIT_MASK_SIFS_T2T_OFDM_8821C)
  12655. #define BIT_SET_SIFS_T2T_OFDM_8821C(x, v) \
  12656. (BIT_CLEAR_SIFS_T2T_OFDM_8821C(x) | BIT_SIFS_T2T_OFDM_8821C(v))
  12657. /* 2 REG_ACKTO_8821C (ACK TIMEOUT REGISTER) */
  12658. #define BIT_SHIFT_ACKTO_8821C 0
  12659. #define BIT_MASK_ACKTO_8821C 0xff
  12660. #define BIT_ACKTO_8821C(x) \
  12661. (((x) & BIT_MASK_ACKTO_8821C) << BIT_SHIFT_ACKTO_8821C)
  12662. #define BITS_ACKTO_8821C (BIT_MASK_ACKTO_8821C << BIT_SHIFT_ACKTO_8821C)
  12663. #define BIT_CLEAR_ACKTO_8821C(x) ((x) & (~BITS_ACKTO_8821C))
  12664. #define BIT_GET_ACKTO_8821C(x) \
  12665. (((x) >> BIT_SHIFT_ACKTO_8821C) & BIT_MASK_ACKTO_8821C)
  12666. #define BIT_SET_ACKTO_8821C(x, v) \
  12667. (BIT_CLEAR_ACKTO_8821C(x) | BIT_ACKTO_8821C(v))
  12668. /* 2 REG_CTS2TO_8821C (CTS2 TIMEOUT REGISTER) */
  12669. #define BIT_SHIFT_CTS2TO_8821C 0
  12670. #define BIT_MASK_CTS2TO_8821C 0xff
  12671. #define BIT_CTS2TO_8821C(x) \
  12672. (((x) & BIT_MASK_CTS2TO_8821C) << BIT_SHIFT_CTS2TO_8821C)
  12673. #define BITS_CTS2TO_8821C (BIT_MASK_CTS2TO_8821C << BIT_SHIFT_CTS2TO_8821C)
  12674. #define BIT_CLEAR_CTS2TO_8821C(x) ((x) & (~BITS_CTS2TO_8821C))
  12675. #define BIT_GET_CTS2TO_8821C(x) \
  12676. (((x) >> BIT_SHIFT_CTS2TO_8821C) & BIT_MASK_CTS2TO_8821C)
  12677. #define BIT_SET_CTS2TO_8821C(x, v) \
  12678. (BIT_CLEAR_CTS2TO_8821C(x) | BIT_CTS2TO_8821C(v))
  12679. /* 2 REG_EIFS_8821C (EIFS REGISTER) */
  12680. #define BIT_SHIFT_EIFS_8821C 0
  12681. #define BIT_MASK_EIFS_8821C 0xffff
  12682. #define BIT_EIFS_8821C(x) (((x) & BIT_MASK_EIFS_8821C) << BIT_SHIFT_EIFS_8821C)
  12683. #define BITS_EIFS_8821C (BIT_MASK_EIFS_8821C << BIT_SHIFT_EIFS_8821C)
  12684. #define BIT_CLEAR_EIFS_8821C(x) ((x) & (~BITS_EIFS_8821C))
  12685. #define BIT_GET_EIFS_8821C(x) \
  12686. (((x) >> BIT_SHIFT_EIFS_8821C) & BIT_MASK_EIFS_8821C)
  12687. #define BIT_SET_EIFS_8821C(x, v) (BIT_CLEAR_EIFS_8821C(x) | BIT_EIFS_8821C(v))
  12688. /* 2 REG_RPFM_MAP0_8821C */
  12689. #define BIT_MGT_RPFM15EN_8821C BIT(15)
  12690. #define BIT_MGT_RPFM14EN_8821C BIT(14)
  12691. #define BIT_MGT_RPFM13EN_8821C BIT(13)
  12692. #define BIT_MGT_RPFM12EN_8821C BIT(12)
  12693. #define BIT_MGT_RPFM11EN_8821C BIT(11)
  12694. #define BIT_MGT_RPFM10EN_8821C BIT(10)
  12695. #define BIT_MGT_RPFM9EN_8821C BIT(9)
  12696. #define BIT_MGT_RPFM8EN_8821C BIT(8)
  12697. #define BIT_MGT_RPFM7EN_8821C BIT(7)
  12698. #define BIT_MGT_RPFM6EN_8821C BIT(6)
  12699. #define BIT_MGT_RPFM5EN_8821C BIT(5)
  12700. #define BIT_MGT_RPFM4EN_8821C BIT(4)
  12701. #define BIT_MGT_RPFM3EN_8821C BIT(3)
  12702. #define BIT_MGT_RPFM2EN_8821C BIT(2)
  12703. #define BIT_MGT_RPFM1EN_8821C BIT(1)
  12704. #define BIT_MGT_RPFM0EN_8821C BIT(0)
  12705. /* 2 REG_RPFM_MAP1_V1_8821C */
  12706. #define BIT_DATA_RPFM15EN_8821C BIT(15)
  12707. #define BIT_DATA_RPFM14EN_8821C BIT(14)
  12708. #define BIT_DATA_RPFM13EN_8821C BIT(13)
  12709. #define BIT_DATA_RPFM12EN_8821C BIT(12)
  12710. #define BIT_DATA_RPFM11EN_8821C BIT(11)
  12711. #define BIT_DATA_RPFM10EN_8821C BIT(10)
  12712. #define BIT_DATA_RPFM9EN_8821C BIT(9)
  12713. #define BIT_DATA_RPFM8EN_8821C BIT(8)
  12714. #define BIT_DATA_RPFM7EN_8821C BIT(7)
  12715. #define BIT_DATA_RPFM6EN_8821C BIT(6)
  12716. #define BIT_DATA_RPFM5EN_8821C BIT(5)
  12717. #define BIT_DATA_RPFM4EN_8821C BIT(4)
  12718. #define BIT_DATA_RPFM3EN_8821C BIT(3)
  12719. #define BIT_DATA_RPFM2EN_8821C BIT(2)
  12720. #define BIT_DATA_RPFM1EN_8821C BIT(1)
  12721. #define BIT_DATA_RPFM0EN_8821C BIT(0)
  12722. /* 2 REG_RPFM_CAM_CMD_8821C (RX PAYLOAD FRAME MASK CAM COMMAND REGISTER) */
  12723. #define BIT_RPFM_CAM_POLLING_8821C BIT(31)
  12724. #define BIT_RPFM_CAM_CLR_8821C BIT(30)
  12725. #define BIT_RPFM_CAM_WE_8821C BIT(16)
  12726. #define BIT_SHIFT_RPFM_CAM_ADDR_8821C 0
  12727. #define BIT_MASK_RPFM_CAM_ADDR_8821C 0x7f
  12728. #define BIT_RPFM_CAM_ADDR_8821C(x) \
  12729. (((x) & BIT_MASK_RPFM_CAM_ADDR_8821C) << BIT_SHIFT_RPFM_CAM_ADDR_8821C)
  12730. #define BITS_RPFM_CAM_ADDR_8821C \
  12731. (BIT_MASK_RPFM_CAM_ADDR_8821C << BIT_SHIFT_RPFM_CAM_ADDR_8821C)
  12732. #define BIT_CLEAR_RPFM_CAM_ADDR_8821C(x) ((x) & (~BITS_RPFM_CAM_ADDR_8821C))
  12733. #define BIT_GET_RPFM_CAM_ADDR_8821C(x) \
  12734. (((x) >> BIT_SHIFT_RPFM_CAM_ADDR_8821C) & BIT_MASK_RPFM_CAM_ADDR_8821C)
  12735. #define BIT_SET_RPFM_CAM_ADDR_8821C(x, v) \
  12736. (BIT_CLEAR_RPFM_CAM_ADDR_8821C(x) | BIT_RPFM_CAM_ADDR_8821C(v))
  12737. /* 2 REG_RPFM_CAM_RWD_8821C (ACK TIMEOUT REGISTER) */
  12738. #define BIT_SHIFT_RPFM_CAM_RWD_8821C 0
  12739. #define BIT_MASK_RPFM_CAM_RWD_8821C 0xffffffffL
  12740. #define BIT_RPFM_CAM_RWD_8821C(x) \
  12741. (((x) & BIT_MASK_RPFM_CAM_RWD_8821C) << BIT_SHIFT_RPFM_CAM_RWD_8821C)
  12742. #define BITS_RPFM_CAM_RWD_8821C \
  12743. (BIT_MASK_RPFM_CAM_RWD_8821C << BIT_SHIFT_RPFM_CAM_RWD_8821C)
  12744. #define BIT_CLEAR_RPFM_CAM_RWD_8821C(x) ((x) & (~BITS_RPFM_CAM_RWD_8821C))
  12745. #define BIT_GET_RPFM_CAM_RWD_8821C(x) \
  12746. (((x) >> BIT_SHIFT_RPFM_CAM_RWD_8821C) & BIT_MASK_RPFM_CAM_RWD_8821C)
  12747. #define BIT_SET_RPFM_CAM_RWD_8821C(x, v) \
  12748. (BIT_CLEAR_RPFM_CAM_RWD_8821C(x) | BIT_RPFM_CAM_RWD_8821C(v))
  12749. /* 2 REG_NAV_CTRL_8821C (NAV CONTROL REGISTER) */
  12750. #define BIT_SHIFT_NAV_UPPER_8821C 16
  12751. #define BIT_MASK_NAV_UPPER_8821C 0xff
  12752. #define BIT_NAV_UPPER_8821C(x) \
  12753. (((x) & BIT_MASK_NAV_UPPER_8821C) << BIT_SHIFT_NAV_UPPER_8821C)
  12754. #define BITS_NAV_UPPER_8821C \
  12755. (BIT_MASK_NAV_UPPER_8821C << BIT_SHIFT_NAV_UPPER_8821C)
  12756. #define BIT_CLEAR_NAV_UPPER_8821C(x) ((x) & (~BITS_NAV_UPPER_8821C))
  12757. #define BIT_GET_NAV_UPPER_8821C(x) \
  12758. (((x) >> BIT_SHIFT_NAV_UPPER_8821C) & BIT_MASK_NAV_UPPER_8821C)
  12759. #define BIT_SET_NAV_UPPER_8821C(x, v) \
  12760. (BIT_CLEAR_NAV_UPPER_8821C(x) | BIT_NAV_UPPER_8821C(v))
  12761. #define BIT_SHIFT_RXMYRTS_NAV_8821C 8
  12762. #define BIT_MASK_RXMYRTS_NAV_8821C 0xf
  12763. #define BIT_RXMYRTS_NAV_8821C(x) \
  12764. (((x) & BIT_MASK_RXMYRTS_NAV_8821C) << BIT_SHIFT_RXMYRTS_NAV_8821C)
  12765. #define BITS_RXMYRTS_NAV_8821C \
  12766. (BIT_MASK_RXMYRTS_NAV_8821C << BIT_SHIFT_RXMYRTS_NAV_8821C)
  12767. #define BIT_CLEAR_RXMYRTS_NAV_8821C(x) ((x) & (~BITS_RXMYRTS_NAV_8821C))
  12768. #define BIT_GET_RXMYRTS_NAV_8821C(x) \
  12769. (((x) >> BIT_SHIFT_RXMYRTS_NAV_8821C) & BIT_MASK_RXMYRTS_NAV_8821C)
  12770. #define BIT_SET_RXMYRTS_NAV_8821C(x, v) \
  12771. (BIT_CLEAR_RXMYRTS_NAV_8821C(x) | BIT_RXMYRTS_NAV_8821C(v))
  12772. #define BIT_SHIFT_RTSRST_8821C 0
  12773. #define BIT_MASK_RTSRST_8821C 0xff
  12774. #define BIT_RTSRST_8821C(x) \
  12775. (((x) & BIT_MASK_RTSRST_8821C) << BIT_SHIFT_RTSRST_8821C)
  12776. #define BITS_RTSRST_8821C (BIT_MASK_RTSRST_8821C << BIT_SHIFT_RTSRST_8821C)
  12777. #define BIT_CLEAR_RTSRST_8821C(x) ((x) & (~BITS_RTSRST_8821C))
  12778. #define BIT_GET_RTSRST_8821C(x) \
  12779. (((x) >> BIT_SHIFT_RTSRST_8821C) & BIT_MASK_RTSRST_8821C)
  12780. #define BIT_SET_RTSRST_8821C(x, v) \
  12781. (BIT_CLEAR_RTSRST_8821C(x) | BIT_RTSRST_8821C(v))
  12782. /* 2 REG_BACAMCMD_8821C (BLOCK ACK CAM COMMAND REGISTER) */
  12783. #define BIT_BACAM_POLL_8821C BIT(31)
  12784. #define BIT_BACAM_RST_8821C BIT(17)
  12785. #define BIT_BACAM_RW_8821C BIT(16)
  12786. #define BIT_SHIFT_TXSBM_8821C 14
  12787. #define BIT_MASK_TXSBM_8821C 0x3
  12788. #define BIT_TXSBM_8821C(x) \
  12789. (((x) & BIT_MASK_TXSBM_8821C) << BIT_SHIFT_TXSBM_8821C)
  12790. #define BITS_TXSBM_8821C (BIT_MASK_TXSBM_8821C << BIT_SHIFT_TXSBM_8821C)
  12791. #define BIT_CLEAR_TXSBM_8821C(x) ((x) & (~BITS_TXSBM_8821C))
  12792. #define BIT_GET_TXSBM_8821C(x) \
  12793. (((x) >> BIT_SHIFT_TXSBM_8821C) & BIT_MASK_TXSBM_8821C)
  12794. #define BIT_SET_TXSBM_8821C(x, v) \
  12795. (BIT_CLEAR_TXSBM_8821C(x) | BIT_TXSBM_8821C(v))
  12796. #define BIT_SHIFT_BACAM_ADDR_8821C 0
  12797. #define BIT_MASK_BACAM_ADDR_8821C 0x3f
  12798. #define BIT_BACAM_ADDR_8821C(x) \
  12799. (((x) & BIT_MASK_BACAM_ADDR_8821C) << BIT_SHIFT_BACAM_ADDR_8821C)
  12800. #define BITS_BACAM_ADDR_8821C \
  12801. (BIT_MASK_BACAM_ADDR_8821C << BIT_SHIFT_BACAM_ADDR_8821C)
  12802. #define BIT_CLEAR_BACAM_ADDR_8821C(x) ((x) & (~BITS_BACAM_ADDR_8821C))
  12803. #define BIT_GET_BACAM_ADDR_8821C(x) \
  12804. (((x) >> BIT_SHIFT_BACAM_ADDR_8821C) & BIT_MASK_BACAM_ADDR_8821C)
  12805. #define BIT_SET_BACAM_ADDR_8821C(x, v) \
  12806. (BIT_CLEAR_BACAM_ADDR_8821C(x) | BIT_BACAM_ADDR_8821C(v))
  12807. /* 2 REG_BACAMCONTENT_8821C (BLOCK ACK CAM CONTENT REGISTER) */
  12808. #define BIT_SHIFT_BA_CONTENT_L_8821C 0
  12809. #define BIT_MASK_BA_CONTENT_L_8821C 0xffffffffL
  12810. #define BIT_BA_CONTENT_L_8821C(x) \
  12811. (((x) & BIT_MASK_BA_CONTENT_L_8821C) << BIT_SHIFT_BA_CONTENT_L_8821C)
  12812. #define BITS_BA_CONTENT_L_8821C \
  12813. (BIT_MASK_BA_CONTENT_L_8821C << BIT_SHIFT_BA_CONTENT_L_8821C)
  12814. #define BIT_CLEAR_BA_CONTENT_L_8821C(x) ((x) & (~BITS_BA_CONTENT_L_8821C))
  12815. #define BIT_GET_BA_CONTENT_L_8821C(x) \
  12816. (((x) >> BIT_SHIFT_BA_CONTENT_L_8821C) & BIT_MASK_BA_CONTENT_L_8821C)
  12817. #define BIT_SET_BA_CONTENT_L_8821C(x, v) \
  12818. (BIT_CLEAR_BA_CONTENT_L_8821C(x) | BIT_BA_CONTENT_L_8821C(v))
  12819. /* 2 REG_BACAMCONTENT_H_8821C (BLOCK ACK CAM CONTENT REGISTER) */
  12820. #define BIT_SHIFT_BA_CONTENT_H_8821C 0
  12821. #define BIT_MASK_BA_CONTENT_H_8821C 0xffffffffL
  12822. #define BIT_BA_CONTENT_H_8821C(x) \
  12823. (((x) & BIT_MASK_BA_CONTENT_H_8821C) << BIT_SHIFT_BA_CONTENT_H_8821C)
  12824. #define BITS_BA_CONTENT_H_8821C \
  12825. (BIT_MASK_BA_CONTENT_H_8821C << BIT_SHIFT_BA_CONTENT_H_8821C)
  12826. #define BIT_CLEAR_BA_CONTENT_H_8821C(x) ((x) & (~BITS_BA_CONTENT_H_8821C))
  12827. #define BIT_GET_BA_CONTENT_H_8821C(x) \
  12828. (((x) >> BIT_SHIFT_BA_CONTENT_H_8821C) & BIT_MASK_BA_CONTENT_H_8821C)
  12829. #define BIT_SET_BA_CONTENT_H_8821C(x, v) \
  12830. (BIT_CLEAR_BA_CONTENT_H_8821C(x) | BIT_BA_CONTENT_H_8821C(v))
  12831. /* 2 REG_LBDLY_8821C (LOOPBACK DELAY REGISTER) */
  12832. #define BIT_SHIFT_LBDLY_8821C 0
  12833. #define BIT_MASK_LBDLY_8821C 0x1f
  12834. #define BIT_LBDLY_8821C(x) \
  12835. (((x) & BIT_MASK_LBDLY_8821C) << BIT_SHIFT_LBDLY_8821C)
  12836. #define BITS_LBDLY_8821C (BIT_MASK_LBDLY_8821C << BIT_SHIFT_LBDLY_8821C)
  12837. #define BIT_CLEAR_LBDLY_8821C(x) ((x) & (~BITS_LBDLY_8821C))
  12838. #define BIT_GET_LBDLY_8821C(x) \
  12839. (((x) >> BIT_SHIFT_LBDLY_8821C) & BIT_MASK_LBDLY_8821C)
  12840. #define BIT_SET_LBDLY_8821C(x, v) \
  12841. (BIT_CLEAR_LBDLY_8821C(x) | BIT_LBDLY_8821C(v))
  12842. /* 2 REG_WMAC_BACAM_RPMEN_8821C */
  12843. #define BIT_SHIFT_BITMAP_SSNBK_COUNTER_8821C 2
  12844. #define BIT_MASK_BITMAP_SSNBK_COUNTER_8821C 0x3f
  12845. #define BIT_BITMAP_SSNBK_COUNTER_8821C(x) \
  12846. (((x) & BIT_MASK_BITMAP_SSNBK_COUNTER_8821C) \
  12847. << BIT_SHIFT_BITMAP_SSNBK_COUNTER_8821C)
  12848. #define BITS_BITMAP_SSNBK_COUNTER_8821C \
  12849. (BIT_MASK_BITMAP_SSNBK_COUNTER_8821C \
  12850. << BIT_SHIFT_BITMAP_SSNBK_COUNTER_8821C)
  12851. #define BIT_CLEAR_BITMAP_SSNBK_COUNTER_8821C(x) \
  12852. ((x) & (~BITS_BITMAP_SSNBK_COUNTER_8821C))
  12853. #define BIT_GET_BITMAP_SSNBK_COUNTER_8821C(x) \
  12854. (((x) >> BIT_SHIFT_BITMAP_SSNBK_COUNTER_8821C) & \
  12855. BIT_MASK_BITMAP_SSNBK_COUNTER_8821C)
  12856. #define BIT_SET_BITMAP_SSNBK_COUNTER_8821C(x, v) \
  12857. (BIT_CLEAR_BITMAP_SSNBK_COUNTER_8821C(x) | \
  12858. BIT_BITMAP_SSNBK_COUNTER_8821C(v))
  12859. #define BIT_BITMAP_EN_8821C BIT(1)
  12860. #define BIT_WMAC_BACAM_RPMEN_8821C BIT(0)
  12861. /* 2 REG_TX_RX_8821C STATUS */
  12862. #define BIT_SHIFT_RXPKT_TYPE_8821C 2
  12863. #define BIT_MASK_RXPKT_TYPE_8821C 0x3f
  12864. #define BIT_RXPKT_TYPE_8821C(x) \
  12865. (((x) & BIT_MASK_RXPKT_TYPE_8821C) << BIT_SHIFT_RXPKT_TYPE_8821C)
  12866. #define BITS_RXPKT_TYPE_8821C \
  12867. (BIT_MASK_RXPKT_TYPE_8821C << BIT_SHIFT_RXPKT_TYPE_8821C)
  12868. #define BIT_CLEAR_RXPKT_TYPE_8821C(x) ((x) & (~BITS_RXPKT_TYPE_8821C))
  12869. #define BIT_GET_RXPKT_TYPE_8821C(x) \
  12870. (((x) >> BIT_SHIFT_RXPKT_TYPE_8821C) & BIT_MASK_RXPKT_TYPE_8821C)
  12871. #define BIT_SET_RXPKT_TYPE_8821C(x, v) \
  12872. (BIT_CLEAR_RXPKT_TYPE_8821C(x) | BIT_RXPKT_TYPE_8821C(v))
  12873. #define BIT_TXACT_IND_8821C BIT(1)
  12874. #define BIT_RXACT_IND_8821C BIT(0)
  12875. /* 2 REG_WMAC_BITMAP_CTL_8821C */
  12876. #define BIT_BITMAP_VO_8821C BIT(7)
  12877. #define BIT_BITMAP_VI_8821C BIT(6)
  12878. #define BIT_BITMAP_BE_8821C BIT(5)
  12879. #define BIT_BITMAP_BK_8821C BIT(4)
  12880. #define BIT_SHIFT_BITMAP_CONDITION_8821C 2
  12881. #define BIT_MASK_BITMAP_CONDITION_8821C 0x3
  12882. #define BIT_BITMAP_CONDITION_8821C(x) \
  12883. (((x) & BIT_MASK_BITMAP_CONDITION_8821C) \
  12884. << BIT_SHIFT_BITMAP_CONDITION_8821C)
  12885. #define BITS_BITMAP_CONDITION_8821C \
  12886. (BIT_MASK_BITMAP_CONDITION_8821C << BIT_SHIFT_BITMAP_CONDITION_8821C)
  12887. #define BIT_CLEAR_BITMAP_CONDITION_8821C(x) \
  12888. ((x) & (~BITS_BITMAP_CONDITION_8821C))
  12889. #define BIT_GET_BITMAP_CONDITION_8821C(x) \
  12890. (((x) >> BIT_SHIFT_BITMAP_CONDITION_8821C) & \
  12891. BIT_MASK_BITMAP_CONDITION_8821C)
  12892. #define BIT_SET_BITMAP_CONDITION_8821C(x, v) \
  12893. (BIT_CLEAR_BITMAP_CONDITION_8821C(x) | BIT_BITMAP_CONDITION_8821C(v))
  12894. #define BIT_BITMAP_SSNBK_COUNTER_CLR_8821C BIT(1)
  12895. #define BIT_BITMAP_FORCE_8821C BIT(0)
  12896. /* 2 REG_RXERR_RPT_8821C (RX ERROR REPORT REGISTER) */
  12897. #define BIT_SHIFT_RXERR_RPT_SEL_V1_3_0_8821C 28
  12898. #define BIT_MASK_RXERR_RPT_SEL_V1_3_0_8821C 0xf
  12899. #define BIT_RXERR_RPT_SEL_V1_3_0_8821C(x) \
  12900. (((x) & BIT_MASK_RXERR_RPT_SEL_V1_3_0_8821C) \
  12901. << BIT_SHIFT_RXERR_RPT_SEL_V1_3_0_8821C)
  12902. #define BITS_RXERR_RPT_SEL_V1_3_0_8821C \
  12903. (BIT_MASK_RXERR_RPT_SEL_V1_3_0_8821C \
  12904. << BIT_SHIFT_RXERR_RPT_SEL_V1_3_0_8821C)
  12905. #define BIT_CLEAR_RXERR_RPT_SEL_V1_3_0_8821C(x) \
  12906. ((x) & (~BITS_RXERR_RPT_SEL_V1_3_0_8821C))
  12907. #define BIT_GET_RXERR_RPT_SEL_V1_3_0_8821C(x) \
  12908. (((x) >> BIT_SHIFT_RXERR_RPT_SEL_V1_3_0_8821C) & \
  12909. BIT_MASK_RXERR_RPT_SEL_V1_3_0_8821C)
  12910. #define BIT_SET_RXERR_RPT_SEL_V1_3_0_8821C(x, v) \
  12911. (BIT_CLEAR_RXERR_RPT_SEL_V1_3_0_8821C(x) | \
  12912. BIT_RXERR_RPT_SEL_V1_3_0_8821C(v))
  12913. #define BIT_RXERR_RPT_RST_8821C BIT(27)
  12914. #define BIT_RXERR_RPT_SEL_V1_4_8821C BIT(26)
  12915. #define BIT_W1S_8821C BIT(23)
  12916. #define BIT_UD_SELECT_BSSID_8821C BIT(22)
  12917. #define BIT_SHIFT_UD_SUB_TYPE_8821C 18
  12918. #define BIT_MASK_UD_SUB_TYPE_8821C 0xf
  12919. #define BIT_UD_SUB_TYPE_8821C(x) \
  12920. (((x) & BIT_MASK_UD_SUB_TYPE_8821C) << BIT_SHIFT_UD_SUB_TYPE_8821C)
  12921. #define BITS_UD_SUB_TYPE_8821C \
  12922. (BIT_MASK_UD_SUB_TYPE_8821C << BIT_SHIFT_UD_SUB_TYPE_8821C)
  12923. #define BIT_CLEAR_UD_SUB_TYPE_8821C(x) ((x) & (~BITS_UD_SUB_TYPE_8821C))
  12924. #define BIT_GET_UD_SUB_TYPE_8821C(x) \
  12925. (((x) >> BIT_SHIFT_UD_SUB_TYPE_8821C) & BIT_MASK_UD_SUB_TYPE_8821C)
  12926. #define BIT_SET_UD_SUB_TYPE_8821C(x, v) \
  12927. (BIT_CLEAR_UD_SUB_TYPE_8821C(x) | BIT_UD_SUB_TYPE_8821C(v))
  12928. #define BIT_SHIFT_UD_TYPE_8821C 16
  12929. #define BIT_MASK_UD_TYPE_8821C 0x3
  12930. #define BIT_UD_TYPE_8821C(x) \
  12931. (((x) & BIT_MASK_UD_TYPE_8821C) << BIT_SHIFT_UD_TYPE_8821C)
  12932. #define BITS_UD_TYPE_8821C (BIT_MASK_UD_TYPE_8821C << BIT_SHIFT_UD_TYPE_8821C)
  12933. #define BIT_CLEAR_UD_TYPE_8821C(x) ((x) & (~BITS_UD_TYPE_8821C))
  12934. #define BIT_GET_UD_TYPE_8821C(x) \
  12935. (((x) >> BIT_SHIFT_UD_TYPE_8821C) & BIT_MASK_UD_TYPE_8821C)
  12936. #define BIT_SET_UD_TYPE_8821C(x, v) \
  12937. (BIT_CLEAR_UD_TYPE_8821C(x) | BIT_UD_TYPE_8821C(v))
  12938. #define BIT_SHIFT_RPT_COUNTER_8821C 0
  12939. #define BIT_MASK_RPT_COUNTER_8821C 0xffff
  12940. #define BIT_RPT_COUNTER_8821C(x) \
  12941. (((x) & BIT_MASK_RPT_COUNTER_8821C) << BIT_SHIFT_RPT_COUNTER_8821C)
  12942. #define BITS_RPT_COUNTER_8821C \
  12943. (BIT_MASK_RPT_COUNTER_8821C << BIT_SHIFT_RPT_COUNTER_8821C)
  12944. #define BIT_CLEAR_RPT_COUNTER_8821C(x) ((x) & (~BITS_RPT_COUNTER_8821C))
  12945. #define BIT_GET_RPT_COUNTER_8821C(x) \
  12946. (((x) >> BIT_SHIFT_RPT_COUNTER_8821C) & BIT_MASK_RPT_COUNTER_8821C)
  12947. #define BIT_SET_RPT_COUNTER_8821C(x, v) \
  12948. (BIT_CLEAR_RPT_COUNTER_8821C(x) | BIT_RPT_COUNTER_8821C(v))
  12949. /* 2 REG_WMAC_TRXPTCL_CTL_8821C (WMAC TX/RX PROTOCOL CONTROL REGISTER) */
  12950. #define BIT_EN_TXCTS_INTXOP_8821C BIT(32)
  12951. #define BIT_BLK_EDCA_BBSLP_8821C BIT(31)
  12952. #define BIT_BLK_EDCA_BBSBY_8821C BIT(30)
  12953. #define BIT_ACKTO_BLOCK_SCH_EN_8821C BIT(27)
  12954. #define BIT_EIFS_BLOCK_SCH_EN_8821C BIT(26)
  12955. #define BIT_PLCPCHK_RST_EIFS_8821C BIT(25)
  12956. #define BIT_CCA_RST_EIFS_8821C BIT(24)
  12957. #define BIT_DIS_UPD_MYRXPKTNAV_8821C BIT(23)
  12958. #define BIT_EARLY_TXBA_8821C BIT(22)
  12959. #define BIT_SHIFT_RESP_CHNBUSY_8821C 20
  12960. #define BIT_MASK_RESP_CHNBUSY_8821C 0x3
  12961. #define BIT_RESP_CHNBUSY_8821C(x) \
  12962. (((x) & BIT_MASK_RESP_CHNBUSY_8821C) << BIT_SHIFT_RESP_CHNBUSY_8821C)
  12963. #define BITS_RESP_CHNBUSY_8821C \
  12964. (BIT_MASK_RESP_CHNBUSY_8821C << BIT_SHIFT_RESP_CHNBUSY_8821C)
  12965. #define BIT_CLEAR_RESP_CHNBUSY_8821C(x) ((x) & (~BITS_RESP_CHNBUSY_8821C))
  12966. #define BIT_GET_RESP_CHNBUSY_8821C(x) \
  12967. (((x) >> BIT_SHIFT_RESP_CHNBUSY_8821C) & BIT_MASK_RESP_CHNBUSY_8821C)
  12968. #define BIT_SET_RESP_CHNBUSY_8821C(x, v) \
  12969. (BIT_CLEAR_RESP_CHNBUSY_8821C(x) | BIT_RESP_CHNBUSY_8821C(v))
  12970. #define BIT_RESP_DCTS_EN_8821C BIT(19)
  12971. #define BIT_RESP_DCFE_EN_8821C BIT(18)
  12972. #define BIT_RESP_SPLCPEN_8821C BIT(17)
  12973. #define BIT_RESP_SGIEN_8821C BIT(16)
  12974. #define BIT_RESP_LDPC_EN_8821C BIT(15)
  12975. #define BIT_DIS_RESP_ACKINCCA_8821C BIT(14)
  12976. #define BIT_DIS_RESP_CTSINCCA_8821C BIT(13)
  12977. #define BIT_SHIFT_R_WMAC_SECOND_CCA_TIMER_8821C 10
  12978. #define BIT_MASK_R_WMAC_SECOND_CCA_TIMER_8821C 0x7
  12979. #define BIT_R_WMAC_SECOND_CCA_TIMER_8821C(x) \
  12980. (((x) & BIT_MASK_R_WMAC_SECOND_CCA_TIMER_8821C) \
  12981. << BIT_SHIFT_R_WMAC_SECOND_CCA_TIMER_8821C)
  12982. #define BITS_R_WMAC_SECOND_CCA_TIMER_8821C \
  12983. (BIT_MASK_R_WMAC_SECOND_CCA_TIMER_8821C \
  12984. << BIT_SHIFT_R_WMAC_SECOND_CCA_TIMER_8821C)
  12985. #define BIT_CLEAR_R_WMAC_SECOND_CCA_TIMER_8821C(x) \
  12986. ((x) & (~BITS_R_WMAC_SECOND_CCA_TIMER_8821C))
  12987. #define BIT_GET_R_WMAC_SECOND_CCA_TIMER_8821C(x) \
  12988. (((x) >> BIT_SHIFT_R_WMAC_SECOND_CCA_TIMER_8821C) & \
  12989. BIT_MASK_R_WMAC_SECOND_CCA_TIMER_8821C)
  12990. #define BIT_SET_R_WMAC_SECOND_CCA_TIMER_8821C(x, v) \
  12991. (BIT_CLEAR_R_WMAC_SECOND_CCA_TIMER_8821C(x) | \
  12992. BIT_R_WMAC_SECOND_CCA_TIMER_8821C(v))
  12993. #define BIT_SHIFT_RFMOD_8821C 7
  12994. #define BIT_MASK_RFMOD_8821C 0x3
  12995. #define BIT_RFMOD_8821C(x) \
  12996. (((x) & BIT_MASK_RFMOD_8821C) << BIT_SHIFT_RFMOD_8821C)
  12997. #define BITS_RFMOD_8821C (BIT_MASK_RFMOD_8821C << BIT_SHIFT_RFMOD_8821C)
  12998. #define BIT_CLEAR_RFMOD_8821C(x) ((x) & (~BITS_RFMOD_8821C))
  12999. #define BIT_GET_RFMOD_8821C(x) \
  13000. (((x) >> BIT_SHIFT_RFMOD_8821C) & BIT_MASK_RFMOD_8821C)
  13001. #define BIT_SET_RFMOD_8821C(x, v) \
  13002. (BIT_CLEAR_RFMOD_8821C(x) | BIT_RFMOD_8821C(v))
  13003. #define BIT_SHIFT_RESP_CTS_DYNBW_SEL_8821C 5
  13004. #define BIT_MASK_RESP_CTS_DYNBW_SEL_8821C 0x3
  13005. #define BIT_RESP_CTS_DYNBW_SEL_8821C(x) \
  13006. (((x) & BIT_MASK_RESP_CTS_DYNBW_SEL_8821C) \
  13007. << BIT_SHIFT_RESP_CTS_DYNBW_SEL_8821C)
  13008. #define BITS_RESP_CTS_DYNBW_SEL_8821C \
  13009. (BIT_MASK_RESP_CTS_DYNBW_SEL_8821C \
  13010. << BIT_SHIFT_RESP_CTS_DYNBW_SEL_8821C)
  13011. #define BIT_CLEAR_RESP_CTS_DYNBW_SEL_8821C(x) \
  13012. ((x) & (~BITS_RESP_CTS_DYNBW_SEL_8821C))
  13013. #define BIT_GET_RESP_CTS_DYNBW_SEL_8821C(x) \
  13014. (((x) >> BIT_SHIFT_RESP_CTS_DYNBW_SEL_8821C) & \
  13015. BIT_MASK_RESP_CTS_DYNBW_SEL_8821C)
  13016. #define BIT_SET_RESP_CTS_DYNBW_SEL_8821C(x, v) \
  13017. (BIT_CLEAR_RESP_CTS_DYNBW_SEL_8821C(x) | \
  13018. BIT_RESP_CTS_DYNBW_SEL_8821C(v))
  13019. #define BIT_DLY_TX_WAIT_RXANTSEL_8821C BIT(4)
  13020. #define BIT_TXRESP_BY_RXANTSEL_8821C BIT(3)
  13021. #define BIT_SHIFT_ORIG_DCTS_CHK_8821C 0
  13022. #define BIT_MASK_ORIG_DCTS_CHK_8821C 0x3
  13023. #define BIT_ORIG_DCTS_CHK_8821C(x) \
  13024. (((x) & BIT_MASK_ORIG_DCTS_CHK_8821C) << BIT_SHIFT_ORIG_DCTS_CHK_8821C)
  13025. #define BITS_ORIG_DCTS_CHK_8821C \
  13026. (BIT_MASK_ORIG_DCTS_CHK_8821C << BIT_SHIFT_ORIG_DCTS_CHK_8821C)
  13027. #define BIT_CLEAR_ORIG_DCTS_CHK_8821C(x) ((x) & (~BITS_ORIG_DCTS_CHK_8821C))
  13028. #define BIT_GET_ORIG_DCTS_CHK_8821C(x) \
  13029. (((x) >> BIT_SHIFT_ORIG_DCTS_CHK_8821C) & BIT_MASK_ORIG_DCTS_CHK_8821C)
  13030. #define BIT_SET_ORIG_DCTS_CHK_8821C(x, v) \
  13031. (BIT_CLEAR_ORIG_DCTS_CHK_8821C(x) | BIT_ORIG_DCTS_CHK_8821C(v))
  13032. /* 2 REG_WMAC_TRXPTCL_CTL_H_8821C */
  13033. #define BIT_SHIFT_ACKBA_TYPSEL_8821C 28
  13034. #define BIT_MASK_ACKBA_TYPSEL_8821C 0xf
  13035. #define BIT_ACKBA_TYPSEL_8821C(x) \
  13036. (((x) & BIT_MASK_ACKBA_TYPSEL_8821C) << BIT_SHIFT_ACKBA_TYPSEL_8821C)
  13037. #define BITS_ACKBA_TYPSEL_8821C \
  13038. (BIT_MASK_ACKBA_TYPSEL_8821C << BIT_SHIFT_ACKBA_TYPSEL_8821C)
  13039. #define BIT_CLEAR_ACKBA_TYPSEL_8821C(x) ((x) & (~BITS_ACKBA_TYPSEL_8821C))
  13040. #define BIT_GET_ACKBA_TYPSEL_8821C(x) \
  13041. (((x) >> BIT_SHIFT_ACKBA_TYPSEL_8821C) & BIT_MASK_ACKBA_TYPSEL_8821C)
  13042. #define BIT_SET_ACKBA_TYPSEL_8821C(x, v) \
  13043. (BIT_CLEAR_ACKBA_TYPSEL_8821C(x) | BIT_ACKBA_TYPSEL_8821C(v))
  13044. #define BIT_SHIFT_ACKBA_ACKPCHK_8821C 24
  13045. #define BIT_MASK_ACKBA_ACKPCHK_8821C 0xf
  13046. #define BIT_ACKBA_ACKPCHK_8821C(x) \
  13047. (((x) & BIT_MASK_ACKBA_ACKPCHK_8821C) << BIT_SHIFT_ACKBA_ACKPCHK_8821C)
  13048. #define BITS_ACKBA_ACKPCHK_8821C \
  13049. (BIT_MASK_ACKBA_ACKPCHK_8821C << BIT_SHIFT_ACKBA_ACKPCHK_8821C)
  13050. #define BIT_CLEAR_ACKBA_ACKPCHK_8821C(x) ((x) & (~BITS_ACKBA_ACKPCHK_8821C))
  13051. #define BIT_GET_ACKBA_ACKPCHK_8821C(x) \
  13052. (((x) >> BIT_SHIFT_ACKBA_ACKPCHK_8821C) & BIT_MASK_ACKBA_ACKPCHK_8821C)
  13053. #define BIT_SET_ACKBA_ACKPCHK_8821C(x, v) \
  13054. (BIT_CLEAR_ACKBA_ACKPCHK_8821C(x) | BIT_ACKBA_ACKPCHK_8821C(v))
  13055. #define BIT_SHIFT_ACKBAR_TYPESEL_8821C 16
  13056. #define BIT_MASK_ACKBAR_TYPESEL_8821C 0xff
  13057. #define BIT_ACKBAR_TYPESEL_8821C(x) \
  13058. (((x) & BIT_MASK_ACKBAR_TYPESEL_8821C) \
  13059. << BIT_SHIFT_ACKBAR_TYPESEL_8821C)
  13060. #define BITS_ACKBAR_TYPESEL_8821C \
  13061. (BIT_MASK_ACKBAR_TYPESEL_8821C << BIT_SHIFT_ACKBAR_TYPESEL_8821C)
  13062. #define BIT_CLEAR_ACKBAR_TYPESEL_8821C(x) ((x) & (~BITS_ACKBAR_TYPESEL_8821C))
  13063. #define BIT_GET_ACKBAR_TYPESEL_8821C(x) \
  13064. (((x) >> BIT_SHIFT_ACKBAR_TYPESEL_8821C) & \
  13065. BIT_MASK_ACKBAR_TYPESEL_8821C)
  13066. #define BIT_SET_ACKBAR_TYPESEL_8821C(x, v) \
  13067. (BIT_CLEAR_ACKBAR_TYPESEL_8821C(x) | BIT_ACKBAR_TYPESEL_8821C(v))
  13068. #define BIT_SHIFT_ACKBAR_ACKPCHK_8821C 12
  13069. #define BIT_MASK_ACKBAR_ACKPCHK_8821C 0xf
  13070. #define BIT_ACKBAR_ACKPCHK_8821C(x) \
  13071. (((x) & BIT_MASK_ACKBAR_ACKPCHK_8821C) \
  13072. << BIT_SHIFT_ACKBAR_ACKPCHK_8821C)
  13073. #define BITS_ACKBAR_ACKPCHK_8821C \
  13074. (BIT_MASK_ACKBAR_ACKPCHK_8821C << BIT_SHIFT_ACKBAR_ACKPCHK_8821C)
  13075. #define BIT_CLEAR_ACKBAR_ACKPCHK_8821C(x) ((x) & (~BITS_ACKBAR_ACKPCHK_8821C))
  13076. #define BIT_GET_ACKBAR_ACKPCHK_8821C(x) \
  13077. (((x) >> BIT_SHIFT_ACKBAR_ACKPCHK_8821C) & \
  13078. BIT_MASK_ACKBAR_ACKPCHK_8821C)
  13079. #define BIT_SET_ACKBAR_ACKPCHK_8821C(x, v) \
  13080. (BIT_CLEAR_ACKBAR_ACKPCHK_8821C(x) | BIT_ACKBAR_ACKPCHK_8821C(v))
  13081. #define BIT_RXBA_IGNOREA2_V1_8821C BIT(10)
  13082. #define BIT_EN_SAVE_ALL_TXOPADDR_V1_8821C BIT(9)
  13083. #define BIT_EN_TXCTS_TO_TXOPOWNER_INRXNAV_V1_8821C BIT(8)
  13084. #define BIT_DIS_TXBA_AMPDUFCSERR_V1_8821C BIT(7)
  13085. #define BIT_DIS_TXBA_RXBARINFULL_V1_8821C BIT(6)
  13086. #define BIT_DIS_TXCFE_INFULL_V1_8821C BIT(5)
  13087. #define BIT_DIS_TXCTS_INFULL_V1_8821C BIT(4)
  13088. #define BIT_EN_TXACKBA_IN_TX_RDG_V1_8821C BIT(3)
  13089. #define BIT_EN_TXACKBA_IN_TXOP_V1_8821C BIT(2)
  13090. #define BIT_EN_TXCTS_IN_RXNAV_V1_8821C BIT(1)
  13091. #define BIT_EN_TXCTS_INTXOP_V1_8821C BIT(0)
  13092. /* 2 REG_CAMCMD_8821C (CAM COMMAND REGISTER) */
  13093. #define BIT_SECCAM_POLLING_8821C BIT(31)
  13094. #define BIT_SECCAM_CLR_8821C BIT(30)
  13095. #define BIT_MFBCAM_CLR_8821C BIT(29)
  13096. #define BIT_SECCAM_WE_8821C BIT(16)
  13097. #define BIT_SHIFT_SECCAM_ADDR_V2_8821C 0
  13098. #define BIT_MASK_SECCAM_ADDR_V2_8821C 0x3ff
  13099. #define BIT_SECCAM_ADDR_V2_8821C(x) \
  13100. (((x) & BIT_MASK_SECCAM_ADDR_V2_8821C) \
  13101. << BIT_SHIFT_SECCAM_ADDR_V2_8821C)
  13102. #define BITS_SECCAM_ADDR_V2_8821C \
  13103. (BIT_MASK_SECCAM_ADDR_V2_8821C << BIT_SHIFT_SECCAM_ADDR_V2_8821C)
  13104. #define BIT_CLEAR_SECCAM_ADDR_V2_8821C(x) ((x) & (~BITS_SECCAM_ADDR_V2_8821C))
  13105. #define BIT_GET_SECCAM_ADDR_V2_8821C(x) \
  13106. (((x) >> BIT_SHIFT_SECCAM_ADDR_V2_8821C) & \
  13107. BIT_MASK_SECCAM_ADDR_V2_8821C)
  13108. #define BIT_SET_SECCAM_ADDR_V2_8821C(x, v) \
  13109. (BIT_CLEAR_SECCAM_ADDR_V2_8821C(x) | BIT_SECCAM_ADDR_V2_8821C(v))
  13110. /* 2 REG_CAMWRITE_8821C (CAM WRITE REGISTER) */
  13111. #define BIT_SHIFT_CAMW_DATA_8821C 0
  13112. #define BIT_MASK_CAMW_DATA_8821C 0xffffffffL
  13113. #define BIT_CAMW_DATA_8821C(x) \
  13114. (((x) & BIT_MASK_CAMW_DATA_8821C) << BIT_SHIFT_CAMW_DATA_8821C)
  13115. #define BITS_CAMW_DATA_8821C \
  13116. (BIT_MASK_CAMW_DATA_8821C << BIT_SHIFT_CAMW_DATA_8821C)
  13117. #define BIT_CLEAR_CAMW_DATA_8821C(x) ((x) & (~BITS_CAMW_DATA_8821C))
  13118. #define BIT_GET_CAMW_DATA_8821C(x) \
  13119. (((x) >> BIT_SHIFT_CAMW_DATA_8821C) & BIT_MASK_CAMW_DATA_8821C)
  13120. #define BIT_SET_CAMW_DATA_8821C(x, v) \
  13121. (BIT_CLEAR_CAMW_DATA_8821C(x) | BIT_CAMW_DATA_8821C(v))
  13122. /* 2 REG_CAMREAD_8821C (CAM READ REGISTER) */
  13123. #define BIT_SHIFT_CAMR_DATA_8821C 0
  13124. #define BIT_MASK_CAMR_DATA_8821C 0xffffffffL
  13125. #define BIT_CAMR_DATA_8821C(x) \
  13126. (((x) & BIT_MASK_CAMR_DATA_8821C) << BIT_SHIFT_CAMR_DATA_8821C)
  13127. #define BITS_CAMR_DATA_8821C \
  13128. (BIT_MASK_CAMR_DATA_8821C << BIT_SHIFT_CAMR_DATA_8821C)
  13129. #define BIT_CLEAR_CAMR_DATA_8821C(x) ((x) & (~BITS_CAMR_DATA_8821C))
  13130. #define BIT_GET_CAMR_DATA_8821C(x) \
  13131. (((x) >> BIT_SHIFT_CAMR_DATA_8821C) & BIT_MASK_CAMR_DATA_8821C)
  13132. #define BIT_SET_CAMR_DATA_8821C(x, v) \
  13133. (BIT_CLEAR_CAMR_DATA_8821C(x) | BIT_CAMR_DATA_8821C(v))
  13134. /* 2 REG_CAMDBG_8821C (CAM DEBUG REGISTER) */
  13135. #define BIT_SECCAM_INFO_8821C BIT(31)
  13136. #define BIT_SEC_KEYFOUND_8821C BIT(15)
  13137. #define BIT_SHIFT_CAMDBG_SEC_TYPE_8821C 12
  13138. #define BIT_MASK_CAMDBG_SEC_TYPE_8821C 0x7
  13139. #define BIT_CAMDBG_SEC_TYPE_8821C(x) \
  13140. (((x) & BIT_MASK_CAMDBG_SEC_TYPE_8821C) \
  13141. << BIT_SHIFT_CAMDBG_SEC_TYPE_8821C)
  13142. #define BITS_CAMDBG_SEC_TYPE_8821C \
  13143. (BIT_MASK_CAMDBG_SEC_TYPE_8821C << BIT_SHIFT_CAMDBG_SEC_TYPE_8821C)
  13144. #define BIT_CLEAR_CAMDBG_SEC_TYPE_8821C(x) ((x) & (~BITS_CAMDBG_SEC_TYPE_8821C))
  13145. #define BIT_GET_CAMDBG_SEC_TYPE_8821C(x) \
  13146. (((x) >> BIT_SHIFT_CAMDBG_SEC_TYPE_8821C) & \
  13147. BIT_MASK_CAMDBG_SEC_TYPE_8821C)
  13148. #define BIT_SET_CAMDBG_SEC_TYPE_8821C(x, v) \
  13149. (BIT_CLEAR_CAMDBG_SEC_TYPE_8821C(x) | BIT_CAMDBG_SEC_TYPE_8821C(v))
  13150. #define BIT_CAMDBG_EXT_SECTYPE_8821C BIT(11)
  13151. #define BIT_SHIFT_CAMDBG_MIC_KEY_IDX_8821C 5
  13152. #define BIT_MASK_CAMDBG_MIC_KEY_IDX_8821C 0x1f
  13153. #define BIT_CAMDBG_MIC_KEY_IDX_8821C(x) \
  13154. (((x) & BIT_MASK_CAMDBG_MIC_KEY_IDX_8821C) \
  13155. << BIT_SHIFT_CAMDBG_MIC_KEY_IDX_8821C)
  13156. #define BITS_CAMDBG_MIC_KEY_IDX_8821C \
  13157. (BIT_MASK_CAMDBG_MIC_KEY_IDX_8821C \
  13158. << BIT_SHIFT_CAMDBG_MIC_KEY_IDX_8821C)
  13159. #define BIT_CLEAR_CAMDBG_MIC_KEY_IDX_8821C(x) \
  13160. ((x) & (~BITS_CAMDBG_MIC_KEY_IDX_8821C))
  13161. #define BIT_GET_CAMDBG_MIC_KEY_IDX_8821C(x) \
  13162. (((x) >> BIT_SHIFT_CAMDBG_MIC_KEY_IDX_8821C) & \
  13163. BIT_MASK_CAMDBG_MIC_KEY_IDX_8821C)
  13164. #define BIT_SET_CAMDBG_MIC_KEY_IDX_8821C(x, v) \
  13165. (BIT_CLEAR_CAMDBG_MIC_KEY_IDX_8821C(x) | \
  13166. BIT_CAMDBG_MIC_KEY_IDX_8821C(v))
  13167. #define BIT_SHIFT_CAMDBG_SEC_KEY_IDX_8821C 0
  13168. #define BIT_MASK_CAMDBG_SEC_KEY_IDX_8821C 0x1f
  13169. #define BIT_CAMDBG_SEC_KEY_IDX_8821C(x) \
  13170. (((x) & BIT_MASK_CAMDBG_SEC_KEY_IDX_8821C) \
  13171. << BIT_SHIFT_CAMDBG_SEC_KEY_IDX_8821C)
  13172. #define BITS_CAMDBG_SEC_KEY_IDX_8821C \
  13173. (BIT_MASK_CAMDBG_SEC_KEY_IDX_8821C \
  13174. << BIT_SHIFT_CAMDBG_SEC_KEY_IDX_8821C)
  13175. #define BIT_CLEAR_CAMDBG_SEC_KEY_IDX_8821C(x) \
  13176. ((x) & (~BITS_CAMDBG_SEC_KEY_IDX_8821C))
  13177. #define BIT_GET_CAMDBG_SEC_KEY_IDX_8821C(x) \
  13178. (((x) >> BIT_SHIFT_CAMDBG_SEC_KEY_IDX_8821C) & \
  13179. BIT_MASK_CAMDBG_SEC_KEY_IDX_8821C)
  13180. #define BIT_SET_CAMDBG_SEC_KEY_IDX_8821C(x, v) \
  13181. (BIT_CLEAR_CAMDBG_SEC_KEY_IDX_8821C(x) | \
  13182. BIT_CAMDBG_SEC_KEY_IDX_8821C(v))
  13183. /* 2 REG_SECCFG_8821C (SECURITY CONFIGURATION REGISTER) */
  13184. #define BIT_DIS_GCLK_WAPI_8821C BIT(15)
  13185. #define BIT_DIS_GCLK_AES_8821C BIT(14)
  13186. #define BIT_DIS_GCLK_TKIP_8821C BIT(13)
  13187. #define BIT_AES_SEL_QC_1_8821C BIT(12)
  13188. #define BIT_AES_SEL_QC_0_8821C BIT(11)
  13189. #define BIT_CHK_BMC_8821C BIT(9)
  13190. #define BIT_CHK_KEYID_8821C BIT(8)
  13191. #define BIT_RXBCUSEDK_8821C BIT(7)
  13192. #define BIT_TXBCUSEDK_8821C BIT(6)
  13193. #define BIT_NOSKMC_8821C BIT(5)
  13194. #define BIT_SKBYA2_8821C BIT(4)
  13195. #define BIT_RXDEC_8821C BIT(3)
  13196. #define BIT_TXENC_8821C BIT(2)
  13197. #define BIT_RXUHUSEDK_8821C BIT(1)
  13198. #define BIT_TXUHUSEDK_8821C BIT(0)
  13199. /* 2 REG_RXFILTER_CATEGORY_1_8821C */
  13200. #define BIT_SHIFT_RXFILTER_CATEGORY_1_8821C 0
  13201. #define BIT_MASK_RXFILTER_CATEGORY_1_8821C 0xff
  13202. #define BIT_RXFILTER_CATEGORY_1_8821C(x) \
  13203. (((x) & BIT_MASK_RXFILTER_CATEGORY_1_8821C) \
  13204. << BIT_SHIFT_RXFILTER_CATEGORY_1_8821C)
  13205. #define BITS_RXFILTER_CATEGORY_1_8821C \
  13206. (BIT_MASK_RXFILTER_CATEGORY_1_8821C \
  13207. << BIT_SHIFT_RXFILTER_CATEGORY_1_8821C)
  13208. #define BIT_CLEAR_RXFILTER_CATEGORY_1_8821C(x) \
  13209. ((x) & (~BITS_RXFILTER_CATEGORY_1_8821C))
  13210. #define BIT_GET_RXFILTER_CATEGORY_1_8821C(x) \
  13211. (((x) >> BIT_SHIFT_RXFILTER_CATEGORY_1_8821C) & \
  13212. BIT_MASK_RXFILTER_CATEGORY_1_8821C)
  13213. #define BIT_SET_RXFILTER_CATEGORY_1_8821C(x, v) \
  13214. (BIT_CLEAR_RXFILTER_CATEGORY_1_8821C(x) | \
  13215. BIT_RXFILTER_CATEGORY_1_8821C(v))
  13216. /* 2 REG_RXFILTER_ACTION_1_8821C */
  13217. #define BIT_SHIFT_RXFILTER_ACTION_1_8821C 0
  13218. #define BIT_MASK_RXFILTER_ACTION_1_8821C 0xff
  13219. #define BIT_RXFILTER_ACTION_1_8821C(x) \
  13220. (((x) & BIT_MASK_RXFILTER_ACTION_1_8821C) \
  13221. << BIT_SHIFT_RXFILTER_ACTION_1_8821C)
  13222. #define BITS_RXFILTER_ACTION_1_8821C \
  13223. (BIT_MASK_RXFILTER_ACTION_1_8821C << BIT_SHIFT_RXFILTER_ACTION_1_8821C)
  13224. #define BIT_CLEAR_RXFILTER_ACTION_1_8821C(x) \
  13225. ((x) & (~BITS_RXFILTER_ACTION_1_8821C))
  13226. #define BIT_GET_RXFILTER_ACTION_1_8821C(x) \
  13227. (((x) >> BIT_SHIFT_RXFILTER_ACTION_1_8821C) & \
  13228. BIT_MASK_RXFILTER_ACTION_1_8821C)
  13229. #define BIT_SET_RXFILTER_ACTION_1_8821C(x, v) \
  13230. (BIT_CLEAR_RXFILTER_ACTION_1_8821C(x) | BIT_RXFILTER_ACTION_1_8821C(v))
  13231. /* 2 REG_RXFILTER_CATEGORY_2_8821C */
  13232. #define BIT_SHIFT_RXFILTER_CATEGORY_2_8821C 0
  13233. #define BIT_MASK_RXFILTER_CATEGORY_2_8821C 0xff
  13234. #define BIT_RXFILTER_CATEGORY_2_8821C(x) \
  13235. (((x) & BIT_MASK_RXFILTER_CATEGORY_2_8821C) \
  13236. << BIT_SHIFT_RXFILTER_CATEGORY_2_8821C)
  13237. #define BITS_RXFILTER_CATEGORY_2_8821C \
  13238. (BIT_MASK_RXFILTER_CATEGORY_2_8821C \
  13239. << BIT_SHIFT_RXFILTER_CATEGORY_2_8821C)
  13240. #define BIT_CLEAR_RXFILTER_CATEGORY_2_8821C(x) \
  13241. ((x) & (~BITS_RXFILTER_CATEGORY_2_8821C))
  13242. #define BIT_GET_RXFILTER_CATEGORY_2_8821C(x) \
  13243. (((x) >> BIT_SHIFT_RXFILTER_CATEGORY_2_8821C) & \
  13244. BIT_MASK_RXFILTER_CATEGORY_2_8821C)
  13245. #define BIT_SET_RXFILTER_CATEGORY_2_8821C(x, v) \
  13246. (BIT_CLEAR_RXFILTER_CATEGORY_2_8821C(x) | \
  13247. BIT_RXFILTER_CATEGORY_2_8821C(v))
  13248. /* 2 REG_RXFILTER_ACTION_2_8821C */
  13249. #define BIT_SHIFT_RXFILTER_ACTION_2_8821C 0
  13250. #define BIT_MASK_RXFILTER_ACTION_2_8821C 0xff
  13251. #define BIT_RXFILTER_ACTION_2_8821C(x) \
  13252. (((x) & BIT_MASK_RXFILTER_ACTION_2_8821C) \
  13253. << BIT_SHIFT_RXFILTER_ACTION_2_8821C)
  13254. #define BITS_RXFILTER_ACTION_2_8821C \
  13255. (BIT_MASK_RXFILTER_ACTION_2_8821C << BIT_SHIFT_RXFILTER_ACTION_2_8821C)
  13256. #define BIT_CLEAR_RXFILTER_ACTION_2_8821C(x) \
  13257. ((x) & (~BITS_RXFILTER_ACTION_2_8821C))
  13258. #define BIT_GET_RXFILTER_ACTION_2_8821C(x) \
  13259. (((x) >> BIT_SHIFT_RXFILTER_ACTION_2_8821C) & \
  13260. BIT_MASK_RXFILTER_ACTION_2_8821C)
  13261. #define BIT_SET_RXFILTER_ACTION_2_8821C(x, v) \
  13262. (BIT_CLEAR_RXFILTER_ACTION_2_8821C(x) | BIT_RXFILTER_ACTION_2_8821C(v))
  13263. /* 2 REG_RXFILTER_CATEGORY_3_8821C */
  13264. #define BIT_SHIFT_RXFILTER_CATEGORY_3_8821C 0
  13265. #define BIT_MASK_RXFILTER_CATEGORY_3_8821C 0xff
  13266. #define BIT_RXFILTER_CATEGORY_3_8821C(x) \
  13267. (((x) & BIT_MASK_RXFILTER_CATEGORY_3_8821C) \
  13268. << BIT_SHIFT_RXFILTER_CATEGORY_3_8821C)
  13269. #define BITS_RXFILTER_CATEGORY_3_8821C \
  13270. (BIT_MASK_RXFILTER_CATEGORY_3_8821C \
  13271. << BIT_SHIFT_RXFILTER_CATEGORY_3_8821C)
  13272. #define BIT_CLEAR_RXFILTER_CATEGORY_3_8821C(x) \
  13273. ((x) & (~BITS_RXFILTER_CATEGORY_3_8821C))
  13274. #define BIT_GET_RXFILTER_CATEGORY_3_8821C(x) \
  13275. (((x) >> BIT_SHIFT_RXFILTER_CATEGORY_3_8821C) & \
  13276. BIT_MASK_RXFILTER_CATEGORY_3_8821C)
  13277. #define BIT_SET_RXFILTER_CATEGORY_3_8821C(x, v) \
  13278. (BIT_CLEAR_RXFILTER_CATEGORY_3_8821C(x) | \
  13279. BIT_RXFILTER_CATEGORY_3_8821C(v))
  13280. /* 2 REG_RXFILTER_ACTION_3_8821C */
  13281. #define BIT_SHIFT_RXFILTER_ACTION_3_8821C 0
  13282. #define BIT_MASK_RXFILTER_ACTION_3_8821C 0xff
  13283. #define BIT_RXFILTER_ACTION_3_8821C(x) \
  13284. (((x) & BIT_MASK_RXFILTER_ACTION_3_8821C) \
  13285. << BIT_SHIFT_RXFILTER_ACTION_3_8821C)
  13286. #define BITS_RXFILTER_ACTION_3_8821C \
  13287. (BIT_MASK_RXFILTER_ACTION_3_8821C << BIT_SHIFT_RXFILTER_ACTION_3_8821C)
  13288. #define BIT_CLEAR_RXFILTER_ACTION_3_8821C(x) \
  13289. ((x) & (~BITS_RXFILTER_ACTION_3_8821C))
  13290. #define BIT_GET_RXFILTER_ACTION_3_8821C(x) \
  13291. (((x) >> BIT_SHIFT_RXFILTER_ACTION_3_8821C) & \
  13292. BIT_MASK_RXFILTER_ACTION_3_8821C)
  13293. #define BIT_SET_RXFILTER_ACTION_3_8821C(x, v) \
  13294. (BIT_CLEAR_RXFILTER_ACTION_3_8821C(x) | BIT_RXFILTER_ACTION_3_8821C(v))
  13295. /* 2 REG_RXFLTMAP3_8821C (RX FILTER MAP GROUP 3) */
  13296. #define BIT_MGTFLT15EN_FW_8821C BIT(15)
  13297. #define BIT_MGTFLT14EN_FW_8821C BIT(14)
  13298. #define BIT_MGTFLT13EN_FW_8821C BIT(13)
  13299. #define BIT_MGTFLT12EN_FW_8821C BIT(12)
  13300. #define BIT_MGTFLT11EN_FW_8821C BIT(11)
  13301. #define BIT_MGTFLT10EN_FW_8821C BIT(10)
  13302. #define BIT_MGTFLT9EN_FW_8821C BIT(9)
  13303. #define BIT_MGTFLT8EN_FW_8821C BIT(8)
  13304. #define BIT_MGTFLT7EN_FW_8821C BIT(7)
  13305. #define BIT_MGTFLT6EN_FW_8821C BIT(6)
  13306. #define BIT_MGTFLT5EN_FW_8821C BIT(5)
  13307. #define BIT_MGTFLT4EN_FW_8821C BIT(4)
  13308. #define BIT_MGTFLT3EN_FW_8821C BIT(3)
  13309. #define BIT_MGTFLT2EN_FW_8821C BIT(2)
  13310. #define BIT_MGTFLT1EN_FW_8821C BIT(1)
  13311. #define BIT_MGTFLT0EN_FW_8821C BIT(0)
  13312. /* 2 REG_RXFLTMAP4_8821C (RX FILTER MAP GROUP 4) */
  13313. #define BIT_CTRLFLT15EN_FW_8821C BIT(15)
  13314. #define BIT_CTRLFLT14EN_FW_8821C BIT(14)
  13315. #define BIT_CTRLFLT13EN_FW_8821C BIT(13)
  13316. #define BIT_CTRLFLT12EN_FW_8821C BIT(12)
  13317. #define BIT_CTRLFLT11EN_FW_8821C BIT(11)
  13318. #define BIT_CTRLFLT10EN_FW_8821C BIT(10)
  13319. #define BIT_CTRLFLT9EN_FW_8821C BIT(9)
  13320. #define BIT_CTRLFLT8EN_FW_8821C BIT(8)
  13321. #define BIT_CTRLFLT7EN_FW_8821C BIT(7)
  13322. #define BIT_CTRLFLT6EN_FW_8821C BIT(6)
  13323. #define BIT_CTRLFLT5EN_FW_8821C BIT(5)
  13324. #define BIT_CTRLFLT4EN_FW_8821C BIT(4)
  13325. #define BIT_CTRLFLT3EN_FW_8821C BIT(3)
  13326. #define BIT_CTRLFLT2EN_FW_8821C BIT(2)
  13327. #define BIT_CTRLFLT1EN_FW_8821C BIT(1)
  13328. #define BIT_CTRLFLT0EN_FW_8821C BIT(0)
  13329. /* 2 REG_RXFLTMAP5_8821C (RX FILTER MAP GROUP 5) */
  13330. #define BIT_DATAFLT15EN_FW_8821C BIT(15)
  13331. #define BIT_DATAFLT14EN_FW_8821C BIT(14)
  13332. #define BIT_DATAFLT13EN_FW_8821C BIT(13)
  13333. #define BIT_DATAFLT12EN_FW_8821C BIT(12)
  13334. #define BIT_DATAFLT11EN_FW_8821C BIT(11)
  13335. #define BIT_DATAFLT10EN_FW_8821C BIT(10)
  13336. #define BIT_DATAFLT9EN_FW_8821C BIT(9)
  13337. #define BIT_DATAFLT8EN_FW_8821C BIT(8)
  13338. #define BIT_DATAFLT7EN_FW_8821C BIT(7)
  13339. #define BIT_DATAFLT6EN_FW_8821C BIT(6)
  13340. #define BIT_DATAFLT5EN_FW_8821C BIT(5)
  13341. #define BIT_DATAFLT4EN_FW_8821C BIT(4)
  13342. #define BIT_DATAFLT3EN_FW_8821C BIT(3)
  13343. #define BIT_DATAFLT2EN_FW_8821C BIT(2)
  13344. #define BIT_DATAFLT1EN_FW_8821C BIT(1)
  13345. #define BIT_DATAFLT0EN_FW_8821C BIT(0)
  13346. /* 2 REG_RXFLTMAP6_8821C (RX FILTER MAP GROUP 6) */
  13347. #define BIT_ACTIONFLT15EN_FW_8821C BIT(15)
  13348. #define BIT_ACTIONFLT14EN_FW_8821C BIT(14)
  13349. #define BIT_ACTIONFLT13EN_FW_8821C BIT(13)
  13350. #define BIT_ACTIONFLT12EN_FW_8821C BIT(12)
  13351. #define BIT_ACTIONFLT11EN_FW_8821C BIT(11)
  13352. #define BIT_ACTIONFLT10EN_FW_8821C BIT(10)
  13353. #define BIT_ACTIONFLT9EN_FW_8821C BIT(9)
  13354. #define BIT_ACTIONFLT8EN_FW_8821C BIT(8)
  13355. #define BIT_ACTIONFLT7EN_FW_8821C BIT(7)
  13356. #define BIT_ACTIONFLT6EN_FW_8821C BIT(6)
  13357. #define BIT_ACTIONFLT5EN_FW_8821C BIT(5)
  13358. #define BIT_ACTIONFLT4EN_FW_8821C BIT(4)
  13359. #define BIT_ACTIONFLT3EN_FW_8821C BIT(3)
  13360. #define BIT_ACTIONFLT2EN_FW_8821C BIT(2)
  13361. #define BIT_ACTIONFLT1EN_FW_8821C BIT(1)
  13362. #define BIT_ACTIONFLT0EN_FW_8821C BIT(0)
  13363. /* 2 REG_WOW_CTRL_8821C (WAKE ON WLAN CONTROL REGISTER) */
  13364. #define BIT_SHIFT_PSF_BSSIDSEL_B2B1_8821C 6
  13365. #define BIT_MASK_PSF_BSSIDSEL_B2B1_8821C 0x3
  13366. #define BIT_PSF_BSSIDSEL_B2B1_8821C(x) \
  13367. (((x) & BIT_MASK_PSF_BSSIDSEL_B2B1_8821C) \
  13368. << BIT_SHIFT_PSF_BSSIDSEL_B2B1_8821C)
  13369. #define BITS_PSF_BSSIDSEL_B2B1_8821C \
  13370. (BIT_MASK_PSF_BSSIDSEL_B2B1_8821C << BIT_SHIFT_PSF_BSSIDSEL_B2B1_8821C)
  13371. #define BIT_CLEAR_PSF_BSSIDSEL_B2B1_8821C(x) \
  13372. ((x) & (~BITS_PSF_BSSIDSEL_B2B1_8821C))
  13373. #define BIT_GET_PSF_BSSIDSEL_B2B1_8821C(x) \
  13374. (((x) >> BIT_SHIFT_PSF_BSSIDSEL_B2B1_8821C) & \
  13375. BIT_MASK_PSF_BSSIDSEL_B2B1_8821C)
  13376. #define BIT_SET_PSF_BSSIDSEL_B2B1_8821C(x, v) \
  13377. (BIT_CLEAR_PSF_BSSIDSEL_B2B1_8821C(x) | BIT_PSF_BSSIDSEL_B2B1_8821C(v))
  13378. #define BIT_WOWHCI_8821C BIT(5)
  13379. #define BIT_PSF_BSSIDSEL_B0_8821C BIT(4)
  13380. #define BIT_UWF_8821C BIT(3)
  13381. #define BIT_MAGIC_8821C BIT(2)
  13382. #define BIT_WOWEN_8821C BIT(1)
  13383. #define BIT_FORCE_WAKEUP_8821C BIT(0)
  13384. /* 2 REG_NAN_RX_TSF_FILTER_8821C(NAN_RX_TSF_ADDRESS_FILTER) */
  13385. #define BIT_CHK_TSF_TA_8821C BIT(2)
  13386. #define BIT_CHK_TSF_CBSSID_8821C BIT(1)
  13387. #define BIT_CHK_TSF_EN_8821C BIT(0)
  13388. /* 2 REG_PS_RX_INFO_8821C (POWER SAVE RX INFORMATION REGISTER) */
  13389. #define BIT_SHIFT_PORTSEL__PS_RX_INFO_8821C 5
  13390. #define BIT_MASK_PORTSEL__PS_RX_INFO_8821C 0x7
  13391. #define BIT_PORTSEL__PS_RX_INFO_8821C(x) \
  13392. (((x) & BIT_MASK_PORTSEL__PS_RX_INFO_8821C) \
  13393. << BIT_SHIFT_PORTSEL__PS_RX_INFO_8821C)
  13394. #define BITS_PORTSEL__PS_RX_INFO_8821C \
  13395. (BIT_MASK_PORTSEL__PS_RX_INFO_8821C \
  13396. << BIT_SHIFT_PORTSEL__PS_RX_INFO_8821C)
  13397. #define BIT_CLEAR_PORTSEL__PS_RX_INFO_8821C(x) \
  13398. ((x) & (~BITS_PORTSEL__PS_RX_INFO_8821C))
  13399. #define BIT_GET_PORTSEL__PS_RX_INFO_8821C(x) \
  13400. (((x) >> BIT_SHIFT_PORTSEL__PS_RX_INFO_8821C) & \
  13401. BIT_MASK_PORTSEL__PS_RX_INFO_8821C)
  13402. #define BIT_SET_PORTSEL__PS_RX_INFO_8821C(x, v) \
  13403. (BIT_CLEAR_PORTSEL__PS_RX_INFO_8821C(x) | \
  13404. BIT_PORTSEL__PS_RX_INFO_8821C(v))
  13405. #define BIT_RXCTRLIN0_8821C BIT(4)
  13406. #define BIT_RXMGTIN0_8821C BIT(3)
  13407. #define BIT_RXDATAIN2_8821C BIT(2)
  13408. #define BIT_RXDATAIN1_8821C BIT(1)
  13409. #define BIT_RXDATAIN0_8821C BIT(0)
  13410. /* 2 REG_WMMPS_UAPSD_TID_8821C (WMM POWER SAVE UAPSD TID REGISTER) */
  13411. #define BIT_WMMPS_UAPSD_TID7_8821C BIT(7)
  13412. #define BIT_WMMPS_UAPSD_TID6_8821C BIT(6)
  13413. #define BIT_WMMPS_UAPSD_TID5_8821C BIT(5)
  13414. #define BIT_WMMPS_UAPSD_TID4_8821C BIT(4)
  13415. #define BIT_WMMPS_UAPSD_TID3_8821C BIT(3)
  13416. #define BIT_WMMPS_UAPSD_TID2_8821C BIT(2)
  13417. #define BIT_WMMPS_UAPSD_TID1_8821C BIT(1)
  13418. #define BIT_WMMPS_UAPSD_TID0_8821C BIT(0)
  13419. /* 2 REG_LPNAV_CTRL_8821C (LOW POWER NAV CONTROL REGISTER) */
  13420. #define BIT_LPNAV_EN_8821C BIT(31)
  13421. #define BIT_SHIFT_LPNAV_EARLY_8821C 16
  13422. #define BIT_MASK_LPNAV_EARLY_8821C 0x7fff
  13423. #define BIT_LPNAV_EARLY_8821C(x) \
  13424. (((x) & BIT_MASK_LPNAV_EARLY_8821C) << BIT_SHIFT_LPNAV_EARLY_8821C)
  13425. #define BITS_LPNAV_EARLY_8821C \
  13426. (BIT_MASK_LPNAV_EARLY_8821C << BIT_SHIFT_LPNAV_EARLY_8821C)
  13427. #define BIT_CLEAR_LPNAV_EARLY_8821C(x) ((x) & (~BITS_LPNAV_EARLY_8821C))
  13428. #define BIT_GET_LPNAV_EARLY_8821C(x) \
  13429. (((x) >> BIT_SHIFT_LPNAV_EARLY_8821C) & BIT_MASK_LPNAV_EARLY_8821C)
  13430. #define BIT_SET_LPNAV_EARLY_8821C(x, v) \
  13431. (BIT_CLEAR_LPNAV_EARLY_8821C(x) | BIT_LPNAV_EARLY_8821C(v))
  13432. #define BIT_SHIFT_LPNAV_TH_8821C 0
  13433. #define BIT_MASK_LPNAV_TH_8821C 0xffff
  13434. #define BIT_LPNAV_TH_8821C(x) \
  13435. (((x) & BIT_MASK_LPNAV_TH_8821C) << BIT_SHIFT_LPNAV_TH_8821C)
  13436. #define BITS_LPNAV_TH_8821C \
  13437. (BIT_MASK_LPNAV_TH_8821C << BIT_SHIFT_LPNAV_TH_8821C)
  13438. #define BIT_CLEAR_LPNAV_TH_8821C(x) ((x) & (~BITS_LPNAV_TH_8821C))
  13439. #define BIT_GET_LPNAV_TH_8821C(x) \
  13440. (((x) >> BIT_SHIFT_LPNAV_TH_8821C) & BIT_MASK_LPNAV_TH_8821C)
  13441. #define BIT_SET_LPNAV_TH_8821C(x, v) \
  13442. (BIT_CLEAR_LPNAV_TH_8821C(x) | BIT_LPNAV_TH_8821C(v))
  13443. /* 2 REG_WKFMCAM_CMD_8821C (WAKEUP FRAME CAM COMMAND REGISTER) */
  13444. #define BIT_WKFCAM_POLLING_V1_8821C BIT(31)
  13445. #define BIT_WKFCAM_CLR_V1_8821C BIT(30)
  13446. #define BIT_WKFCAM_WE_8821C BIT(16)
  13447. #define BIT_SHIFT_WKFCAM_ADDR_V2_8821C 8
  13448. #define BIT_MASK_WKFCAM_ADDR_V2_8821C 0xff
  13449. #define BIT_WKFCAM_ADDR_V2_8821C(x) \
  13450. (((x) & BIT_MASK_WKFCAM_ADDR_V2_8821C) \
  13451. << BIT_SHIFT_WKFCAM_ADDR_V2_8821C)
  13452. #define BITS_WKFCAM_ADDR_V2_8821C \
  13453. (BIT_MASK_WKFCAM_ADDR_V2_8821C << BIT_SHIFT_WKFCAM_ADDR_V2_8821C)
  13454. #define BIT_CLEAR_WKFCAM_ADDR_V2_8821C(x) ((x) & (~BITS_WKFCAM_ADDR_V2_8821C))
  13455. #define BIT_GET_WKFCAM_ADDR_V2_8821C(x) \
  13456. (((x) >> BIT_SHIFT_WKFCAM_ADDR_V2_8821C) & \
  13457. BIT_MASK_WKFCAM_ADDR_V2_8821C)
  13458. #define BIT_SET_WKFCAM_ADDR_V2_8821C(x, v) \
  13459. (BIT_CLEAR_WKFCAM_ADDR_V2_8821C(x) | BIT_WKFCAM_ADDR_V2_8821C(v))
  13460. #define BIT_SHIFT_WKFCAM_CAM_NUM_V1_8821C 0
  13461. #define BIT_MASK_WKFCAM_CAM_NUM_V1_8821C 0xff
  13462. #define BIT_WKFCAM_CAM_NUM_V1_8821C(x) \
  13463. (((x) & BIT_MASK_WKFCAM_CAM_NUM_V1_8821C) \
  13464. << BIT_SHIFT_WKFCAM_CAM_NUM_V1_8821C)
  13465. #define BITS_WKFCAM_CAM_NUM_V1_8821C \
  13466. (BIT_MASK_WKFCAM_CAM_NUM_V1_8821C << BIT_SHIFT_WKFCAM_CAM_NUM_V1_8821C)
  13467. #define BIT_CLEAR_WKFCAM_CAM_NUM_V1_8821C(x) \
  13468. ((x) & (~BITS_WKFCAM_CAM_NUM_V1_8821C))
  13469. #define BIT_GET_WKFCAM_CAM_NUM_V1_8821C(x) \
  13470. (((x) >> BIT_SHIFT_WKFCAM_CAM_NUM_V1_8821C) & \
  13471. BIT_MASK_WKFCAM_CAM_NUM_V1_8821C)
  13472. #define BIT_SET_WKFCAM_CAM_NUM_V1_8821C(x, v) \
  13473. (BIT_CLEAR_WKFCAM_CAM_NUM_V1_8821C(x) | BIT_WKFCAM_CAM_NUM_V1_8821C(v))
  13474. /* 2 REG_WKFMCAM_RWD_8821C (WAKEUP FRAME READ/WRITE DATA) */
  13475. #define BIT_SHIFT_WKFMCAM_RWD_8821C 0
  13476. #define BIT_MASK_WKFMCAM_RWD_8821C 0xffffffffL
  13477. #define BIT_WKFMCAM_RWD_8821C(x) \
  13478. (((x) & BIT_MASK_WKFMCAM_RWD_8821C) << BIT_SHIFT_WKFMCAM_RWD_8821C)
  13479. #define BITS_WKFMCAM_RWD_8821C \
  13480. (BIT_MASK_WKFMCAM_RWD_8821C << BIT_SHIFT_WKFMCAM_RWD_8821C)
  13481. #define BIT_CLEAR_WKFMCAM_RWD_8821C(x) ((x) & (~BITS_WKFMCAM_RWD_8821C))
  13482. #define BIT_GET_WKFMCAM_RWD_8821C(x) \
  13483. (((x) >> BIT_SHIFT_WKFMCAM_RWD_8821C) & BIT_MASK_WKFMCAM_RWD_8821C)
  13484. #define BIT_SET_WKFMCAM_RWD_8821C(x, v) \
  13485. (BIT_CLEAR_WKFMCAM_RWD_8821C(x) | BIT_WKFMCAM_RWD_8821C(v))
  13486. /* 2 REG_RXFLTMAP0_8821C (RX FILTER MAP GROUP 0) */
  13487. #define BIT_MGTFLT15EN_8821C BIT(15)
  13488. #define BIT_MGTFLT14EN_8821C BIT(14)
  13489. #define BIT_MGTFLT13EN_8821C BIT(13)
  13490. #define BIT_MGTFLT12EN_8821C BIT(12)
  13491. #define BIT_MGTFLT11EN_8821C BIT(11)
  13492. #define BIT_MGTFLT10EN_8821C BIT(10)
  13493. #define BIT_MGTFLT9EN_8821C BIT(9)
  13494. #define BIT_MGTFLT8EN_8821C BIT(8)
  13495. #define BIT_MGTFLT7EN_8821C BIT(7)
  13496. #define BIT_MGTFLT6EN_8821C BIT(6)
  13497. #define BIT_MGTFLT5EN_8821C BIT(5)
  13498. #define BIT_MGTFLT4EN_8821C BIT(4)
  13499. #define BIT_MGTFLT3EN_8821C BIT(3)
  13500. #define BIT_MGTFLT2EN_8821C BIT(2)
  13501. #define BIT_MGTFLT1EN_8821C BIT(1)
  13502. #define BIT_MGTFLT0EN_8821C BIT(0)
  13503. /* 2 REG_RXFLTMAP1_8821C (RX FILTER MAP GROUP 1) */
  13504. #define BIT_CTRLFLT15EN_8821C BIT(15)
  13505. #define BIT_CTRLFLT14EN_8821C BIT(14)
  13506. #define BIT_CTRLFLT13EN_8821C BIT(13)
  13507. #define BIT_CTRLFLT12EN_8821C BIT(12)
  13508. #define BIT_CTRLFLT11EN_8821C BIT(11)
  13509. #define BIT_CTRLFLT10EN_8821C BIT(10)
  13510. #define BIT_CTRLFLT9EN_8821C BIT(9)
  13511. #define BIT_CTRLFLT8EN_8821C BIT(8)
  13512. #define BIT_CTRLFLT7EN_8821C BIT(7)
  13513. #define BIT_CTRLFLT6EN_8821C BIT(6)
  13514. #define BIT_CTRLFLT5EN_8821C BIT(5)
  13515. #define BIT_CTRLFLT4EN_8821C BIT(4)
  13516. #define BIT_CTRLFLT3EN_8821C BIT(3)
  13517. #define BIT_CTRLFLT2EN_8821C BIT(2)
  13518. #define BIT_CTRLFLT1EN_8821C BIT(1)
  13519. #define BIT_CTRLFLT0EN_8821C BIT(0)
  13520. /* 2 REG_RXFLTMAP2_8821C (RX FILTER MAP GROUP 2) */
  13521. #define BIT_DATAFLT15EN_8821C BIT(15)
  13522. #define BIT_DATAFLT14EN_8821C BIT(14)
  13523. #define BIT_DATAFLT13EN_8821C BIT(13)
  13524. #define BIT_DATAFLT12EN_8821C BIT(12)
  13525. #define BIT_DATAFLT11EN_8821C BIT(11)
  13526. #define BIT_DATAFLT10EN_8821C BIT(10)
  13527. #define BIT_DATAFLT9EN_8821C BIT(9)
  13528. #define BIT_DATAFLT8EN_8821C BIT(8)
  13529. #define BIT_DATAFLT7EN_8821C BIT(7)
  13530. #define BIT_DATAFLT6EN_8821C BIT(6)
  13531. #define BIT_DATAFLT5EN_8821C BIT(5)
  13532. #define BIT_DATAFLT4EN_8821C BIT(4)
  13533. #define BIT_DATAFLT3EN_8821C BIT(3)
  13534. #define BIT_DATAFLT2EN_8821C BIT(2)
  13535. #define BIT_DATAFLT1EN_8821C BIT(1)
  13536. #define BIT_DATAFLT0EN_8821C BIT(0)
  13537. /* 2 REG_RSVD_8821C */
  13538. /* 2 REG_BCN_PSR_RPT_8821C (BEACON PARSER REPORT REGISTER) */
  13539. #define BIT_SHIFT_DTIM_CNT_8821C 24
  13540. #define BIT_MASK_DTIM_CNT_8821C 0xff
  13541. #define BIT_DTIM_CNT_8821C(x) \
  13542. (((x) & BIT_MASK_DTIM_CNT_8821C) << BIT_SHIFT_DTIM_CNT_8821C)
  13543. #define BITS_DTIM_CNT_8821C \
  13544. (BIT_MASK_DTIM_CNT_8821C << BIT_SHIFT_DTIM_CNT_8821C)
  13545. #define BIT_CLEAR_DTIM_CNT_8821C(x) ((x) & (~BITS_DTIM_CNT_8821C))
  13546. #define BIT_GET_DTIM_CNT_8821C(x) \
  13547. (((x) >> BIT_SHIFT_DTIM_CNT_8821C) & BIT_MASK_DTIM_CNT_8821C)
  13548. #define BIT_SET_DTIM_CNT_8821C(x, v) \
  13549. (BIT_CLEAR_DTIM_CNT_8821C(x) | BIT_DTIM_CNT_8821C(v))
  13550. #define BIT_SHIFT_DTIM_PERIOD_8821C 16
  13551. #define BIT_MASK_DTIM_PERIOD_8821C 0xff
  13552. #define BIT_DTIM_PERIOD_8821C(x) \
  13553. (((x) & BIT_MASK_DTIM_PERIOD_8821C) << BIT_SHIFT_DTIM_PERIOD_8821C)
  13554. #define BITS_DTIM_PERIOD_8821C \
  13555. (BIT_MASK_DTIM_PERIOD_8821C << BIT_SHIFT_DTIM_PERIOD_8821C)
  13556. #define BIT_CLEAR_DTIM_PERIOD_8821C(x) ((x) & (~BITS_DTIM_PERIOD_8821C))
  13557. #define BIT_GET_DTIM_PERIOD_8821C(x) \
  13558. (((x) >> BIT_SHIFT_DTIM_PERIOD_8821C) & BIT_MASK_DTIM_PERIOD_8821C)
  13559. #define BIT_SET_DTIM_PERIOD_8821C(x, v) \
  13560. (BIT_CLEAR_DTIM_PERIOD_8821C(x) | BIT_DTIM_PERIOD_8821C(v))
  13561. #define BIT_DTIM_8821C BIT(15)
  13562. #define BIT_TIM_8821C BIT(14)
  13563. #define BIT_RPT_VALID_8821C BIT(13)
  13564. #define BIT_SHIFT_PS_AID_0_8821C 0
  13565. #define BIT_MASK_PS_AID_0_8821C 0x7ff
  13566. #define BIT_PS_AID_0_8821C(x) \
  13567. (((x) & BIT_MASK_PS_AID_0_8821C) << BIT_SHIFT_PS_AID_0_8821C)
  13568. #define BITS_PS_AID_0_8821C \
  13569. (BIT_MASK_PS_AID_0_8821C << BIT_SHIFT_PS_AID_0_8821C)
  13570. #define BIT_CLEAR_PS_AID_0_8821C(x) ((x) & (~BITS_PS_AID_0_8821C))
  13571. #define BIT_GET_PS_AID_0_8821C(x) \
  13572. (((x) >> BIT_SHIFT_PS_AID_0_8821C) & BIT_MASK_PS_AID_0_8821C)
  13573. #define BIT_SET_PS_AID_0_8821C(x, v) \
  13574. (BIT_CLEAR_PS_AID_0_8821C(x) | BIT_PS_AID_0_8821C(v))
  13575. /* 2 REG_FLC_RPC_8821C (FW LPS CONDITION -- RX PKT COUNTER) */
  13576. #define BIT_SHIFT_FLC_RPC_8821C 0
  13577. #define BIT_MASK_FLC_RPC_8821C 0xff
  13578. #define BIT_FLC_RPC_8821C(x) \
  13579. (((x) & BIT_MASK_FLC_RPC_8821C) << BIT_SHIFT_FLC_RPC_8821C)
  13580. #define BITS_FLC_RPC_8821C (BIT_MASK_FLC_RPC_8821C << BIT_SHIFT_FLC_RPC_8821C)
  13581. #define BIT_CLEAR_FLC_RPC_8821C(x) ((x) & (~BITS_FLC_RPC_8821C))
  13582. #define BIT_GET_FLC_RPC_8821C(x) \
  13583. (((x) >> BIT_SHIFT_FLC_RPC_8821C) & BIT_MASK_FLC_RPC_8821C)
  13584. #define BIT_SET_FLC_RPC_8821C(x, v) \
  13585. (BIT_CLEAR_FLC_RPC_8821C(x) | BIT_FLC_RPC_8821C(v))
  13586. /* 2 REG_FLC_RPCT_8821C (FLC_RPC THRESHOLD) */
  13587. #define BIT_SHIFT_FLC_RPCT_8821C 0
  13588. #define BIT_MASK_FLC_RPCT_8821C 0xff
  13589. #define BIT_FLC_RPCT_8821C(x) \
  13590. (((x) & BIT_MASK_FLC_RPCT_8821C) << BIT_SHIFT_FLC_RPCT_8821C)
  13591. #define BITS_FLC_RPCT_8821C \
  13592. (BIT_MASK_FLC_RPCT_8821C << BIT_SHIFT_FLC_RPCT_8821C)
  13593. #define BIT_CLEAR_FLC_RPCT_8821C(x) ((x) & (~BITS_FLC_RPCT_8821C))
  13594. #define BIT_GET_FLC_RPCT_8821C(x) \
  13595. (((x) >> BIT_SHIFT_FLC_RPCT_8821C) & BIT_MASK_FLC_RPCT_8821C)
  13596. #define BIT_SET_FLC_RPCT_8821C(x, v) \
  13597. (BIT_CLEAR_FLC_RPCT_8821C(x) | BIT_FLC_RPCT_8821C(v))
  13598. /* 2 REG_FLC_PTS_8821C (PKT TYPE SELECTION OF FLC_RPC T) */
  13599. #define BIT_CMF_8821C BIT(2)
  13600. #define BIT_CCF_8821C BIT(1)
  13601. #define BIT_CDF_8821C BIT(0)
  13602. /* 2 REG_FLC_TRPC_8821C (TIMER OF FLC_RPC) */
  13603. #define BIT_FLC_RPCT_V1_8821C BIT(7)
  13604. #define BIT_MODE_8821C BIT(6)
  13605. #define BIT_SHIFT_TRPCD_8821C 0
  13606. #define BIT_MASK_TRPCD_8821C 0x3f
  13607. #define BIT_TRPCD_8821C(x) \
  13608. (((x) & BIT_MASK_TRPCD_8821C) << BIT_SHIFT_TRPCD_8821C)
  13609. #define BITS_TRPCD_8821C (BIT_MASK_TRPCD_8821C << BIT_SHIFT_TRPCD_8821C)
  13610. #define BIT_CLEAR_TRPCD_8821C(x) ((x) & (~BITS_TRPCD_8821C))
  13611. #define BIT_GET_TRPCD_8821C(x) \
  13612. (((x) >> BIT_SHIFT_TRPCD_8821C) & BIT_MASK_TRPCD_8821C)
  13613. #define BIT_SET_TRPCD_8821C(x, v) \
  13614. (BIT_CLEAR_TRPCD_8821C(x) | BIT_TRPCD_8821C(v))
  13615. /* 2 REG_RXPKTMON_CTRL_8821C */
  13616. #define BIT_SHIFT_RXBKQPKT_SEQ_8821C 20
  13617. #define BIT_MASK_RXBKQPKT_SEQ_8821C 0xf
  13618. #define BIT_RXBKQPKT_SEQ_8821C(x) \
  13619. (((x) & BIT_MASK_RXBKQPKT_SEQ_8821C) << BIT_SHIFT_RXBKQPKT_SEQ_8821C)
  13620. #define BITS_RXBKQPKT_SEQ_8821C \
  13621. (BIT_MASK_RXBKQPKT_SEQ_8821C << BIT_SHIFT_RXBKQPKT_SEQ_8821C)
  13622. #define BIT_CLEAR_RXBKQPKT_SEQ_8821C(x) ((x) & (~BITS_RXBKQPKT_SEQ_8821C))
  13623. #define BIT_GET_RXBKQPKT_SEQ_8821C(x) \
  13624. (((x) >> BIT_SHIFT_RXBKQPKT_SEQ_8821C) & BIT_MASK_RXBKQPKT_SEQ_8821C)
  13625. #define BIT_SET_RXBKQPKT_SEQ_8821C(x, v) \
  13626. (BIT_CLEAR_RXBKQPKT_SEQ_8821C(x) | BIT_RXBKQPKT_SEQ_8821C(v))
  13627. #define BIT_SHIFT_RXBEQPKT_SEQ_8821C 16
  13628. #define BIT_MASK_RXBEQPKT_SEQ_8821C 0xf
  13629. #define BIT_RXBEQPKT_SEQ_8821C(x) \
  13630. (((x) & BIT_MASK_RXBEQPKT_SEQ_8821C) << BIT_SHIFT_RXBEQPKT_SEQ_8821C)
  13631. #define BITS_RXBEQPKT_SEQ_8821C \
  13632. (BIT_MASK_RXBEQPKT_SEQ_8821C << BIT_SHIFT_RXBEQPKT_SEQ_8821C)
  13633. #define BIT_CLEAR_RXBEQPKT_SEQ_8821C(x) ((x) & (~BITS_RXBEQPKT_SEQ_8821C))
  13634. #define BIT_GET_RXBEQPKT_SEQ_8821C(x) \
  13635. (((x) >> BIT_SHIFT_RXBEQPKT_SEQ_8821C) & BIT_MASK_RXBEQPKT_SEQ_8821C)
  13636. #define BIT_SET_RXBEQPKT_SEQ_8821C(x, v) \
  13637. (BIT_CLEAR_RXBEQPKT_SEQ_8821C(x) | BIT_RXBEQPKT_SEQ_8821C(v))
  13638. #define BIT_SHIFT_RXVIQPKT_SEQ_8821C 12
  13639. #define BIT_MASK_RXVIQPKT_SEQ_8821C 0xf
  13640. #define BIT_RXVIQPKT_SEQ_8821C(x) \
  13641. (((x) & BIT_MASK_RXVIQPKT_SEQ_8821C) << BIT_SHIFT_RXVIQPKT_SEQ_8821C)
  13642. #define BITS_RXVIQPKT_SEQ_8821C \
  13643. (BIT_MASK_RXVIQPKT_SEQ_8821C << BIT_SHIFT_RXVIQPKT_SEQ_8821C)
  13644. #define BIT_CLEAR_RXVIQPKT_SEQ_8821C(x) ((x) & (~BITS_RXVIQPKT_SEQ_8821C))
  13645. #define BIT_GET_RXVIQPKT_SEQ_8821C(x) \
  13646. (((x) >> BIT_SHIFT_RXVIQPKT_SEQ_8821C) & BIT_MASK_RXVIQPKT_SEQ_8821C)
  13647. #define BIT_SET_RXVIQPKT_SEQ_8821C(x, v) \
  13648. (BIT_CLEAR_RXVIQPKT_SEQ_8821C(x) | BIT_RXVIQPKT_SEQ_8821C(v))
  13649. #define BIT_SHIFT_RXVOQPKT_SEQ_8821C 8
  13650. #define BIT_MASK_RXVOQPKT_SEQ_8821C 0xf
  13651. #define BIT_RXVOQPKT_SEQ_8821C(x) \
  13652. (((x) & BIT_MASK_RXVOQPKT_SEQ_8821C) << BIT_SHIFT_RXVOQPKT_SEQ_8821C)
  13653. #define BITS_RXVOQPKT_SEQ_8821C \
  13654. (BIT_MASK_RXVOQPKT_SEQ_8821C << BIT_SHIFT_RXVOQPKT_SEQ_8821C)
  13655. #define BIT_CLEAR_RXVOQPKT_SEQ_8821C(x) ((x) & (~BITS_RXVOQPKT_SEQ_8821C))
  13656. #define BIT_GET_RXVOQPKT_SEQ_8821C(x) \
  13657. (((x) >> BIT_SHIFT_RXVOQPKT_SEQ_8821C) & BIT_MASK_RXVOQPKT_SEQ_8821C)
  13658. #define BIT_SET_RXVOQPKT_SEQ_8821C(x, v) \
  13659. (BIT_CLEAR_RXVOQPKT_SEQ_8821C(x) | BIT_RXVOQPKT_SEQ_8821C(v))
  13660. #define BIT_RXBKQPKT_ERR_8821C BIT(7)
  13661. #define BIT_RXBEQPKT_ERR_8821C BIT(6)
  13662. #define BIT_RXVIQPKT_ERR_8821C BIT(5)
  13663. #define BIT_RXVOQPKT_ERR_8821C BIT(4)
  13664. #define BIT_RXDMA_MON_EN_8821C BIT(2)
  13665. #define BIT_RXPKT_MON_RST_8821C BIT(1)
  13666. #define BIT_RXPKT_MON_EN_8821C BIT(0)
  13667. /* 2 REG_STATE_MON_8821C */
  13668. #define BIT_SHIFT_STATE_SEL_8821C 24
  13669. #define BIT_MASK_STATE_SEL_8821C 0x1f
  13670. #define BIT_STATE_SEL_8821C(x) \
  13671. (((x) & BIT_MASK_STATE_SEL_8821C) << BIT_SHIFT_STATE_SEL_8821C)
  13672. #define BITS_STATE_SEL_8821C \
  13673. (BIT_MASK_STATE_SEL_8821C << BIT_SHIFT_STATE_SEL_8821C)
  13674. #define BIT_CLEAR_STATE_SEL_8821C(x) ((x) & (~BITS_STATE_SEL_8821C))
  13675. #define BIT_GET_STATE_SEL_8821C(x) \
  13676. (((x) >> BIT_SHIFT_STATE_SEL_8821C) & BIT_MASK_STATE_SEL_8821C)
  13677. #define BIT_SET_STATE_SEL_8821C(x, v) \
  13678. (BIT_CLEAR_STATE_SEL_8821C(x) | BIT_STATE_SEL_8821C(v))
  13679. #define BIT_SHIFT_STATE_INFO_8821C 8
  13680. #define BIT_MASK_STATE_INFO_8821C 0xff
  13681. #define BIT_STATE_INFO_8821C(x) \
  13682. (((x) & BIT_MASK_STATE_INFO_8821C) << BIT_SHIFT_STATE_INFO_8821C)
  13683. #define BITS_STATE_INFO_8821C \
  13684. (BIT_MASK_STATE_INFO_8821C << BIT_SHIFT_STATE_INFO_8821C)
  13685. #define BIT_CLEAR_STATE_INFO_8821C(x) ((x) & (~BITS_STATE_INFO_8821C))
  13686. #define BIT_GET_STATE_INFO_8821C(x) \
  13687. (((x) >> BIT_SHIFT_STATE_INFO_8821C) & BIT_MASK_STATE_INFO_8821C)
  13688. #define BIT_SET_STATE_INFO_8821C(x, v) \
  13689. (BIT_CLEAR_STATE_INFO_8821C(x) | BIT_STATE_INFO_8821C(v))
  13690. #define BIT_UPD_NXT_STATE_8821C BIT(7)
  13691. #define BIT_SHIFT_CUR_STATE_8821C 0
  13692. #define BIT_MASK_CUR_STATE_8821C 0x7f
  13693. #define BIT_CUR_STATE_8821C(x) \
  13694. (((x) & BIT_MASK_CUR_STATE_8821C) << BIT_SHIFT_CUR_STATE_8821C)
  13695. #define BITS_CUR_STATE_8821C \
  13696. (BIT_MASK_CUR_STATE_8821C << BIT_SHIFT_CUR_STATE_8821C)
  13697. #define BIT_CLEAR_CUR_STATE_8821C(x) ((x) & (~BITS_CUR_STATE_8821C))
  13698. #define BIT_GET_CUR_STATE_8821C(x) \
  13699. (((x) >> BIT_SHIFT_CUR_STATE_8821C) & BIT_MASK_CUR_STATE_8821C)
  13700. #define BIT_SET_CUR_STATE_8821C(x, v) \
  13701. (BIT_CLEAR_CUR_STATE_8821C(x) | BIT_CUR_STATE_8821C(v))
  13702. /* 2 REG_ERROR_MON_8821C */
  13703. #define BIT_MACRX_ERR_1_8821C BIT(17)
  13704. #define BIT_MACRX_ERR_0_8821C BIT(16)
  13705. #define BIT_MACTX_ERR_3_8821C BIT(3)
  13706. #define BIT_MACTX_ERR_2_8821C BIT(2)
  13707. #define BIT_MACTX_ERR_1_8821C BIT(1)
  13708. #define BIT_MACTX_ERR_0_8821C BIT(0)
  13709. /* 2 REG_SEARCH_MACID_8821C */
  13710. #define BIT_EN_TXRPTBUF_CLK_8821C BIT(31)
  13711. #define BIT_SHIFT_INFO_INDEX_OFFSET_8821C 16
  13712. #define BIT_MASK_INFO_INDEX_OFFSET_8821C 0x1fff
  13713. #define BIT_INFO_INDEX_OFFSET_8821C(x) \
  13714. (((x) & BIT_MASK_INFO_INDEX_OFFSET_8821C) \
  13715. << BIT_SHIFT_INFO_INDEX_OFFSET_8821C)
  13716. #define BITS_INFO_INDEX_OFFSET_8821C \
  13717. (BIT_MASK_INFO_INDEX_OFFSET_8821C << BIT_SHIFT_INFO_INDEX_OFFSET_8821C)
  13718. #define BIT_CLEAR_INFO_INDEX_OFFSET_8821C(x) \
  13719. ((x) & (~BITS_INFO_INDEX_OFFSET_8821C))
  13720. #define BIT_GET_INFO_INDEX_OFFSET_8821C(x) \
  13721. (((x) >> BIT_SHIFT_INFO_INDEX_OFFSET_8821C) & \
  13722. BIT_MASK_INFO_INDEX_OFFSET_8821C)
  13723. #define BIT_SET_INFO_INDEX_OFFSET_8821C(x, v) \
  13724. (BIT_CLEAR_INFO_INDEX_OFFSET_8821C(x) | BIT_INFO_INDEX_OFFSET_8821C(v))
  13725. #define BIT_WMAC_SRCH_FIFOFULL_8821C BIT(15)
  13726. #define BIT_DIS_INFOSRCH_8821C BIT(14)
  13727. #define BIT_DISABLE_B0_8821C BIT(13)
  13728. #define BIT_SHIFT_INFO_ADDR_OFFSET_8821C 0
  13729. #define BIT_MASK_INFO_ADDR_OFFSET_8821C 0x1fff
  13730. #define BIT_INFO_ADDR_OFFSET_8821C(x) \
  13731. (((x) & BIT_MASK_INFO_ADDR_OFFSET_8821C) \
  13732. << BIT_SHIFT_INFO_ADDR_OFFSET_8821C)
  13733. #define BITS_INFO_ADDR_OFFSET_8821C \
  13734. (BIT_MASK_INFO_ADDR_OFFSET_8821C << BIT_SHIFT_INFO_ADDR_OFFSET_8821C)
  13735. #define BIT_CLEAR_INFO_ADDR_OFFSET_8821C(x) \
  13736. ((x) & (~BITS_INFO_ADDR_OFFSET_8821C))
  13737. #define BIT_GET_INFO_ADDR_OFFSET_8821C(x) \
  13738. (((x) >> BIT_SHIFT_INFO_ADDR_OFFSET_8821C) & \
  13739. BIT_MASK_INFO_ADDR_OFFSET_8821C)
  13740. #define BIT_SET_INFO_ADDR_OFFSET_8821C(x, v) \
  13741. (BIT_CLEAR_INFO_ADDR_OFFSET_8821C(x) | BIT_INFO_ADDR_OFFSET_8821C(v))
  13742. /* 2 REG_BT_COEX_TABLE_8821C (BT-COEXISTENCE CONTROL REGISTER) */
  13743. #define BIT_SHIFT_COEX_TABLE_1_8821C 0
  13744. #define BIT_MASK_COEX_TABLE_1_8821C 0xffffffffL
  13745. #define BIT_COEX_TABLE_1_8821C(x) \
  13746. (((x) & BIT_MASK_COEX_TABLE_1_8821C) << BIT_SHIFT_COEX_TABLE_1_8821C)
  13747. #define BITS_COEX_TABLE_1_8821C \
  13748. (BIT_MASK_COEX_TABLE_1_8821C << BIT_SHIFT_COEX_TABLE_1_8821C)
  13749. #define BIT_CLEAR_COEX_TABLE_1_8821C(x) ((x) & (~BITS_COEX_TABLE_1_8821C))
  13750. #define BIT_GET_COEX_TABLE_1_8821C(x) \
  13751. (((x) >> BIT_SHIFT_COEX_TABLE_1_8821C) & BIT_MASK_COEX_TABLE_1_8821C)
  13752. #define BIT_SET_COEX_TABLE_1_8821C(x, v) \
  13753. (BIT_CLEAR_COEX_TABLE_1_8821C(x) | BIT_COEX_TABLE_1_8821C(v))
  13754. /* 2 REG_BT_COEX_TABLE2_8821C (BT-COEXISTENCE CONTROL REGISTER) */
  13755. #define BIT_SHIFT_COEX_TABLE_2_8821C 0
  13756. #define BIT_MASK_COEX_TABLE_2_8821C 0xffffffffL
  13757. #define BIT_COEX_TABLE_2_8821C(x) \
  13758. (((x) & BIT_MASK_COEX_TABLE_2_8821C) << BIT_SHIFT_COEX_TABLE_2_8821C)
  13759. #define BITS_COEX_TABLE_2_8821C \
  13760. (BIT_MASK_COEX_TABLE_2_8821C << BIT_SHIFT_COEX_TABLE_2_8821C)
  13761. #define BIT_CLEAR_COEX_TABLE_2_8821C(x) ((x) & (~BITS_COEX_TABLE_2_8821C))
  13762. #define BIT_GET_COEX_TABLE_2_8821C(x) \
  13763. (((x) >> BIT_SHIFT_COEX_TABLE_2_8821C) & BIT_MASK_COEX_TABLE_2_8821C)
  13764. #define BIT_SET_COEX_TABLE_2_8821C(x, v) \
  13765. (BIT_CLEAR_COEX_TABLE_2_8821C(x) | BIT_COEX_TABLE_2_8821C(v))
  13766. /* 2 REG_BT_COEX_BREAK_TABLE_8821C (BT-COEXISTENCE CONTROL REGISTER) */
  13767. #define BIT_SHIFT_BREAK_TABLE_2_8821C 16
  13768. #define BIT_MASK_BREAK_TABLE_2_8821C 0xffff
  13769. #define BIT_BREAK_TABLE_2_8821C(x) \
  13770. (((x) & BIT_MASK_BREAK_TABLE_2_8821C) << BIT_SHIFT_BREAK_TABLE_2_8821C)
  13771. #define BITS_BREAK_TABLE_2_8821C \
  13772. (BIT_MASK_BREAK_TABLE_2_8821C << BIT_SHIFT_BREAK_TABLE_2_8821C)
  13773. #define BIT_CLEAR_BREAK_TABLE_2_8821C(x) ((x) & (~BITS_BREAK_TABLE_2_8821C))
  13774. #define BIT_GET_BREAK_TABLE_2_8821C(x) \
  13775. (((x) >> BIT_SHIFT_BREAK_TABLE_2_8821C) & BIT_MASK_BREAK_TABLE_2_8821C)
  13776. #define BIT_SET_BREAK_TABLE_2_8821C(x, v) \
  13777. (BIT_CLEAR_BREAK_TABLE_2_8821C(x) | BIT_BREAK_TABLE_2_8821C(v))
  13778. #define BIT_SHIFT_BREAK_TABLE_1_8821C 0
  13779. #define BIT_MASK_BREAK_TABLE_1_8821C 0xffff
  13780. #define BIT_BREAK_TABLE_1_8821C(x) \
  13781. (((x) & BIT_MASK_BREAK_TABLE_1_8821C) << BIT_SHIFT_BREAK_TABLE_1_8821C)
  13782. #define BITS_BREAK_TABLE_1_8821C \
  13783. (BIT_MASK_BREAK_TABLE_1_8821C << BIT_SHIFT_BREAK_TABLE_1_8821C)
  13784. #define BIT_CLEAR_BREAK_TABLE_1_8821C(x) ((x) & (~BITS_BREAK_TABLE_1_8821C))
  13785. #define BIT_GET_BREAK_TABLE_1_8821C(x) \
  13786. (((x) >> BIT_SHIFT_BREAK_TABLE_1_8821C) & BIT_MASK_BREAK_TABLE_1_8821C)
  13787. #define BIT_SET_BREAK_TABLE_1_8821C(x, v) \
  13788. (BIT_CLEAR_BREAK_TABLE_1_8821C(x) | BIT_BREAK_TABLE_1_8821C(v))
  13789. /* 2 REG_BT_COEX_TABLE_H_8821C (BT-COEXISTENCE CONTROL REGISTER) */
  13790. #define BIT_PRI_MASK_RX_RESP_V1_8821C BIT(30)
  13791. #define BIT_PRI_MASK_RXOFDM_V1_8821C BIT(29)
  13792. #define BIT_PRI_MASK_RXCCK_V1_8821C BIT(28)
  13793. #define BIT_SHIFT_PRI_MASK_TXAC_8821C 21
  13794. #define BIT_MASK_PRI_MASK_TXAC_8821C 0x7f
  13795. #define BIT_PRI_MASK_TXAC_8821C(x) \
  13796. (((x) & BIT_MASK_PRI_MASK_TXAC_8821C) << BIT_SHIFT_PRI_MASK_TXAC_8821C)
  13797. #define BITS_PRI_MASK_TXAC_8821C \
  13798. (BIT_MASK_PRI_MASK_TXAC_8821C << BIT_SHIFT_PRI_MASK_TXAC_8821C)
  13799. #define BIT_CLEAR_PRI_MASK_TXAC_8821C(x) ((x) & (~BITS_PRI_MASK_TXAC_8821C))
  13800. #define BIT_GET_PRI_MASK_TXAC_8821C(x) \
  13801. (((x) >> BIT_SHIFT_PRI_MASK_TXAC_8821C) & BIT_MASK_PRI_MASK_TXAC_8821C)
  13802. #define BIT_SET_PRI_MASK_TXAC_8821C(x, v) \
  13803. (BIT_CLEAR_PRI_MASK_TXAC_8821C(x) | BIT_PRI_MASK_TXAC_8821C(v))
  13804. #define BIT_SHIFT_PRI_MASK_NAV_8821C 13
  13805. #define BIT_MASK_PRI_MASK_NAV_8821C 0xff
  13806. #define BIT_PRI_MASK_NAV_8821C(x) \
  13807. (((x) & BIT_MASK_PRI_MASK_NAV_8821C) << BIT_SHIFT_PRI_MASK_NAV_8821C)
  13808. #define BITS_PRI_MASK_NAV_8821C \
  13809. (BIT_MASK_PRI_MASK_NAV_8821C << BIT_SHIFT_PRI_MASK_NAV_8821C)
  13810. #define BIT_CLEAR_PRI_MASK_NAV_8821C(x) ((x) & (~BITS_PRI_MASK_NAV_8821C))
  13811. #define BIT_GET_PRI_MASK_NAV_8821C(x) \
  13812. (((x) >> BIT_SHIFT_PRI_MASK_NAV_8821C) & BIT_MASK_PRI_MASK_NAV_8821C)
  13813. #define BIT_SET_PRI_MASK_NAV_8821C(x, v) \
  13814. (BIT_CLEAR_PRI_MASK_NAV_8821C(x) | BIT_PRI_MASK_NAV_8821C(v))
  13815. #define BIT_PRI_MASK_CCK_V1_8821C BIT(12)
  13816. #define BIT_PRI_MASK_OFDM_V1_8821C BIT(11)
  13817. #define BIT_PRI_MASK_RTY_V1_8821C BIT(10)
  13818. #define BIT_SHIFT_PRI_MASK_NUM_8821C 6
  13819. #define BIT_MASK_PRI_MASK_NUM_8821C 0xf
  13820. #define BIT_PRI_MASK_NUM_8821C(x) \
  13821. (((x) & BIT_MASK_PRI_MASK_NUM_8821C) << BIT_SHIFT_PRI_MASK_NUM_8821C)
  13822. #define BITS_PRI_MASK_NUM_8821C \
  13823. (BIT_MASK_PRI_MASK_NUM_8821C << BIT_SHIFT_PRI_MASK_NUM_8821C)
  13824. #define BIT_CLEAR_PRI_MASK_NUM_8821C(x) ((x) & (~BITS_PRI_MASK_NUM_8821C))
  13825. #define BIT_GET_PRI_MASK_NUM_8821C(x) \
  13826. (((x) >> BIT_SHIFT_PRI_MASK_NUM_8821C) & BIT_MASK_PRI_MASK_NUM_8821C)
  13827. #define BIT_SET_PRI_MASK_NUM_8821C(x, v) \
  13828. (BIT_CLEAR_PRI_MASK_NUM_8821C(x) | BIT_PRI_MASK_NUM_8821C(v))
  13829. #define BIT_SHIFT_PRI_MASK_TYPE_8821C 2
  13830. #define BIT_MASK_PRI_MASK_TYPE_8821C 0xf
  13831. #define BIT_PRI_MASK_TYPE_8821C(x) \
  13832. (((x) & BIT_MASK_PRI_MASK_TYPE_8821C) << BIT_SHIFT_PRI_MASK_TYPE_8821C)
  13833. #define BITS_PRI_MASK_TYPE_8821C \
  13834. (BIT_MASK_PRI_MASK_TYPE_8821C << BIT_SHIFT_PRI_MASK_TYPE_8821C)
  13835. #define BIT_CLEAR_PRI_MASK_TYPE_8821C(x) ((x) & (~BITS_PRI_MASK_TYPE_8821C))
  13836. #define BIT_GET_PRI_MASK_TYPE_8821C(x) \
  13837. (((x) >> BIT_SHIFT_PRI_MASK_TYPE_8821C) & BIT_MASK_PRI_MASK_TYPE_8821C)
  13838. #define BIT_SET_PRI_MASK_TYPE_8821C(x, v) \
  13839. (BIT_CLEAR_PRI_MASK_TYPE_8821C(x) | BIT_PRI_MASK_TYPE_8821C(v))
  13840. #define BIT_OOB_V1_8821C BIT(1)
  13841. #define BIT_ANT_SEL_V1_8821C BIT(0)
  13842. /* 2 REG_RXCMD_0_8821C */
  13843. #define BIT_RXCMD_EN_8821C BIT(31)
  13844. #define BIT_SHIFT_RXCMD_INFO_8821C 0
  13845. #define BIT_MASK_RXCMD_INFO_8821C 0x7fffffffL
  13846. #define BIT_RXCMD_INFO_8821C(x) \
  13847. (((x) & BIT_MASK_RXCMD_INFO_8821C) << BIT_SHIFT_RXCMD_INFO_8821C)
  13848. #define BITS_RXCMD_INFO_8821C \
  13849. (BIT_MASK_RXCMD_INFO_8821C << BIT_SHIFT_RXCMD_INFO_8821C)
  13850. #define BIT_CLEAR_RXCMD_INFO_8821C(x) ((x) & (~BITS_RXCMD_INFO_8821C))
  13851. #define BIT_GET_RXCMD_INFO_8821C(x) \
  13852. (((x) >> BIT_SHIFT_RXCMD_INFO_8821C) & BIT_MASK_RXCMD_INFO_8821C)
  13853. #define BIT_SET_RXCMD_INFO_8821C(x, v) \
  13854. (BIT_CLEAR_RXCMD_INFO_8821C(x) | BIT_RXCMD_INFO_8821C(v))
  13855. /* 2 REG_RXCMD_1_8821C */
  13856. #define BIT_SHIFT_CSI_RADDR_LATCH_8821C 24
  13857. #define BIT_MASK_CSI_RADDR_LATCH_8821C 0xff
  13858. #define BIT_CSI_RADDR_LATCH_8821C(x) \
  13859. (((x) & BIT_MASK_CSI_RADDR_LATCH_8821C) \
  13860. << BIT_SHIFT_CSI_RADDR_LATCH_8821C)
  13861. #define BITS_CSI_RADDR_LATCH_8821C \
  13862. (BIT_MASK_CSI_RADDR_LATCH_8821C << BIT_SHIFT_CSI_RADDR_LATCH_8821C)
  13863. #define BIT_CLEAR_CSI_RADDR_LATCH_8821C(x) ((x) & (~BITS_CSI_RADDR_LATCH_8821C))
  13864. #define BIT_GET_CSI_RADDR_LATCH_8821C(x) \
  13865. (((x) >> BIT_SHIFT_CSI_RADDR_LATCH_8821C) & \
  13866. BIT_MASK_CSI_RADDR_LATCH_8821C)
  13867. #define BIT_SET_CSI_RADDR_LATCH_8821C(x, v) \
  13868. (BIT_CLEAR_CSI_RADDR_LATCH_8821C(x) | BIT_CSI_RADDR_LATCH_8821C(v))
  13869. #define BIT_SHIFT_CSI_WADDR_LATCH_8821C 16
  13870. #define BIT_MASK_CSI_WADDR_LATCH_8821C 0xff
  13871. #define BIT_CSI_WADDR_LATCH_8821C(x) \
  13872. (((x) & BIT_MASK_CSI_WADDR_LATCH_8821C) \
  13873. << BIT_SHIFT_CSI_WADDR_LATCH_8821C)
  13874. #define BITS_CSI_WADDR_LATCH_8821C \
  13875. (BIT_MASK_CSI_WADDR_LATCH_8821C << BIT_SHIFT_CSI_WADDR_LATCH_8821C)
  13876. #define BIT_CLEAR_CSI_WADDR_LATCH_8821C(x) ((x) & (~BITS_CSI_WADDR_LATCH_8821C))
  13877. #define BIT_GET_CSI_WADDR_LATCH_8821C(x) \
  13878. (((x) >> BIT_SHIFT_CSI_WADDR_LATCH_8821C) & \
  13879. BIT_MASK_CSI_WADDR_LATCH_8821C)
  13880. #define BIT_SET_CSI_WADDR_LATCH_8821C(x, v) \
  13881. (BIT_CLEAR_CSI_WADDR_LATCH_8821C(x) | BIT_CSI_WADDR_LATCH_8821C(v))
  13882. #define BIT_SHIFT_RXCMD_PRD_8821C 0
  13883. #define BIT_MASK_RXCMD_PRD_8821C 0xffff
  13884. #define BIT_RXCMD_PRD_8821C(x) \
  13885. (((x) & BIT_MASK_RXCMD_PRD_8821C) << BIT_SHIFT_RXCMD_PRD_8821C)
  13886. #define BITS_RXCMD_PRD_8821C \
  13887. (BIT_MASK_RXCMD_PRD_8821C << BIT_SHIFT_RXCMD_PRD_8821C)
  13888. #define BIT_CLEAR_RXCMD_PRD_8821C(x) ((x) & (~BITS_RXCMD_PRD_8821C))
  13889. #define BIT_GET_RXCMD_PRD_8821C(x) \
  13890. (((x) >> BIT_SHIFT_RXCMD_PRD_8821C) & BIT_MASK_RXCMD_PRD_8821C)
  13891. #define BIT_SET_RXCMD_PRD_8821C(x, v) \
  13892. (BIT_CLEAR_RXCMD_PRD_8821C(x) | BIT_RXCMD_PRD_8821C(v))
  13893. /* 2 REG_WMAC_RESP_TXINFO_8821C (RESPONSE TXINFO REGISTER) */
  13894. #define BIT_SHIFT_WMAC_RESP_MFB_8821C 25
  13895. #define BIT_MASK_WMAC_RESP_MFB_8821C 0x7f
  13896. #define BIT_WMAC_RESP_MFB_8821C(x) \
  13897. (((x) & BIT_MASK_WMAC_RESP_MFB_8821C) << BIT_SHIFT_WMAC_RESP_MFB_8821C)
  13898. #define BITS_WMAC_RESP_MFB_8821C \
  13899. (BIT_MASK_WMAC_RESP_MFB_8821C << BIT_SHIFT_WMAC_RESP_MFB_8821C)
  13900. #define BIT_CLEAR_WMAC_RESP_MFB_8821C(x) ((x) & (~BITS_WMAC_RESP_MFB_8821C))
  13901. #define BIT_GET_WMAC_RESP_MFB_8821C(x) \
  13902. (((x) >> BIT_SHIFT_WMAC_RESP_MFB_8821C) & BIT_MASK_WMAC_RESP_MFB_8821C)
  13903. #define BIT_SET_WMAC_RESP_MFB_8821C(x, v) \
  13904. (BIT_CLEAR_WMAC_RESP_MFB_8821C(x) | BIT_WMAC_RESP_MFB_8821C(v))
  13905. #define BIT_SHIFT_WMAC_ANTINF_SEL_8821C 23
  13906. #define BIT_MASK_WMAC_ANTINF_SEL_8821C 0x3
  13907. #define BIT_WMAC_ANTINF_SEL_8821C(x) \
  13908. (((x) & BIT_MASK_WMAC_ANTINF_SEL_8821C) \
  13909. << BIT_SHIFT_WMAC_ANTINF_SEL_8821C)
  13910. #define BITS_WMAC_ANTINF_SEL_8821C \
  13911. (BIT_MASK_WMAC_ANTINF_SEL_8821C << BIT_SHIFT_WMAC_ANTINF_SEL_8821C)
  13912. #define BIT_CLEAR_WMAC_ANTINF_SEL_8821C(x) ((x) & (~BITS_WMAC_ANTINF_SEL_8821C))
  13913. #define BIT_GET_WMAC_ANTINF_SEL_8821C(x) \
  13914. (((x) >> BIT_SHIFT_WMAC_ANTINF_SEL_8821C) & \
  13915. BIT_MASK_WMAC_ANTINF_SEL_8821C)
  13916. #define BIT_SET_WMAC_ANTINF_SEL_8821C(x, v) \
  13917. (BIT_CLEAR_WMAC_ANTINF_SEL_8821C(x) | BIT_WMAC_ANTINF_SEL_8821C(v))
  13918. #define BIT_SHIFT_WMAC_ANTSEL_SEL_8821C 21
  13919. #define BIT_MASK_WMAC_ANTSEL_SEL_8821C 0x3
  13920. #define BIT_WMAC_ANTSEL_SEL_8821C(x) \
  13921. (((x) & BIT_MASK_WMAC_ANTSEL_SEL_8821C) \
  13922. << BIT_SHIFT_WMAC_ANTSEL_SEL_8821C)
  13923. #define BITS_WMAC_ANTSEL_SEL_8821C \
  13924. (BIT_MASK_WMAC_ANTSEL_SEL_8821C << BIT_SHIFT_WMAC_ANTSEL_SEL_8821C)
  13925. #define BIT_CLEAR_WMAC_ANTSEL_SEL_8821C(x) ((x) & (~BITS_WMAC_ANTSEL_SEL_8821C))
  13926. #define BIT_GET_WMAC_ANTSEL_SEL_8821C(x) \
  13927. (((x) >> BIT_SHIFT_WMAC_ANTSEL_SEL_8821C) & \
  13928. BIT_MASK_WMAC_ANTSEL_SEL_8821C)
  13929. #define BIT_SET_WMAC_ANTSEL_SEL_8821C(x, v) \
  13930. (BIT_CLEAR_WMAC_ANTSEL_SEL_8821C(x) | BIT_WMAC_ANTSEL_SEL_8821C(v))
  13931. #define BIT_SHIFT_R_WMAC_RESP_TXPOWER_8821C 18
  13932. #define BIT_MASK_R_WMAC_RESP_TXPOWER_8821C 0x7
  13933. #define BIT_R_WMAC_RESP_TXPOWER_8821C(x) \
  13934. (((x) & BIT_MASK_R_WMAC_RESP_TXPOWER_8821C) \
  13935. << BIT_SHIFT_R_WMAC_RESP_TXPOWER_8821C)
  13936. #define BITS_R_WMAC_RESP_TXPOWER_8821C \
  13937. (BIT_MASK_R_WMAC_RESP_TXPOWER_8821C \
  13938. << BIT_SHIFT_R_WMAC_RESP_TXPOWER_8821C)
  13939. #define BIT_CLEAR_R_WMAC_RESP_TXPOWER_8821C(x) \
  13940. ((x) & (~BITS_R_WMAC_RESP_TXPOWER_8821C))
  13941. #define BIT_GET_R_WMAC_RESP_TXPOWER_8821C(x) \
  13942. (((x) >> BIT_SHIFT_R_WMAC_RESP_TXPOWER_8821C) & \
  13943. BIT_MASK_R_WMAC_RESP_TXPOWER_8821C)
  13944. #define BIT_SET_R_WMAC_RESP_TXPOWER_8821C(x, v) \
  13945. (BIT_CLEAR_R_WMAC_RESP_TXPOWER_8821C(x) | \
  13946. BIT_R_WMAC_RESP_TXPOWER_8821C(v))
  13947. #define BIT_SHIFT_WMAC_RESP_TXANT_8821C 0
  13948. #define BIT_MASK_WMAC_RESP_TXANT_8821C 0x3ffff
  13949. #define BIT_WMAC_RESP_TXANT_8821C(x) \
  13950. (((x) & BIT_MASK_WMAC_RESP_TXANT_8821C) \
  13951. << BIT_SHIFT_WMAC_RESP_TXANT_8821C)
  13952. #define BITS_WMAC_RESP_TXANT_8821C \
  13953. (BIT_MASK_WMAC_RESP_TXANT_8821C << BIT_SHIFT_WMAC_RESP_TXANT_8821C)
  13954. #define BIT_CLEAR_WMAC_RESP_TXANT_8821C(x) ((x) & (~BITS_WMAC_RESP_TXANT_8821C))
  13955. #define BIT_GET_WMAC_RESP_TXANT_8821C(x) \
  13956. (((x) >> BIT_SHIFT_WMAC_RESP_TXANT_8821C) & \
  13957. BIT_MASK_WMAC_RESP_TXANT_8821C)
  13958. #define BIT_SET_WMAC_RESP_TXANT_8821C(x, v) \
  13959. (BIT_CLEAR_WMAC_RESP_TXANT_8821C(x) | BIT_WMAC_RESP_TXANT_8821C(v))
  13960. /* 2 REG_BBPSF_CTRL_8821C */
  13961. #define BIT_CTL_IDLE_CLR_CSI_RPT_8821C BIT(31)
  13962. #define BIT_WMAC_USE_NDPARATE_8821C BIT(30)
  13963. #define BIT_SHIFT_WMAC_CSI_RATE_8821C 24
  13964. #define BIT_MASK_WMAC_CSI_RATE_8821C 0x3f
  13965. #define BIT_WMAC_CSI_RATE_8821C(x) \
  13966. (((x) & BIT_MASK_WMAC_CSI_RATE_8821C) << BIT_SHIFT_WMAC_CSI_RATE_8821C)
  13967. #define BITS_WMAC_CSI_RATE_8821C \
  13968. (BIT_MASK_WMAC_CSI_RATE_8821C << BIT_SHIFT_WMAC_CSI_RATE_8821C)
  13969. #define BIT_CLEAR_WMAC_CSI_RATE_8821C(x) ((x) & (~BITS_WMAC_CSI_RATE_8821C))
  13970. #define BIT_GET_WMAC_CSI_RATE_8821C(x) \
  13971. (((x) >> BIT_SHIFT_WMAC_CSI_RATE_8821C) & BIT_MASK_WMAC_CSI_RATE_8821C)
  13972. #define BIT_SET_WMAC_CSI_RATE_8821C(x, v) \
  13973. (BIT_CLEAR_WMAC_CSI_RATE_8821C(x) | BIT_WMAC_CSI_RATE_8821C(v))
  13974. #define BIT_SHIFT_WMAC_RESP_TXRATE_8821C 16
  13975. #define BIT_MASK_WMAC_RESP_TXRATE_8821C 0xff
  13976. #define BIT_WMAC_RESP_TXRATE_8821C(x) \
  13977. (((x) & BIT_MASK_WMAC_RESP_TXRATE_8821C) \
  13978. << BIT_SHIFT_WMAC_RESP_TXRATE_8821C)
  13979. #define BITS_WMAC_RESP_TXRATE_8821C \
  13980. (BIT_MASK_WMAC_RESP_TXRATE_8821C << BIT_SHIFT_WMAC_RESP_TXRATE_8821C)
  13981. #define BIT_CLEAR_WMAC_RESP_TXRATE_8821C(x) \
  13982. ((x) & (~BITS_WMAC_RESP_TXRATE_8821C))
  13983. #define BIT_GET_WMAC_RESP_TXRATE_8821C(x) \
  13984. (((x) >> BIT_SHIFT_WMAC_RESP_TXRATE_8821C) & \
  13985. BIT_MASK_WMAC_RESP_TXRATE_8821C)
  13986. #define BIT_SET_WMAC_RESP_TXRATE_8821C(x, v) \
  13987. (BIT_CLEAR_WMAC_RESP_TXRATE_8821C(x) | BIT_WMAC_RESP_TXRATE_8821C(v))
  13988. #define BIT_CSI_FORCE_RATE_EN_8821C BIT(15)
  13989. #define BIT_SHIFT_CSI_RSC_8821C 13
  13990. #define BIT_MASK_CSI_RSC_8821C 0x3
  13991. #define BIT_CSI_RSC_8821C(x) \
  13992. (((x) & BIT_MASK_CSI_RSC_8821C) << BIT_SHIFT_CSI_RSC_8821C)
  13993. #define BITS_CSI_RSC_8821C (BIT_MASK_CSI_RSC_8821C << BIT_SHIFT_CSI_RSC_8821C)
  13994. #define BIT_CLEAR_CSI_RSC_8821C(x) ((x) & (~BITS_CSI_RSC_8821C))
  13995. #define BIT_GET_CSI_RSC_8821C(x) \
  13996. (((x) >> BIT_SHIFT_CSI_RSC_8821C) & BIT_MASK_CSI_RSC_8821C)
  13997. #define BIT_SET_CSI_RSC_8821C(x, v) \
  13998. (BIT_CLEAR_CSI_RSC_8821C(x) | BIT_CSI_RSC_8821C(v))
  13999. #define BIT_CSI_GID_SEL_8821C BIT(12)
  14000. #define BIT_RDCSIMD_FLAG_TRIG_SEL_8821C BIT(11)
  14001. #define BIT_NDPVLD_POS_RST_FFPTR_DIS_V1_8821C BIT(10)
  14002. #define BIT_NDPVLD_PROTECT_RDRDY_DIS_8821C BIT(9)
  14003. #define BIT_RDCSI_EMPTY_APPZERO_8821C BIT(8)
  14004. #define BIT_BBPSF_MPDUCHKEN_8821C BIT(5)
  14005. #define BIT_BBPSF_MHCHKEN_8821C BIT(4)
  14006. #define BIT_BBPSF_ERRCHKEN_8821C BIT(3)
  14007. #define BIT_SHIFT_BBPSF_ERRTHR_8821C 0
  14008. #define BIT_MASK_BBPSF_ERRTHR_8821C 0x7
  14009. #define BIT_BBPSF_ERRTHR_8821C(x) \
  14010. (((x) & BIT_MASK_BBPSF_ERRTHR_8821C) << BIT_SHIFT_BBPSF_ERRTHR_8821C)
  14011. #define BITS_BBPSF_ERRTHR_8821C \
  14012. (BIT_MASK_BBPSF_ERRTHR_8821C << BIT_SHIFT_BBPSF_ERRTHR_8821C)
  14013. #define BIT_CLEAR_BBPSF_ERRTHR_8821C(x) ((x) & (~BITS_BBPSF_ERRTHR_8821C))
  14014. #define BIT_GET_BBPSF_ERRTHR_8821C(x) \
  14015. (((x) >> BIT_SHIFT_BBPSF_ERRTHR_8821C) & BIT_MASK_BBPSF_ERRTHR_8821C)
  14016. #define BIT_SET_BBPSF_ERRTHR_8821C(x, v) \
  14017. (BIT_CLEAR_BBPSF_ERRTHR_8821C(x) | BIT_BBPSF_ERRTHR_8821C(v))
  14018. /* 2 REG_P2P_RX_BCN_NOA_8821C (P2P RX BEACON NOA REGISTER) */
  14019. #define BIT_NOA_PARSER_EN_8821C BIT(15)
  14020. #define BIT_BSSID_SEL_8821C BIT(14)
  14021. #define BIT_SHIFT_P2P_OUI_TYPE_8821C 0
  14022. #define BIT_MASK_P2P_OUI_TYPE_8821C 0xff
  14023. #define BIT_P2P_OUI_TYPE_8821C(x) \
  14024. (((x) & BIT_MASK_P2P_OUI_TYPE_8821C) << BIT_SHIFT_P2P_OUI_TYPE_8821C)
  14025. #define BITS_P2P_OUI_TYPE_8821C \
  14026. (BIT_MASK_P2P_OUI_TYPE_8821C << BIT_SHIFT_P2P_OUI_TYPE_8821C)
  14027. #define BIT_CLEAR_P2P_OUI_TYPE_8821C(x) ((x) & (~BITS_P2P_OUI_TYPE_8821C))
  14028. #define BIT_GET_P2P_OUI_TYPE_8821C(x) \
  14029. (((x) >> BIT_SHIFT_P2P_OUI_TYPE_8821C) & BIT_MASK_P2P_OUI_TYPE_8821C)
  14030. #define BIT_SET_P2P_OUI_TYPE_8821C(x, v) \
  14031. (BIT_CLEAR_P2P_OUI_TYPE_8821C(x) | BIT_P2P_OUI_TYPE_8821C(v))
  14032. /* 2 REG_RSVD_8821C */
  14033. /* 2 REG_ASSOCIATED_BFMER0_INFO_8821C (ASSOCIATED BEAMFORMER0 INFO REGISTER) */
  14034. #define BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R0_V1_8821C 0
  14035. #define BIT_MASK_R_WMAC_SOUNDING_RXADD_R0_V1_8821C 0xffffffffL
  14036. #define BIT_R_WMAC_SOUNDING_RXADD_R0_V1_8821C(x) \
  14037. (((x) & BIT_MASK_R_WMAC_SOUNDING_RXADD_R0_V1_8821C) \
  14038. << BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R0_V1_8821C)
  14039. #define BITS_R_WMAC_SOUNDING_RXADD_R0_V1_8821C \
  14040. (BIT_MASK_R_WMAC_SOUNDING_RXADD_R0_V1_8821C \
  14041. << BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R0_V1_8821C)
  14042. #define BIT_CLEAR_R_WMAC_SOUNDING_RXADD_R0_V1_8821C(x) \
  14043. ((x) & (~BITS_R_WMAC_SOUNDING_RXADD_R0_V1_8821C))
  14044. #define BIT_GET_R_WMAC_SOUNDING_RXADD_R0_V1_8821C(x) \
  14045. (((x) >> BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R0_V1_8821C) & \
  14046. BIT_MASK_R_WMAC_SOUNDING_RXADD_R0_V1_8821C)
  14047. #define BIT_SET_R_WMAC_SOUNDING_RXADD_R0_V1_8821C(x, v) \
  14048. (BIT_CLEAR_R_WMAC_SOUNDING_RXADD_R0_V1_8821C(x) | \
  14049. BIT_R_WMAC_SOUNDING_RXADD_R0_V1_8821C(v))
  14050. /* 2 REG_ASSOCIATED_BFMER0_INFO_H_8821C */
  14051. #define BIT_SHIFT_R_WMAC_TXCSI_AID0_8821C 16
  14052. #define BIT_MASK_R_WMAC_TXCSI_AID0_8821C 0x1ff
  14053. #define BIT_R_WMAC_TXCSI_AID0_8821C(x) \
  14054. (((x) & BIT_MASK_R_WMAC_TXCSI_AID0_8821C) \
  14055. << BIT_SHIFT_R_WMAC_TXCSI_AID0_8821C)
  14056. #define BITS_R_WMAC_TXCSI_AID0_8821C \
  14057. (BIT_MASK_R_WMAC_TXCSI_AID0_8821C << BIT_SHIFT_R_WMAC_TXCSI_AID0_8821C)
  14058. #define BIT_CLEAR_R_WMAC_TXCSI_AID0_8821C(x) \
  14059. ((x) & (~BITS_R_WMAC_TXCSI_AID0_8821C))
  14060. #define BIT_GET_R_WMAC_TXCSI_AID0_8821C(x) \
  14061. (((x) >> BIT_SHIFT_R_WMAC_TXCSI_AID0_8821C) & \
  14062. BIT_MASK_R_WMAC_TXCSI_AID0_8821C)
  14063. #define BIT_SET_R_WMAC_TXCSI_AID0_8821C(x, v) \
  14064. (BIT_CLEAR_R_WMAC_TXCSI_AID0_8821C(x) | BIT_R_WMAC_TXCSI_AID0_8821C(v))
  14065. #define BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R0_H_V1_8821C 0
  14066. #define BIT_MASK_R_WMAC_SOUNDING_RXADD_R0_H_V1_8821C 0xffff
  14067. #define BIT_R_WMAC_SOUNDING_RXADD_R0_H_V1_8821C(x) \
  14068. (((x) & BIT_MASK_R_WMAC_SOUNDING_RXADD_R0_H_V1_8821C) \
  14069. << BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R0_H_V1_8821C)
  14070. #define BITS_R_WMAC_SOUNDING_RXADD_R0_H_V1_8821C \
  14071. (BIT_MASK_R_WMAC_SOUNDING_RXADD_R0_H_V1_8821C \
  14072. << BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R0_H_V1_8821C)
  14073. #define BIT_CLEAR_R_WMAC_SOUNDING_RXADD_R0_H_V1_8821C(x) \
  14074. ((x) & (~BITS_R_WMAC_SOUNDING_RXADD_R0_H_V1_8821C))
  14075. #define BIT_GET_R_WMAC_SOUNDING_RXADD_R0_H_V1_8821C(x) \
  14076. (((x) >> BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R0_H_V1_8821C) & \
  14077. BIT_MASK_R_WMAC_SOUNDING_RXADD_R0_H_V1_8821C)
  14078. #define BIT_SET_R_WMAC_SOUNDING_RXADD_R0_H_V1_8821C(x, v) \
  14079. (BIT_CLEAR_R_WMAC_SOUNDING_RXADD_R0_H_V1_8821C(x) | \
  14080. BIT_R_WMAC_SOUNDING_RXADD_R0_H_V1_8821C(v))
  14081. /* 2 REG_ASSOCIATED_BFMER1_INFO_8821C (ASSOCIATED BEAMFORMER1 INFO REGISTER) */
  14082. #define BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R1_V1_8821C 0
  14083. #define BIT_MASK_R_WMAC_SOUNDING_RXADD_R1_V1_8821C 0xffffffffL
  14084. #define BIT_R_WMAC_SOUNDING_RXADD_R1_V1_8821C(x) \
  14085. (((x) & BIT_MASK_R_WMAC_SOUNDING_RXADD_R1_V1_8821C) \
  14086. << BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R1_V1_8821C)
  14087. #define BITS_R_WMAC_SOUNDING_RXADD_R1_V1_8821C \
  14088. (BIT_MASK_R_WMAC_SOUNDING_RXADD_R1_V1_8821C \
  14089. << BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R1_V1_8821C)
  14090. #define BIT_CLEAR_R_WMAC_SOUNDING_RXADD_R1_V1_8821C(x) \
  14091. ((x) & (~BITS_R_WMAC_SOUNDING_RXADD_R1_V1_8821C))
  14092. #define BIT_GET_R_WMAC_SOUNDING_RXADD_R1_V1_8821C(x) \
  14093. (((x) >> BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R1_V1_8821C) & \
  14094. BIT_MASK_R_WMAC_SOUNDING_RXADD_R1_V1_8821C)
  14095. #define BIT_SET_R_WMAC_SOUNDING_RXADD_R1_V1_8821C(x, v) \
  14096. (BIT_CLEAR_R_WMAC_SOUNDING_RXADD_R1_V1_8821C(x) | \
  14097. BIT_R_WMAC_SOUNDING_RXADD_R1_V1_8821C(v))
  14098. /* 2 REG_ASSOCIATED_BFMER1_INFO_H_8821C */
  14099. #define BIT_SHIFT_R_WMAC_TXCSI_AID1_8821C 16
  14100. #define BIT_MASK_R_WMAC_TXCSI_AID1_8821C 0x1ff
  14101. #define BIT_R_WMAC_TXCSI_AID1_8821C(x) \
  14102. (((x) & BIT_MASK_R_WMAC_TXCSI_AID1_8821C) \
  14103. << BIT_SHIFT_R_WMAC_TXCSI_AID1_8821C)
  14104. #define BITS_R_WMAC_TXCSI_AID1_8821C \
  14105. (BIT_MASK_R_WMAC_TXCSI_AID1_8821C << BIT_SHIFT_R_WMAC_TXCSI_AID1_8821C)
  14106. #define BIT_CLEAR_R_WMAC_TXCSI_AID1_8821C(x) \
  14107. ((x) & (~BITS_R_WMAC_TXCSI_AID1_8821C))
  14108. #define BIT_GET_R_WMAC_TXCSI_AID1_8821C(x) \
  14109. (((x) >> BIT_SHIFT_R_WMAC_TXCSI_AID1_8821C) & \
  14110. BIT_MASK_R_WMAC_TXCSI_AID1_8821C)
  14111. #define BIT_SET_R_WMAC_TXCSI_AID1_8821C(x, v) \
  14112. (BIT_CLEAR_R_WMAC_TXCSI_AID1_8821C(x) | BIT_R_WMAC_TXCSI_AID1_8821C(v))
  14113. #define BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R1_H_V1_8821C 0
  14114. #define BIT_MASK_R_WMAC_SOUNDING_RXADD_R1_H_V1_8821C 0xffff
  14115. #define BIT_R_WMAC_SOUNDING_RXADD_R1_H_V1_8821C(x) \
  14116. (((x) & BIT_MASK_R_WMAC_SOUNDING_RXADD_R1_H_V1_8821C) \
  14117. << BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R1_H_V1_8821C)
  14118. #define BITS_R_WMAC_SOUNDING_RXADD_R1_H_V1_8821C \
  14119. (BIT_MASK_R_WMAC_SOUNDING_RXADD_R1_H_V1_8821C \
  14120. << BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R1_H_V1_8821C)
  14121. #define BIT_CLEAR_R_WMAC_SOUNDING_RXADD_R1_H_V1_8821C(x) \
  14122. ((x) & (~BITS_R_WMAC_SOUNDING_RXADD_R1_H_V1_8821C))
  14123. #define BIT_GET_R_WMAC_SOUNDING_RXADD_R1_H_V1_8821C(x) \
  14124. (((x) >> BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R1_H_V1_8821C) & \
  14125. BIT_MASK_R_WMAC_SOUNDING_RXADD_R1_H_V1_8821C)
  14126. #define BIT_SET_R_WMAC_SOUNDING_RXADD_R1_H_V1_8821C(x, v) \
  14127. (BIT_CLEAR_R_WMAC_SOUNDING_RXADD_R1_H_V1_8821C(x) | \
  14128. BIT_R_WMAC_SOUNDING_RXADD_R1_H_V1_8821C(v))
  14129. /* 2 REG_TX_CSI_RPT_PARAM_BW20_8821C (TX CSI REPORT PARAMETER REGISTER) */
  14130. #define BIT_SHIFT_R_WMAC_BFINFO_20M_1_8821C 16
  14131. #define BIT_MASK_R_WMAC_BFINFO_20M_1_8821C 0xfff
  14132. #define BIT_R_WMAC_BFINFO_20M_1_8821C(x) \
  14133. (((x) & BIT_MASK_R_WMAC_BFINFO_20M_1_8821C) \
  14134. << BIT_SHIFT_R_WMAC_BFINFO_20M_1_8821C)
  14135. #define BITS_R_WMAC_BFINFO_20M_1_8821C \
  14136. (BIT_MASK_R_WMAC_BFINFO_20M_1_8821C \
  14137. << BIT_SHIFT_R_WMAC_BFINFO_20M_1_8821C)
  14138. #define BIT_CLEAR_R_WMAC_BFINFO_20M_1_8821C(x) \
  14139. ((x) & (~BITS_R_WMAC_BFINFO_20M_1_8821C))
  14140. #define BIT_GET_R_WMAC_BFINFO_20M_1_8821C(x) \
  14141. (((x) >> BIT_SHIFT_R_WMAC_BFINFO_20M_1_8821C) & \
  14142. BIT_MASK_R_WMAC_BFINFO_20M_1_8821C)
  14143. #define BIT_SET_R_WMAC_BFINFO_20M_1_8821C(x, v) \
  14144. (BIT_CLEAR_R_WMAC_BFINFO_20M_1_8821C(x) | \
  14145. BIT_R_WMAC_BFINFO_20M_1_8821C(v))
  14146. #define BIT_SHIFT_R_WMAC_BFINFO_20M_0_8821C 0
  14147. #define BIT_MASK_R_WMAC_BFINFO_20M_0_8821C 0xfff
  14148. #define BIT_R_WMAC_BFINFO_20M_0_8821C(x) \
  14149. (((x) & BIT_MASK_R_WMAC_BFINFO_20M_0_8821C) \
  14150. << BIT_SHIFT_R_WMAC_BFINFO_20M_0_8821C)
  14151. #define BITS_R_WMAC_BFINFO_20M_0_8821C \
  14152. (BIT_MASK_R_WMAC_BFINFO_20M_0_8821C \
  14153. << BIT_SHIFT_R_WMAC_BFINFO_20M_0_8821C)
  14154. #define BIT_CLEAR_R_WMAC_BFINFO_20M_0_8821C(x) \
  14155. ((x) & (~BITS_R_WMAC_BFINFO_20M_0_8821C))
  14156. #define BIT_GET_R_WMAC_BFINFO_20M_0_8821C(x) \
  14157. (((x) >> BIT_SHIFT_R_WMAC_BFINFO_20M_0_8821C) & \
  14158. BIT_MASK_R_WMAC_BFINFO_20M_0_8821C)
  14159. #define BIT_SET_R_WMAC_BFINFO_20M_0_8821C(x, v) \
  14160. (BIT_CLEAR_R_WMAC_BFINFO_20M_0_8821C(x) | \
  14161. BIT_R_WMAC_BFINFO_20M_0_8821C(v))
  14162. /* 2 REG_TX_CSI_RPT_PARAM_BW40_8821C (TX CSI REPORT PARAMETER_BW40 REGISTER) */
  14163. #define BIT_SHIFT_WMAC_RESP_ANTCD_8821C 0
  14164. #define BIT_MASK_WMAC_RESP_ANTCD_8821C 0xf
  14165. #define BIT_WMAC_RESP_ANTCD_8821C(x) \
  14166. (((x) & BIT_MASK_WMAC_RESP_ANTCD_8821C) \
  14167. << BIT_SHIFT_WMAC_RESP_ANTCD_8821C)
  14168. #define BITS_WMAC_RESP_ANTCD_8821C \
  14169. (BIT_MASK_WMAC_RESP_ANTCD_8821C << BIT_SHIFT_WMAC_RESP_ANTCD_8821C)
  14170. #define BIT_CLEAR_WMAC_RESP_ANTCD_8821C(x) ((x) & (~BITS_WMAC_RESP_ANTCD_8821C))
  14171. #define BIT_GET_WMAC_RESP_ANTCD_8821C(x) \
  14172. (((x) >> BIT_SHIFT_WMAC_RESP_ANTCD_8821C) & \
  14173. BIT_MASK_WMAC_RESP_ANTCD_8821C)
  14174. #define BIT_SET_WMAC_RESP_ANTCD_8821C(x, v) \
  14175. (BIT_CLEAR_WMAC_RESP_ANTCD_8821C(x) | BIT_WMAC_RESP_ANTCD_8821C(v))
  14176. /* 2 REG_RSVD_8821C */
  14177. /* 2 REG_BCN_PSR_RPT2_8821C (BEACON PARSER REPORT REGISTER2) */
  14178. #define BIT_SHIFT_DTIM_CNT2_8821C 24
  14179. #define BIT_MASK_DTIM_CNT2_8821C 0xff
  14180. #define BIT_DTIM_CNT2_8821C(x) \
  14181. (((x) & BIT_MASK_DTIM_CNT2_8821C) << BIT_SHIFT_DTIM_CNT2_8821C)
  14182. #define BITS_DTIM_CNT2_8821C \
  14183. (BIT_MASK_DTIM_CNT2_8821C << BIT_SHIFT_DTIM_CNT2_8821C)
  14184. #define BIT_CLEAR_DTIM_CNT2_8821C(x) ((x) & (~BITS_DTIM_CNT2_8821C))
  14185. #define BIT_GET_DTIM_CNT2_8821C(x) \
  14186. (((x) >> BIT_SHIFT_DTIM_CNT2_8821C) & BIT_MASK_DTIM_CNT2_8821C)
  14187. #define BIT_SET_DTIM_CNT2_8821C(x, v) \
  14188. (BIT_CLEAR_DTIM_CNT2_8821C(x) | BIT_DTIM_CNT2_8821C(v))
  14189. #define BIT_SHIFT_DTIM_PERIOD2_8821C 16
  14190. #define BIT_MASK_DTIM_PERIOD2_8821C 0xff
  14191. #define BIT_DTIM_PERIOD2_8821C(x) \
  14192. (((x) & BIT_MASK_DTIM_PERIOD2_8821C) << BIT_SHIFT_DTIM_PERIOD2_8821C)
  14193. #define BITS_DTIM_PERIOD2_8821C \
  14194. (BIT_MASK_DTIM_PERIOD2_8821C << BIT_SHIFT_DTIM_PERIOD2_8821C)
  14195. #define BIT_CLEAR_DTIM_PERIOD2_8821C(x) ((x) & (~BITS_DTIM_PERIOD2_8821C))
  14196. #define BIT_GET_DTIM_PERIOD2_8821C(x) \
  14197. (((x) >> BIT_SHIFT_DTIM_PERIOD2_8821C) & BIT_MASK_DTIM_PERIOD2_8821C)
  14198. #define BIT_SET_DTIM_PERIOD2_8821C(x, v) \
  14199. (BIT_CLEAR_DTIM_PERIOD2_8821C(x) | BIT_DTIM_PERIOD2_8821C(v))
  14200. #define BIT_DTIM2_8821C BIT(15)
  14201. #define BIT_TIM2_8821C BIT(14)
  14202. #define BIT_SHIFT_PS_AID_2_8821C 0
  14203. #define BIT_MASK_PS_AID_2_8821C 0x7ff
  14204. #define BIT_PS_AID_2_8821C(x) \
  14205. (((x) & BIT_MASK_PS_AID_2_8821C) << BIT_SHIFT_PS_AID_2_8821C)
  14206. #define BITS_PS_AID_2_8821C \
  14207. (BIT_MASK_PS_AID_2_8821C << BIT_SHIFT_PS_AID_2_8821C)
  14208. #define BIT_CLEAR_PS_AID_2_8821C(x) ((x) & (~BITS_PS_AID_2_8821C))
  14209. #define BIT_GET_PS_AID_2_8821C(x) \
  14210. (((x) >> BIT_SHIFT_PS_AID_2_8821C) & BIT_MASK_PS_AID_2_8821C)
  14211. #define BIT_SET_PS_AID_2_8821C(x, v) \
  14212. (BIT_CLEAR_PS_AID_2_8821C(x) | BIT_PS_AID_2_8821C(v))
  14213. /* 2 REG_BCN_PSR_RPT3_8821C (BEACON PARSER REPORT REGISTER3) */
  14214. #define BIT_SHIFT_DTIM_CNT3_8821C 24
  14215. #define BIT_MASK_DTIM_CNT3_8821C 0xff
  14216. #define BIT_DTIM_CNT3_8821C(x) \
  14217. (((x) & BIT_MASK_DTIM_CNT3_8821C) << BIT_SHIFT_DTIM_CNT3_8821C)
  14218. #define BITS_DTIM_CNT3_8821C \
  14219. (BIT_MASK_DTIM_CNT3_8821C << BIT_SHIFT_DTIM_CNT3_8821C)
  14220. #define BIT_CLEAR_DTIM_CNT3_8821C(x) ((x) & (~BITS_DTIM_CNT3_8821C))
  14221. #define BIT_GET_DTIM_CNT3_8821C(x) \
  14222. (((x) >> BIT_SHIFT_DTIM_CNT3_8821C) & BIT_MASK_DTIM_CNT3_8821C)
  14223. #define BIT_SET_DTIM_CNT3_8821C(x, v) \
  14224. (BIT_CLEAR_DTIM_CNT3_8821C(x) | BIT_DTIM_CNT3_8821C(v))
  14225. #define BIT_SHIFT_DTIM_PERIOD3_8821C 16
  14226. #define BIT_MASK_DTIM_PERIOD3_8821C 0xff
  14227. #define BIT_DTIM_PERIOD3_8821C(x) \
  14228. (((x) & BIT_MASK_DTIM_PERIOD3_8821C) << BIT_SHIFT_DTIM_PERIOD3_8821C)
  14229. #define BITS_DTIM_PERIOD3_8821C \
  14230. (BIT_MASK_DTIM_PERIOD3_8821C << BIT_SHIFT_DTIM_PERIOD3_8821C)
  14231. #define BIT_CLEAR_DTIM_PERIOD3_8821C(x) ((x) & (~BITS_DTIM_PERIOD3_8821C))
  14232. #define BIT_GET_DTIM_PERIOD3_8821C(x) \
  14233. (((x) >> BIT_SHIFT_DTIM_PERIOD3_8821C) & BIT_MASK_DTIM_PERIOD3_8821C)
  14234. #define BIT_SET_DTIM_PERIOD3_8821C(x, v) \
  14235. (BIT_CLEAR_DTIM_PERIOD3_8821C(x) | BIT_DTIM_PERIOD3_8821C(v))
  14236. #define BIT_DTIM3_8821C BIT(15)
  14237. #define BIT_TIM3_8821C BIT(14)
  14238. #define BIT_SHIFT_PS_AID_3_8821C 0
  14239. #define BIT_MASK_PS_AID_3_8821C 0x7ff
  14240. #define BIT_PS_AID_3_8821C(x) \
  14241. (((x) & BIT_MASK_PS_AID_3_8821C) << BIT_SHIFT_PS_AID_3_8821C)
  14242. #define BITS_PS_AID_3_8821C \
  14243. (BIT_MASK_PS_AID_3_8821C << BIT_SHIFT_PS_AID_3_8821C)
  14244. #define BIT_CLEAR_PS_AID_3_8821C(x) ((x) & (~BITS_PS_AID_3_8821C))
  14245. #define BIT_GET_PS_AID_3_8821C(x) \
  14246. (((x) >> BIT_SHIFT_PS_AID_3_8821C) & BIT_MASK_PS_AID_3_8821C)
  14247. #define BIT_SET_PS_AID_3_8821C(x, v) \
  14248. (BIT_CLEAR_PS_AID_3_8821C(x) | BIT_PS_AID_3_8821C(v))
  14249. /* 2 REG_BCN_PSR_RPT4_8821C (BEACON PARSER REPORT REGISTER4) */
  14250. #define BIT_SHIFT_DTIM_CNT4_8821C 24
  14251. #define BIT_MASK_DTIM_CNT4_8821C 0xff
  14252. #define BIT_DTIM_CNT4_8821C(x) \
  14253. (((x) & BIT_MASK_DTIM_CNT4_8821C) << BIT_SHIFT_DTIM_CNT4_8821C)
  14254. #define BITS_DTIM_CNT4_8821C \
  14255. (BIT_MASK_DTIM_CNT4_8821C << BIT_SHIFT_DTIM_CNT4_8821C)
  14256. #define BIT_CLEAR_DTIM_CNT4_8821C(x) ((x) & (~BITS_DTIM_CNT4_8821C))
  14257. #define BIT_GET_DTIM_CNT4_8821C(x) \
  14258. (((x) >> BIT_SHIFT_DTIM_CNT4_8821C) & BIT_MASK_DTIM_CNT4_8821C)
  14259. #define BIT_SET_DTIM_CNT4_8821C(x, v) \
  14260. (BIT_CLEAR_DTIM_CNT4_8821C(x) | BIT_DTIM_CNT4_8821C(v))
  14261. #define BIT_SHIFT_DTIM_PERIOD4_8821C 16
  14262. #define BIT_MASK_DTIM_PERIOD4_8821C 0xff
  14263. #define BIT_DTIM_PERIOD4_8821C(x) \
  14264. (((x) & BIT_MASK_DTIM_PERIOD4_8821C) << BIT_SHIFT_DTIM_PERIOD4_8821C)
  14265. #define BITS_DTIM_PERIOD4_8821C \
  14266. (BIT_MASK_DTIM_PERIOD4_8821C << BIT_SHIFT_DTIM_PERIOD4_8821C)
  14267. #define BIT_CLEAR_DTIM_PERIOD4_8821C(x) ((x) & (~BITS_DTIM_PERIOD4_8821C))
  14268. #define BIT_GET_DTIM_PERIOD4_8821C(x) \
  14269. (((x) >> BIT_SHIFT_DTIM_PERIOD4_8821C) & BIT_MASK_DTIM_PERIOD4_8821C)
  14270. #define BIT_SET_DTIM_PERIOD4_8821C(x, v) \
  14271. (BIT_CLEAR_DTIM_PERIOD4_8821C(x) | BIT_DTIM_PERIOD4_8821C(v))
  14272. #define BIT_DTIM4_8821C BIT(15)
  14273. #define BIT_TIM4_8821C BIT(14)
  14274. #define BIT_SHIFT_PS_AID_4_8821C 0
  14275. #define BIT_MASK_PS_AID_4_8821C 0x7ff
  14276. #define BIT_PS_AID_4_8821C(x) \
  14277. (((x) & BIT_MASK_PS_AID_4_8821C) << BIT_SHIFT_PS_AID_4_8821C)
  14278. #define BITS_PS_AID_4_8821C \
  14279. (BIT_MASK_PS_AID_4_8821C << BIT_SHIFT_PS_AID_4_8821C)
  14280. #define BIT_CLEAR_PS_AID_4_8821C(x) ((x) & (~BITS_PS_AID_4_8821C))
  14281. #define BIT_GET_PS_AID_4_8821C(x) \
  14282. (((x) >> BIT_SHIFT_PS_AID_4_8821C) & BIT_MASK_PS_AID_4_8821C)
  14283. #define BIT_SET_PS_AID_4_8821C(x, v) \
  14284. (BIT_CLEAR_PS_AID_4_8821C(x) | BIT_PS_AID_4_8821C(v))
  14285. /* 2 REG_A1_ADDR_MASK_8821C (A1 ADDR MASK REGISTER) */
  14286. #define BIT_SHIFT_A1_ADDR_MASK_8821C 0
  14287. #define BIT_MASK_A1_ADDR_MASK_8821C 0xffffffffL
  14288. #define BIT_A1_ADDR_MASK_8821C(x) \
  14289. (((x) & BIT_MASK_A1_ADDR_MASK_8821C) << BIT_SHIFT_A1_ADDR_MASK_8821C)
  14290. #define BITS_A1_ADDR_MASK_8821C \
  14291. (BIT_MASK_A1_ADDR_MASK_8821C << BIT_SHIFT_A1_ADDR_MASK_8821C)
  14292. #define BIT_CLEAR_A1_ADDR_MASK_8821C(x) ((x) & (~BITS_A1_ADDR_MASK_8821C))
  14293. #define BIT_GET_A1_ADDR_MASK_8821C(x) \
  14294. (((x) >> BIT_SHIFT_A1_ADDR_MASK_8821C) & BIT_MASK_A1_ADDR_MASK_8821C)
  14295. #define BIT_SET_A1_ADDR_MASK_8821C(x, v) \
  14296. (BIT_CLEAR_A1_ADDR_MASK_8821C(x) | BIT_A1_ADDR_MASK_8821C(v))
  14297. /* 2 REG_RSVD_8821C */
  14298. /* 2 REG_RSVD_8821C */
  14299. /* 2 REG_RSVD_8821C */
  14300. /* 2 REG_RSVD_8821C */
  14301. /* 2 REG_MACID2_8821C (MAC ID2 REGISTER) */
  14302. #define BIT_SHIFT_MACID2_V1_8821C 0
  14303. #define BIT_MASK_MACID2_V1_8821C 0xffffffffL
  14304. #define BIT_MACID2_V1_8821C(x) \
  14305. (((x) & BIT_MASK_MACID2_V1_8821C) << BIT_SHIFT_MACID2_V1_8821C)
  14306. #define BITS_MACID2_V1_8821C \
  14307. (BIT_MASK_MACID2_V1_8821C << BIT_SHIFT_MACID2_V1_8821C)
  14308. #define BIT_CLEAR_MACID2_V1_8821C(x) ((x) & (~BITS_MACID2_V1_8821C))
  14309. #define BIT_GET_MACID2_V1_8821C(x) \
  14310. (((x) >> BIT_SHIFT_MACID2_V1_8821C) & BIT_MASK_MACID2_V1_8821C)
  14311. #define BIT_SET_MACID2_V1_8821C(x, v) \
  14312. (BIT_CLEAR_MACID2_V1_8821C(x) | BIT_MACID2_V1_8821C(v))
  14313. /* 2 REG_MACID2_H_8821C (MAC ID2 REGISTER) */
  14314. #define BIT_SHIFT_MACID2_H_V1_8821C 0
  14315. #define BIT_MASK_MACID2_H_V1_8821C 0xffff
  14316. #define BIT_MACID2_H_V1_8821C(x) \
  14317. (((x) & BIT_MASK_MACID2_H_V1_8821C) << BIT_SHIFT_MACID2_H_V1_8821C)
  14318. #define BITS_MACID2_H_V1_8821C \
  14319. (BIT_MASK_MACID2_H_V1_8821C << BIT_SHIFT_MACID2_H_V1_8821C)
  14320. #define BIT_CLEAR_MACID2_H_V1_8821C(x) ((x) & (~BITS_MACID2_H_V1_8821C))
  14321. #define BIT_GET_MACID2_H_V1_8821C(x) \
  14322. (((x) >> BIT_SHIFT_MACID2_H_V1_8821C) & BIT_MASK_MACID2_H_V1_8821C)
  14323. #define BIT_SET_MACID2_H_V1_8821C(x, v) \
  14324. (BIT_CLEAR_MACID2_H_V1_8821C(x) | BIT_MACID2_H_V1_8821C(v))
  14325. /* 2 REG_BSSID2_8821C (BSSID2 REGISTER) */
  14326. #define BIT_SHIFT_BSSID2_V1_8821C 0
  14327. #define BIT_MASK_BSSID2_V1_8821C 0xffffffffL
  14328. #define BIT_BSSID2_V1_8821C(x) \
  14329. (((x) & BIT_MASK_BSSID2_V1_8821C) << BIT_SHIFT_BSSID2_V1_8821C)
  14330. #define BITS_BSSID2_V1_8821C \
  14331. (BIT_MASK_BSSID2_V1_8821C << BIT_SHIFT_BSSID2_V1_8821C)
  14332. #define BIT_CLEAR_BSSID2_V1_8821C(x) ((x) & (~BITS_BSSID2_V1_8821C))
  14333. #define BIT_GET_BSSID2_V1_8821C(x) \
  14334. (((x) >> BIT_SHIFT_BSSID2_V1_8821C) & BIT_MASK_BSSID2_V1_8821C)
  14335. #define BIT_SET_BSSID2_V1_8821C(x, v) \
  14336. (BIT_CLEAR_BSSID2_V1_8821C(x) | BIT_BSSID2_V1_8821C(v))
  14337. /* 2 REG_BSSID2_H_8821C (BSSID2 REGISTER) */
  14338. #define BIT_SHIFT_BSSID2_H_V1_8821C 0
  14339. #define BIT_MASK_BSSID2_H_V1_8821C 0xffff
  14340. #define BIT_BSSID2_H_V1_8821C(x) \
  14341. (((x) & BIT_MASK_BSSID2_H_V1_8821C) << BIT_SHIFT_BSSID2_H_V1_8821C)
  14342. #define BITS_BSSID2_H_V1_8821C \
  14343. (BIT_MASK_BSSID2_H_V1_8821C << BIT_SHIFT_BSSID2_H_V1_8821C)
  14344. #define BIT_CLEAR_BSSID2_H_V1_8821C(x) ((x) & (~BITS_BSSID2_H_V1_8821C))
  14345. #define BIT_GET_BSSID2_H_V1_8821C(x) \
  14346. (((x) >> BIT_SHIFT_BSSID2_H_V1_8821C) & BIT_MASK_BSSID2_H_V1_8821C)
  14347. #define BIT_SET_BSSID2_H_V1_8821C(x, v) \
  14348. (BIT_CLEAR_BSSID2_H_V1_8821C(x) | BIT_BSSID2_H_V1_8821C(v))
  14349. /* 2 REG_MACID3_8821C (MAC ID3 REGISTER) */
  14350. #define BIT_SHIFT_MACID3_V1_8821C 0
  14351. #define BIT_MASK_MACID3_V1_8821C 0xffffffffL
  14352. #define BIT_MACID3_V1_8821C(x) \
  14353. (((x) & BIT_MASK_MACID3_V1_8821C) << BIT_SHIFT_MACID3_V1_8821C)
  14354. #define BITS_MACID3_V1_8821C \
  14355. (BIT_MASK_MACID3_V1_8821C << BIT_SHIFT_MACID3_V1_8821C)
  14356. #define BIT_CLEAR_MACID3_V1_8821C(x) ((x) & (~BITS_MACID3_V1_8821C))
  14357. #define BIT_GET_MACID3_V1_8821C(x) \
  14358. (((x) >> BIT_SHIFT_MACID3_V1_8821C) & BIT_MASK_MACID3_V1_8821C)
  14359. #define BIT_SET_MACID3_V1_8821C(x, v) \
  14360. (BIT_CLEAR_MACID3_V1_8821C(x) | BIT_MACID3_V1_8821C(v))
  14361. /* 2 REG_MACID3_H_8821C (MAC ID3 REGISTER) */
  14362. #define BIT_SHIFT_MACID3_H_V1_8821C 0
  14363. #define BIT_MASK_MACID3_H_V1_8821C 0xffff
  14364. #define BIT_MACID3_H_V1_8821C(x) \
  14365. (((x) & BIT_MASK_MACID3_H_V1_8821C) << BIT_SHIFT_MACID3_H_V1_8821C)
  14366. #define BITS_MACID3_H_V1_8821C \
  14367. (BIT_MASK_MACID3_H_V1_8821C << BIT_SHIFT_MACID3_H_V1_8821C)
  14368. #define BIT_CLEAR_MACID3_H_V1_8821C(x) ((x) & (~BITS_MACID3_H_V1_8821C))
  14369. #define BIT_GET_MACID3_H_V1_8821C(x) \
  14370. (((x) >> BIT_SHIFT_MACID3_H_V1_8821C) & BIT_MASK_MACID3_H_V1_8821C)
  14371. #define BIT_SET_MACID3_H_V1_8821C(x, v) \
  14372. (BIT_CLEAR_MACID3_H_V1_8821C(x) | BIT_MACID3_H_V1_8821C(v))
  14373. /* 2 REG_BSSID3_8821C (BSSID3 REGISTER) */
  14374. #define BIT_SHIFT_BSSID3_V1_8821C 0
  14375. #define BIT_MASK_BSSID3_V1_8821C 0xffffffffL
  14376. #define BIT_BSSID3_V1_8821C(x) \
  14377. (((x) & BIT_MASK_BSSID3_V1_8821C) << BIT_SHIFT_BSSID3_V1_8821C)
  14378. #define BITS_BSSID3_V1_8821C \
  14379. (BIT_MASK_BSSID3_V1_8821C << BIT_SHIFT_BSSID3_V1_8821C)
  14380. #define BIT_CLEAR_BSSID3_V1_8821C(x) ((x) & (~BITS_BSSID3_V1_8821C))
  14381. #define BIT_GET_BSSID3_V1_8821C(x) \
  14382. (((x) >> BIT_SHIFT_BSSID3_V1_8821C) & BIT_MASK_BSSID3_V1_8821C)
  14383. #define BIT_SET_BSSID3_V1_8821C(x, v) \
  14384. (BIT_CLEAR_BSSID3_V1_8821C(x) | BIT_BSSID3_V1_8821C(v))
  14385. /* 2 REG_BSSID3_H_8821C (BSSID3 REGISTER) */
  14386. #define BIT_SHIFT_BSSID3_H_V1_8821C 0
  14387. #define BIT_MASK_BSSID3_H_V1_8821C 0xffff
  14388. #define BIT_BSSID3_H_V1_8821C(x) \
  14389. (((x) & BIT_MASK_BSSID3_H_V1_8821C) << BIT_SHIFT_BSSID3_H_V1_8821C)
  14390. #define BITS_BSSID3_H_V1_8821C \
  14391. (BIT_MASK_BSSID3_H_V1_8821C << BIT_SHIFT_BSSID3_H_V1_8821C)
  14392. #define BIT_CLEAR_BSSID3_H_V1_8821C(x) ((x) & (~BITS_BSSID3_H_V1_8821C))
  14393. #define BIT_GET_BSSID3_H_V1_8821C(x) \
  14394. (((x) >> BIT_SHIFT_BSSID3_H_V1_8821C) & BIT_MASK_BSSID3_H_V1_8821C)
  14395. #define BIT_SET_BSSID3_H_V1_8821C(x, v) \
  14396. (BIT_CLEAR_BSSID3_H_V1_8821C(x) | BIT_BSSID3_H_V1_8821C(v))
  14397. /* 2 REG_MACID4_8821C (MAC ID4 REGISTER) */
  14398. #define BIT_SHIFT_MACID4_V1_8821C 0
  14399. #define BIT_MASK_MACID4_V1_8821C 0xffffffffL
  14400. #define BIT_MACID4_V1_8821C(x) \
  14401. (((x) & BIT_MASK_MACID4_V1_8821C) << BIT_SHIFT_MACID4_V1_8821C)
  14402. #define BITS_MACID4_V1_8821C \
  14403. (BIT_MASK_MACID4_V1_8821C << BIT_SHIFT_MACID4_V1_8821C)
  14404. #define BIT_CLEAR_MACID4_V1_8821C(x) ((x) & (~BITS_MACID4_V1_8821C))
  14405. #define BIT_GET_MACID4_V1_8821C(x) \
  14406. (((x) >> BIT_SHIFT_MACID4_V1_8821C) & BIT_MASK_MACID4_V1_8821C)
  14407. #define BIT_SET_MACID4_V1_8821C(x, v) \
  14408. (BIT_CLEAR_MACID4_V1_8821C(x) | BIT_MACID4_V1_8821C(v))
  14409. /* 2 REG_MACID4_H_8821C (MAC ID4 REGISTER) */
  14410. #define BIT_SHIFT_MACID4_H_V1_8821C 0
  14411. #define BIT_MASK_MACID4_H_V1_8821C 0xffff
  14412. #define BIT_MACID4_H_V1_8821C(x) \
  14413. (((x) & BIT_MASK_MACID4_H_V1_8821C) << BIT_SHIFT_MACID4_H_V1_8821C)
  14414. #define BITS_MACID4_H_V1_8821C \
  14415. (BIT_MASK_MACID4_H_V1_8821C << BIT_SHIFT_MACID4_H_V1_8821C)
  14416. #define BIT_CLEAR_MACID4_H_V1_8821C(x) ((x) & (~BITS_MACID4_H_V1_8821C))
  14417. #define BIT_GET_MACID4_H_V1_8821C(x) \
  14418. (((x) >> BIT_SHIFT_MACID4_H_V1_8821C) & BIT_MASK_MACID4_H_V1_8821C)
  14419. #define BIT_SET_MACID4_H_V1_8821C(x, v) \
  14420. (BIT_CLEAR_MACID4_H_V1_8821C(x) | BIT_MACID4_H_V1_8821C(v))
  14421. /* 2 REG_BSSID4_8821C (BSSID4 REGISTER) */
  14422. #define BIT_SHIFT_BSSID4_V1_8821C 0
  14423. #define BIT_MASK_BSSID4_V1_8821C 0xffffffffL
  14424. #define BIT_BSSID4_V1_8821C(x) \
  14425. (((x) & BIT_MASK_BSSID4_V1_8821C) << BIT_SHIFT_BSSID4_V1_8821C)
  14426. #define BITS_BSSID4_V1_8821C \
  14427. (BIT_MASK_BSSID4_V1_8821C << BIT_SHIFT_BSSID4_V1_8821C)
  14428. #define BIT_CLEAR_BSSID4_V1_8821C(x) ((x) & (~BITS_BSSID4_V1_8821C))
  14429. #define BIT_GET_BSSID4_V1_8821C(x) \
  14430. (((x) >> BIT_SHIFT_BSSID4_V1_8821C) & BIT_MASK_BSSID4_V1_8821C)
  14431. #define BIT_SET_BSSID4_V1_8821C(x, v) \
  14432. (BIT_CLEAR_BSSID4_V1_8821C(x) | BIT_BSSID4_V1_8821C(v))
  14433. /* 2 REG_BSSID4_H_8821C (BSSID4 REGISTER) */
  14434. #define BIT_SHIFT_BSSID4_H_V1_8821C 0
  14435. #define BIT_MASK_BSSID4_H_V1_8821C 0xffff
  14436. #define BIT_BSSID4_H_V1_8821C(x) \
  14437. (((x) & BIT_MASK_BSSID4_H_V1_8821C) << BIT_SHIFT_BSSID4_H_V1_8821C)
  14438. #define BITS_BSSID4_H_V1_8821C \
  14439. (BIT_MASK_BSSID4_H_V1_8821C << BIT_SHIFT_BSSID4_H_V1_8821C)
  14440. #define BIT_CLEAR_BSSID4_H_V1_8821C(x) ((x) & (~BITS_BSSID4_H_V1_8821C))
  14441. #define BIT_GET_BSSID4_H_V1_8821C(x) \
  14442. (((x) >> BIT_SHIFT_BSSID4_H_V1_8821C) & BIT_MASK_BSSID4_H_V1_8821C)
  14443. #define BIT_SET_BSSID4_H_V1_8821C(x, v) \
  14444. (BIT_CLEAR_BSSID4_H_V1_8821C(x) | BIT_BSSID4_H_V1_8821C(v))
  14445. /* 2 REG_NOA_REPORT_8821C */
  14446. /* 2 REG_NOA_REPORT_1_8821C */
  14447. /* 2 REG_NOA_REPORT_2_8821C */
  14448. /* 2 REG_NOA_REPORT_3_8821C */
  14449. /* 2 REG_PWRBIT_SETTING_8821C */
  14450. #define BIT_CLI3_PWRBIT_OW_EN_8821C BIT(7)
  14451. #define BIT_CLI3_PWR_ST_8821C BIT(6)
  14452. #define BIT_CLI2_PWRBIT_OW_EN_8821C BIT(5)
  14453. #define BIT_CLI2_PWR_ST_8821C BIT(4)
  14454. #define BIT_CLI1_PWRBIT_OW_EN_8821C BIT(3)
  14455. #define BIT_CLI1_PWR_ST_8821C BIT(2)
  14456. #define BIT_CLI0_PWRBIT_OW_EN_8821C BIT(1)
  14457. #define BIT_CLI0_PWR_ST_8821C BIT(0)
  14458. /* 2 REG_RSVD_8821C */
  14459. /* 2 REG_RSVD_8821C */
  14460. /* 2 REG_RSVD_8821C */
  14461. /* 2 REG_RSVD_8821C */
  14462. /* 2 REG_RSVD_8821C */
  14463. /* 2 REG_RSVD_8821C */
  14464. /* 2 REG_MU_BF_OPTION_8821C */
  14465. #define BIT_WMAC_RESP_NONSTA1_DIS_8821C BIT(7)
  14466. #define BIT_WMAC_TXMU_ACKPOLICY_EN_8821C BIT(6)
  14467. #define BIT_SHIFT_WMAC_TXMU_ACKPOLICY_8821C 4
  14468. #define BIT_MASK_WMAC_TXMU_ACKPOLICY_8821C 0x3
  14469. #define BIT_WMAC_TXMU_ACKPOLICY_8821C(x) \
  14470. (((x) & BIT_MASK_WMAC_TXMU_ACKPOLICY_8821C) \
  14471. << BIT_SHIFT_WMAC_TXMU_ACKPOLICY_8821C)
  14472. #define BITS_WMAC_TXMU_ACKPOLICY_8821C \
  14473. (BIT_MASK_WMAC_TXMU_ACKPOLICY_8821C \
  14474. << BIT_SHIFT_WMAC_TXMU_ACKPOLICY_8821C)
  14475. #define BIT_CLEAR_WMAC_TXMU_ACKPOLICY_8821C(x) \
  14476. ((x) & (~BITS_WMAC_TXMU_ACKPOLICY_8821C))
  14477. #define BIT_GET_WMAC_TXMU_ACKPOLICY_8821C(x) \
  14478. (((x) >> BIT_SHIFT_WMAC_TXMU_ACKPOLICY_8821C) & \
  14479. BIT_MASK_WMAC_TXMU_ACKPOLICY_8821C)
  14480. #define BIT_SET_WMAC_TXMU_ACKPOLICY_8821C(x, v) \
  14481. (BIT_CLEAR_WMAC_TXMU_ACKPOLICY_8821C(x) | \
  14482. BIT_WMAC_TXMU_ACKPOLICY_8821C(v))
  14483. #define BIT_SHIFT_WMAC_MU_BFEE_PORT_SEL_8821C 1
  14484. #define BIT_MASK_WMAC_MU_BFEE_PORT_SEL_8821C 0x7
  14485. #define BIT_WMAC_MU_BFEE_PORT_SEL_8821C(x) \
  14486. (((x) & BIT_MASK_WMAC_MU_BFEE_PORT_SEL_8821C) \
  14487. << BIT_SHIFT_WMAC_MU_BFEE_PORT_SEL_8821C)
  14488. #define BITS_WMAC_MU_BFEE_PORT_SEL_8821C \
  14489. (BIT_MASK_WMAC_MU_BFEE_PORT_SEL_8821C \
  14490. << BIT_SHIFT_WMAC_MU_BFEE_PORT_SEL_8821C)
  14491. #define BIT_CLEAR_WMAC_MU_BFEE_PORT_SEL_8821C(x) \
  14492. ((x) & (~BITS_WMAC_MU_BFEE_PORT_SEL_8821C))
  14493. #define BIT_GET_WMAC_MU_BFEE_PORT_SEL_8821C(x) \
  14494. (((x) >> BIT_SHIFT_WMAC_MU_BFEE_PORT_SEL_8821C) & \
  14495. BIT_MASK_WMAC_MU_BFEE_PORT_SEL_8821C)
  14496. #define BIT_SET_WMAC_MU_BFEE_PORT_SEL_8821C(x, v) \
  14497. (BIT_CLEAR_WMAC_MU_BFEE_PORT_SEL_8821C(x) | \
  14498. BIT_WMAC_MU_BFEE_PORT_SEL_8821C(v))
  14499. #define BIT_WMAC_MU_BFEE_DIS_8821C BIT(0)
  14500. /* 2 REG_WMAC_PAUSE_BB_CLR_TH_8821C */
  14501. #define BIT_SHIFT_WMAC_PAUSE_BB_CLR_TH_8821C 0
  14502. #define BIT_MASK_WMAC_PAUSE_BB_CLR_TH_8821C 0xff
  14503. #define BIT_WMAC_PAUSE_BB_CLR_TH_8821C(x) \
  14504. (((x) & BIT_MASK_WMAC_PAUSE_BB_CLR_TH_8821C) \
  14505. << BIT_SHIFT_WMAC_PAUSE_BB_CLR_TH_8821C)
  14506. #define BITS_WMAC_PAUSE_BB_CLR_TH_8821C \
  14507. (BIT_MASK_WMAC_PAUSE_BB_CLR_TH_8821C \
  14508. << BIT_SHIFT_WMAC_PAUSE_BB_CLR_TH_8821C)
  14509. #define BIT_CLEAR_WMAC_PAUSE_BB_CLR_TH_8821C(x) \
  14510. ((x) & (~BITS_WMAC_PAUSE_BB_CLR_TH_8821C))
  14511. #define BIT_GET_WMAC_PAUSE_BB_CLR_TH_8821C(x) \
  14512. (((x) >> BIT_SHIFT_WMAC_PAUSE_BB_CLR_TH_8821C) & \
  14513. BIT_MASK_WMAC_PAUSE_BB_CLR_TH_8821C)
  14514. #define BIT_SET_WMAC_PAUSE_BB_CLR_TH_8821C(x, v) \
  14515. (BIT_CLEAR_WMAC_PAUSE_BB_CLR_TH_8821C(x) | \
  14516. BIT_WMAC_PAUSE_BB_CLR_TH_8821C(v))
  14517. /* 2 REG_WMAC_MU_ARB_8821C */
  14518. #define BIT_WMAC_ARB_HW_ADAPT_EN_8821C BIT(7)
  14519. #define BIT_WMAC_ARB_SW_EN_8821C BIT(6)
  14520. #define BIT_SHIFT_WMAC_ARB_SW_STATE_8821C 0
  14521. #define BIT_MASK_WMAC_ARB_SW_STATE_8821C 0x3f
  14522. #define BIT_WMAC_ARB_SW_STATE_8821C(x) \
  14523. (((x) & BIT_MASK_WMAC_ARB_SW_STATE_8821C) \
  14524. << BIT_SHIFT_WMAC_ARB_SW_STATE_8821C)
  14525. #define BITS_WMAC_ARB_SW_STATE_8821C \
  14526. (BIT_MASK_WMAC_ARB_SW_STATE_8821C << BIT_SHIFT_WMAC_ARB_SW_STATE_8821C)
  14527. #define BIT_CLEAR_WMAC_ARB_SW_STATE_8821C(x) \
  14528. ((x) & (~BITS_WMAC_ARB_SW_STATE_8821C))
  14529. #define BIT_GET_WMAC_ARB_SW_STATE_8821C(x) \
  14530. (((x) >> BIT_SHIFT_WMAC_ARB_SW_STATE_8821C) & \
  14531. BIT_MASK_WMAC_ARB_SW_STATE_8821C)
  14532. #define BIT_SET_WMAC_ARB_SW_STATE_8821C(x, v) \
  14533. (BIT_CLEAR_WMAC_ARB_SW_STATE_8821C(x) | BIT_WMAC_ARB_SW_STATE_8821C(v))
  14534. /* 2 REG_WMAC_MU_OPTION_8821C */
  14535. #define BIT_SHIFT_WMAC_MU_DBGSEL_8821C 5
  14536. #define BIT_MASK_WMAC_MU_DBGSEL_8821C 0x3
  14537. #define BIT_WMAC_MU_DBGSEL_8821C(x) \
  14538. (((x) & BIT_MASK_WMAC_MU_DBGSEL_8821C) \
  14539. << BIT_SHIFT_WMAC_MU_DBGSEL_8821C)
  14540. #define BITS_WMAC_MU_DBGSEL_8821C \
  14541. (BIT_MASK_WMAC_MU_DBGSEL_8821C << BIT_SHIFT_WMAC_MU_DBGSEL_8821C)
  14542. #define BIT_CLEAR_WMAC_MU_DBGSEL_8821C(x) ((x) & (~BITS_WMAC_MU_DBGSEL_8821C))
  14543. #define BIT_GET_WMAC_MU_DBGSEL_8821C(x) \
  14544. (((x) >> BIT_SHIFT_WMAC_MU_DBGSEL_8821C) & \
  14545. BIT_MASK_WMAC_MU_DBGSEL_8821C)
  14546. #define BIT_SET_WMAC_MU_DBGSEL_8821C(x, v) \
  14547. (BIT_CLEAR_WMAC_MU_DBGSEL_8821C(x) | BIT_WMAC_MU_DBGSEL_8821C(v))
  14548. #define BIT_SHIFT_WMAC_MU_CPRD_TIMEOUT_8821C 0
  14549. #define BIT_MASK_WMAC_MU_CPRD_TIMEOUT_8821C 0x1f
  14550. #define BIT_WMAC_MU_CPRD_TIMEOUT_8821C(x) \
  14551. (((x) & BIT_MASK_WMAC_MU_CPRD_TIMEOUT_8821C) \
  14552. << BIT_SHIFT_WMAC_MU_CPRD_TIMEOUT_8821C)
  14553. #define BITS_WMAC_MU_CPRD_TIMEOUT_8821C \
  14554. (BIT_MASK_WMAC_MU_CPRD_TIMEOUT_8821C \
  14555. << BIT_SHIFT_WMAC_MU_CPRD_TIMEOUT_8821C)
  14556. #define BIT_CLEAR_WMAC_MU_CPRD_TIMEOUT_8821C(x) \
  14557. ((x) & (~BITS_WMAC_MU_CPRD_TIMEOUT_8821C))
  14558. #define BIT_GET_WMAC_MU_CPRD_TIMEOUT_8821C(x) \
  14559. (((x) >> BIT_SHIFT_WMAC_MU_CPRD_TIMEOUT_8821C) & \
  14560. BIT_MASK_WMAC_MU_CPRD_TIMEOUT_8821C)
  14561. #define BIT_SET_WMAC_MU_CPRD_TIMEOUT_8821C(x, v) \
  14562. (BIT_CLEAR_WMAC_MU_CPRD_TIMEOUT_8821C(x) | \
  14563. BIT_WMAC_MU_CPRD_TIMEOUT_8821C(v))
  14564. /* 2 REG_WMAC_MU_BF_CTL_8821C */
  14565. #define BIT_WMAC_INVLD_BFPRT_CHK_8821C BIT(15)
  14566. #define BIT_WMAC_RETXBFRPTSEQ_UPD_8821C BIT(14)
  14567. #define BIT_SHIFT_WMAC_MU_BFRPTSEG_SEL_8821C 12
  14568. #define BIT_MASK_WMAC_MU_BFRPTSEG_SEL_8821C 0x3
  14569. #define BIT_WMAC_MU_BFRPTSEG_SEL_8821C(x) \
  14570. (((x) & BIT_MASK_WMAC_MU_BFRPTSEG_SEL_8821C) \
  14571. << BIT_SHIFT_WMAC_MU_BFRPTSEG_SEL_8821C)
  14572. #define BITS_WMAC_MU_BFRPTSEG_SEL_8821C \
  14573. (BIT_MASK_WMAC_MU_BFRPTSEG_SEL_8821C \
  14574. << BIT_SHIFT_WMAC_MU_BFRPTSEG_SEL_8821C)
  14575. #define BIT_CLEAR_WMAC_MU_BFRPTSEG_SEL_8821C(x) \
  14576. ((x) & (~BITS_WMAC_MU_BFRPTSEG_SEL_8821C))
  14577. #define BIT_GET_WMAC_MU_BFRPTSEG_SEL_8821C(x) \
  14578. (((x) >> BIT_SHIFT_WMAC_MU_BFRPTSEG_SEL_8821C) & \
  14579. BIT_MASK_WMAC_MU_BFRPTSEG_SEL_8821C)
  14580. #define BIT_SET_WMAC_MU_BFRPTSEG_SEL_8821C(x, v) \
  14581. (BIT_CLEAR_WMAC_MU_BFRPTSEG_SEL_8821C(x) | \
  14582. BIT_WMAC_MU_BFRPTSEG_SEL_8821C(v))
  14583. #define BIT_SHIFT_WMAC_MU_BF_MYAID_8821C 0
  14584. #define BIT_MASK_WMAC_MU_BF_MYAID_8821C 0xfff
  14585. #define BIT_WMAC_MU_BF_MYAID_8821C(x) \
  14586. (((x) & BIT_MASK_WMAC_MU_BF_MYAID_8821C) \
  14587. << BIT_SHIFT_WMAC_MU_BF_MYAID_8821C)
  14588. #define BITS_WMAC_MU_BF_MYAID_8821C \
  14589. (BIT_MASK_WMAC_MU_BF_MYAID_8821C << BIT_SHIFT_WMAC_MU_BF_MYAID_8821C)
  14590. #define BIT_CLEAR_WMAC_MU_BF_MYAID_8821C(x) \
  14591. ((x) & (~BITS_WMAC_MU_BF_MYAID_8821C))
  14592. #define BIT_GET_WMAC_MU_BF_MYAID_8821C(x) \
  14593. (((x) >> BIT_SHIFT_WMAC_MU_BF_MYAID_8821C) & \
  14594. BIT_MASK_WMAC_MU_BF_MYAID_8821C)
  14595. #define BIT_SET_WMAC_MU_BF_MYAID_8821C(x, v) \
  14596. (BIT_CLEAR_WMAC_MU_BF_MYAID_8821C(x) | BIT_WMAC_MU_BF_MYAID_8821C(v))
  14597. /* 2 REG_WMAC_MU_BFRPT_PARA_8821C */
  14598. #define BIT_SHIFT_BFRPT_PARA_USERID_SEL_8821C 12
  14599. #define BIT_MASK_BFRPT_PARA_USERID_SEL_8821C 0x7
  14600. #define BIT_BFRPT_PARA_USERID_SEL_8821C(x) \
  14601. (((x) & BIT_MASK_BFRPT_PARA_USERID_SEL_8821C) \
  14602. << BIT_SHIFT_BFRPT_PARA_USERID_SEL_8821C)
  14603. #define BITS_BFRPT_PARA_USERID_SEL_8821C \
  14604. (BIT_MASK_BFRPT_PARA_USERID_SEL_8821C \
  14605. << BIT_SHIFT_BFRPT_PARA_USERID_SEL_8821C)
  14606. #define BIT_CLEAR_BFRPT_PARA_USERID_SEL_8821C(x) \
  14607. ((x) & (~BITS_BFRPT_PARA_USERID_SEL_8821C))
  14608. #define BIT_GET_BFRPT_PARA_USERID_SEL_8821C(x) \
  14609. (((x) >> BIT_SHIFT_BFRPT_PARA_USERID_SEL_8821C) & \
  14610. BIT_MASK_BFRPT_PARA_USERID_SEL_8821C)
  14611. #define BIT_SET_BFRPT_PARA_USERID_SEL_8821C(x, v) \
  14612. (BIT_CLEAR_BFRPT_PARA_USERID_SEL_8821C(x) | \
  14613. BIT_BFRPT_PARA_USERID_SEL_8821C(v))
  14614. #define BIT_SHIFT_BFRPT_PARA_8821C 0
  14615. #define BIT_MASK_BFRPT_PARA_8821C 0xfff
  14616. #define BIT_BFRPT_PARA_8821C(x) \
  14617. (((x) & BIT_MASK_BFRPT_PARA_8821C) << BIT_SHIFT_BFRPT_PARA_8821C)
  14618. #define BITS_BFRPT_PARA_8821C \
  14619. (BIT_MASK_BFRPT_PARA_8821C << BIT_SHIFT_BFRPT_PARA_8821C)
  14620. #define BIT_CLEAR_BFRPT_PARA_8821C(x) ((x) & (~BITS_BFRPT_PARA_8821C))
  14621. #define BIT_GET_BFRPT_PARA_8821C(x) \
  14622. (((x) >> BIT_SHIFT_BFRPT_PARA_8821C) & BIT_MASK_BFRPT_PARA_8821C)
  14623. #define BIT_SET_BFRPT_PARA_8821C(x, v) \
  14624. (BIT_CLEAR_BFRPT_PARA_8821C(x) | BIT_BFRPT_PARA_8821C(v))
  14625. /* 2 REG_WMAC_ASSOCIATED_MU_BFMEE2_8821C */
  14626. #define BIT_STATUS_BFEE2_8821C BIT(10)
  14627. #define BIT_WMAC_MU_BFEE2_EN_8821C BIT(9)
  14628. #define BIT_SHIFT_WMAC_MU_BFEE2_AID_8821C 0
  14629. #define BIT_MASK_WMAC_MU_BFEE2_AID_8821C 0x1ff
  14630. #define BIT_WMAC_MU_BFEE2_AID_8821C(x) \
  14631. (((x) & BIT_MASK_WMAC_MU_BFEE2_AID_8821C) \
  14632. << BIT_SHIFT_WMAC_MU_BFEE2_AID_8821C)
  14633. #define BITS_WMAC_MU_BFEE2_AID_8821C \
  14634. (BIT_MASK_WMAC_MU_BFEE2_AID_8821C << BIT_SHIFT_WMAC_MU_BFEE2_AID_8821C)
  14635. #define BIT_CLEAR_WMAC_MU_BFEE2_AID_8821C(x) \
  14636. ((x) & (~BITS_WMAC_MU_BFEE2_AID_8821C))
  14637. #define BIT_GET_WMAC_MU_BFEE2_AID_8821C(x) \
  14638. (((x) >> BIT_SHIFT_WMAC_MU_BFEE2_AID_8821C) & \
  14639. BIT_MASK_WMAC_MU_BFEE2_AID_8821C)
  14640. #define BIT_SET_WMAC_MU_BFEE2_AID_8821C(x, v) \
  14641. (BIT_CLEAR_WMAC_MU_BFEE2_AID_8821C(x) | BIT_WMAC_MU_BFEE2_AID_8821C(v))
  14642. /* 2 REG_WMAC_ASSOCIATED_MU_BFMEE3_8821C */
  14643. #define BIT_STATUS_BFEE3_8821C BIT(10)
  14644. #define BIT_WMAC_MU_BFEE3_EN_8821C BIT(9)
  14645. #define BIT_SHIFT_WMAC_MU_BFEE3_AID_8821C 0
  14646. #define BIT_MASK_WMAC_MU_BFEE3_AID_8821C 0x1ff
  14647. #define BIT_WMAC_MU_BFEE3_AID_8821C(x) \
  14648. (((x) & BIT_MASK_WMAC_MU_BFEE3_AID_8821C) \
  14649. << BIT_SHIFT_WMAC_MU_BFEE3_AID_8821C)
  14650. #define BITS_WMAC_MU_BFEE3_AID_8821C \
  14651. (BIT_MASK_WMAC_MU_BFEE3_AID_8821C << BIT_SHIFT_WMAC_MU_BFEE3_AID_8821C)
  14652. #define BIT_CLEAR_WMAC_MU_BFEE3_AID_8821C(x) \
  14653. ((x) & (~BITS_WMAC_MU_BFEE3_AID_8821C))
  14654. #define BIT_GET_WMAC_MU_BFEE3_AID_8821C(x) \
  14655. (((x) >> BIT_SHIFT_WMAC_MU_BFEE3_AID_8821C) & \
  14656. BIT_MASK_WMAC_MU_BFEE3_AID_8821C)
  14657. #define BIT_SET_WMAC_MU_BFEE3_AID_8821C(x, v) \
  14658. (BIT_CLEAR_WMAC_MU_BFEE3_AID_8821C(x) | BIT_WMAC_MU_BFEE3_AID_8821C(v))
  14659. /* 2 REG_WMAC_ASSOCIATED_MU_BFMEE4_8821C */
  14660. #define BIT_STATUS_BFEE4_8821C BIT(10)
  14661. #define BIT_WMAC_MU_BFEE4_EN_8821C BIT(9)
  14662. #define BIT_SHIFT_WMAC_MU_BFEE4_AID_8821C 0
  14663. #define BIT_MASK_WMAC_MU_BFEE4_AID_8821C 0x1ff
  14664. #define BIT_WMAC_MU_BFEE4_AID_8821C(x) \
  14665. (((x) & BIT_MASK_WMAC_MU_BFEE4_AID_8821C) \
  14666. << BIT_SHIFT_WMAC_MU_BFEE4_AID_8821C)
  14667. #define BITS_WMAC_MU_BFEE4_AID_8821C \
  14668. (BIT_MASK_WMAC_MU_BFEE4_AID_8821C << BIT_SHIFT_WMAC_MU_BFEE4_AID_8821C)
  14669. #define BIT_CLEAR_WMAC_MU_BFEE4_AID_8821C(x) \
  14670. ((x) & (~BITS_WMAC_MU_BFEE4_AID_8821C))
  14671. #define BIT_GET_WMAC_MU_BFEE4_AID_8821C(x) \
  14672. (((x) >> BIT_SHIFT_WMAC_MU_BFEE4_AID_8821C) & \
  14673. BIT_MASK_WMAC_MU_BFEE4_AID_8821C)
  14674. #define BIT_SET_WMAC_MU_BFEE4_AID_8821C(x, v) \
  14675. (BIT_CLEAR_WMAC_MU_BFEE4_AID_8821C(x) | BIT_WMAC_MU_BFEE4_AID_8821C(v))
  14676. /* 2 REG_WMAC_ASSOCIATED_MU_BFMEE5_8821C */
  14677. #define BIT_BIT_STATUS_BFEE5_8821C BIT(10)
  14678. #define BIT_WMAC_MU_BFEE5_EN_8821C BIT(9)
  14679. #define BIT_SHIFT_WMAC_MU_BFEE5_AID_8821C 0
  14680. #define BIT_MASK_WMAC_MU_BFEE5_AID_8821C 0x1ff
  14681. #define BIT_WMAC_MU_BFEE5_AID_8821C(x) \
  14682. (((x) & BIT_MASK_WMAC_MU_BFEE5_AID_8821C) \
  14683. << BIT_SHIFT_WMAC_MU_BFEE5_AID_8821C)
  14684. #define BITS_WMAC_MU_BFEE5_AID_8821C \
  14685. (BIT_MASK_WMAC_MU_BFEE5_AID_8821C << BIT_SHIFT_WMAC_MU_BFEE5_AID_8821C)
  14686. #define BIT_CLEAR_WMAC_MU_BFEE5_AID_8821C(x) \
  14687. ((x) & (~BITS_WMAC_MU_BFEE5_AID_8821C))
  14688. #define BIT_GET_WMAC_MU_BFEE5_AID_8821C(x) \
  14689. (((x) >> BIT_SHIFT_WMAC_MU_BFEE5_AID_8821C) & \
  14690. BIT_MASK_WMAC_MU_BFEE5_AID_8821C)
  14691. #define BIT_SET_WMAC_MU_BFEE5_AID_8821C(x, v) \
  14692. (BIT_CLEAR_WMAC_MU_BFEE5_AID_8821C(x) | BIT_WMAC_MU_BFEE5_AID_8821C(v))
  14693. /* 2 REG_WMAC_ASSOCIATED_MU_BFMEE6_8821C */
  14694. #define BIT_STATUS_BFEE6_8821C BIT(10)
  14695. #define BIT_WMAC_MU_BFEE6_EN_8821C BIT(9)
  14696. #define BIT_SHIFT_WMAC_MU_BFEE6_AID_8821C 0
  14697. #define BIT_MASK_WMAC_MU_BFEE6_AID_8821C 0x1ff
  14698. #define BIT_WMAC_MU_BFEE6_AID_8821C(x) \
  14699. (((x) & BIT_MASK_WMAC_MU_BFEE6_AID_8821C) \
  14700. << BIT_SHIFT_WMAC_MU_BFEE6_AID_8821C)
  14701. #define BITS_WMAC_MU_BFEE6_AID_8821C \
  14702. (BIT_MASK_WMAC_MU_BFEE6_AID_8821C << BIT_SHIFT_WMAC_MU_BFEE6_AID_8821C)
  14703. #define BIT_CLEAR_WMAC_MU_BFEE6_AID_8821C(x) \
  14704. ((x) & (~BITS_WMAC_MU_BFEE6_AID_8821C))
  14705. #define BIT_GET_WMAC_MU_BFEE6_AID_8821C(x) \
  14706. (((x) >> BIT_SHIFT_WMAC_MU_BFEE6_AID_8821C) & \
  14707. BIT_MASK_WMAC_MU_BFEE6_AID_8821C)
  14708. #define BIT_SET_WMAC_MU_BFEE6_AID_8821C(x, v) \
  14709. (BIT_CLEAR_WMAC_MU_BFEE6_AID_8821C(x) | BIT_WMAC_MU_BFEE6_AID_8821C(v))
  14710. /* 2 REG_WMAC_ASSOCIATED_MU_BFMEE7_8821C */
  14711. #define BIT_STATUS_BFEE7_8821C BIT(10)
  14712. #define BIT_WMAC_MU_BFEE7_EN_8821C BIT(9)
  14713. #define BIT_SHIFT_WMAC_MU_BFEE7_AID_8821C 0
  14714. #define BIT_MASK_WMAC_MU_BFEE7_AID_8821C 0x1ff
  14715. #define BIT_WMAC_MU_BFEE7_AID_8821C(x) \
  14716. (((x) & BIT_MASK_WMAC_MU_BFEE7_AID_8821C) \
  14717. << BIT_SHIFT_WMAC_MU_BFEE7_AID_8821C)
  14718. #define BITS_WMAC_MU_BFEE7_AID_8821C \
  14719. (BIT_MASK_WMAC_MU_BFEE7_AID_8821C << BIT_SHIFT_WMAC_MU_BFEE7_AID_8821C)
  14720. #define BIT_CLEAR_WMAC_MU_BFEE7_AID_8821C(x) \
  14721. ((x) & (~BITS_WMAC_MU_BFEE7_AID_8821C))
  14722. #define BIT_GET_WMAC_MU_BFEE7_AID_8821C(x) \
  14723. (((x) >> BIT_SHIFT_WMAC_MU_BFEE7_AID_8821C) & \
  14724. BIT_MASK_WMAC_MU_BFEE7_AID_8821C)
  14725. #define BIT_SET_WMAC_MU_BFEE7_AID_8821C(x, v) \
  14726. (BIT_CLEAR_WMAC_MU_BFEE7_AID_8821C(x) | BIT_WMAC_MU_BFEE7_AID_8821C(v))
  14727. /* 2 REG_WMAC_BB_STOP_RX_COUNTER_8821C */
  14728. #define BIT_RST_ALL_COUNTER_8821C BIT(31)
  14729. #define BIT_SHIFT_ABORT_RX_VBON_COUNTER_8821C 16
  14730. #define BIT_MASK_ABORT_RX_VBON_COUNTER_8821C 0xff
  14731. #define BIT_ABORT_RX_VBON_COUNTER_8821C(x) \
  14732. (((x) & BIT_MASK_ABORT_RX_VBON_COUNTER_8821C) \
  14733. << BIT_SHIFT_ABORT_RX_VBON_COUNTER_8821C)
  14734. #define BITS_ABORT_RX_VBON_COUNTER_8821C \
  14735. (BIT_MASK_ABORT_RX_VBON_COUNTER_8821C \
  14736. << BIT_SHIFT_ABORT_RX_VBON_COUNTER_8821C)
  14737. #define BIT_CLEAR_ABORT_RX_VBON_COUNTER_8821C(x) \
  14738. ((x) & (~BITS_ABORT_RX_VBON_COUNTER_8821C))
  14739. #define BIT_GET_ABORT_RX_VBON_COUNTER_8821C(x) \
  14740. (((x) >> BIT_SHIFT_ABORT_RX_VBON_COUNTER_8821C) & \
  14741. BIT_MASK_ABORT_RX_VBON_COUNTER_8821C)
  14742. #define BIT_SET_ABORT_RX_VBON_COUNTER_8821C(x, v) \
  14743. (BIT_CLEAR_ABORT_RX_VBON_COUNTER_8821C(x) | \
  14744. BIT_ABORT_RX_VBON_COUNTER_8821C(v))
  14745. #define BIT_SHIFT_ABORT_RX_RDRDY_COUNTER_8821C 8
  14746. #define BIT_MASK_ABORT_RX_RDRDY_COUNTER_8821C 0xff
  14747. #define BIT_ABORT_RX_RDRDY_COUNTER_8821C(x) \
  14748. (((x) & BIT_MASK_ABORT_RX_RDRDY_COUNTER_8821C) \
  14749. << BIT_SHIFT_ABORT_RX_RDRDY_COUNTER_8821C)
  14750. #define BITS_ABORT_RX_RDRDY_COUNTER_8821C \
  14751. (BIT_MASK_ABORT_RX_RDRDY_COUNTER_8821C \
  14752. << BIT_SHIFT_ABORT_RX_RDRDY_COUNTER_8821C)
  14753. #define BIT_CLEAR_ABORT_RX_RDRDY_COUNTER_8821C(x) \
  14754. ((x) & (~BITS_ABORT_RX_RDRDY_COUNTER_8821C))
  14755. #define BIT_GET_ABORT_RX_RDRDY_COUNTER_8821C(x) \
  14756. (((x) >> BIT_SHIFT_ABORT_RX_RDRDY_COUNTER_8821C) & \
  14757. BIT_MASK_ABORT_RX_RDRDY_COUNTER_8821C)
  14758. #define BIT_SET_ABORT_RX_RDRDY_COUNTER_8821C(x, v) \
  14759. (BIT_CLEAR_ABORT_RX_RDRDY_COUNTER_8821C(x) | \
  14760. BIT_ABORT_RX_RDRDY_COUNTER_8821C(v))
  14761. #define BIT_SHIFT_VBON_EARLY_FALLING_COUNTER_8821C 0
  14762. #define BIT_MASK_VBON_EARLY_FALLING_COUNTER_8821C 0xff
  14763. #define BIT_VBON_EARLY_FALLING_COUNTER_8821C(x) \
  14764. (((x) & BIT_MASK_VBON_EARLY_FALLING_COUNTER_8821C) \
  14765. << BIT_SHIFT_VBON_EARLY_FALLING_COUNTER_8821C)
  14766. #define BITS_VBON_EARLY_FALLING_COUNTER_8821C \
  14767. (BIT_MASK_VBON_EARLY_FALLING_COUNTER_8821C \
  14768. << BIT_SHIFT_VBON_EARLY_FALLING_COUNTER_8821C)
  14769. #define BIT_CLEAR_VBON_EARLY_FALLING_COUNTER_8821C(x) \
  14770. ((x) & (~BITS_VBON_EARLY_FALLING_COUNTER_8821C))
  14771. #define BIT_GET_VBON_EARLY_FALLING_COUNTER_8821C(x) \
  14772. (((x) >> BIT_SHIFT_VBON_EARLY_FALLING_COUNTER_8821C) & \
  14773. BIT_MASK_VBON_EARLY_FALLING_COUNTER_8821C)
  14774. #define BIT_SET_VBON_EARLY_FALLING_COUNTER_8821C(x, v) \
  14775. (BIT_CLEAR_VBON_EARLY_FALLING_COUNTER_8821C(x) | \
  14776. BIT_VBON_EARLY_FALLING_COUNTER_8821C(v))
  14777. /* 2 REG_WMAC_PLCP_MONITOR_8821C */
  14778. #define BIT_WMAC_PLCP_TRX_SEL_8821C BIT(31)
  14779. #define BIT_SHIFT_WMAC_PLCP_RDSIG_SEL_8821C 28
  14780. #define BIT_MASK_WMAC_PLCP_RDSIG_SEL_8821C 0x7
  14781. #define BIT_WMAC_PLCP_RDSIG_SEL_8821C(x) \
  14782. (((x) & BIT_MASK_WMAC_PLCP_RDSIG_SEL_8821C) \
  14783. << BIT_SHIFT_WMAC_PLCP_RDSIG_SEL_8821C)
  14784. #define BITS_WMAC_PLCP_RDSIG_SEL_8821C \
  14785. (BIT_MASK_WMAC_PLCP_RDSIG_SEL_8821C \
  14786. << BIT_SHIFT_WMAC_PLCP_RDSIG_SEL_8821C)
  14787. #define BIT_CLEAR_WMAC_PLCP_RDSIG_SEL_8821C(x) \
  14788. ((x) & (~BITS_WMAC_PLCP_RDSIG_SEL_8821C))
  14789. #define BIT_GET_WMAC_PLCP_RDSIG_SEL_8821C(x) \
  14790. (((x) >> BIT_SHIFT_WMAC_PLCP_RDSIG_SEL_8821C) & \
  14791. BIT_MASK_WMAC_PLCP_RDSIG_SEL_8821C)
  14792. #define BIT_SET_WMAC_PLCP_RDSIG_SEL_8821C(x, v) \
  14793. (BIT_CLEAR_WMAC_PLCP_RDSIG_SEL_8821C(x) | \
  14794. BIT_WMAC_PLCP_RDSIG_SEL_8821C(v))
  14795. #define BIT_SHIFT_WMAC_RATE_IDX_8821C 24
  14796. #define BIT_MASK_WMAC_RATE_IDX_8821C 0xf
  14797. #define BIT_WMAC_RATE_IDX_8821C(x) \
  14798. (((x) & BIT_MASK_WMAC_RATE_IDX_8821C) << BIT_SHIFT_WMAC_RATE_IDX_8821C)
  14799. #define BITS_WMAC_RATE_IDX_8821C \
  14800. (BIT_MASK_WMAC_RATE_IDX_8821C << BIT_SHIFT_WMAC_RATE_IDX_8821C)
  14801. #define BIT_CLEAR_WMAC_RATE_IDX_8821C(x) ((x) & (~BITS_WMAC_RATE_IDX_8821C))
  14802. #define BIT_GET_WMAC_RATE_IDX_8821C(x) \
  14803. (((x) >> BIT_SHIFT_WMAC_RATE_IDX_8821C) & BIT_MASK_WMAC_RATE_IDX_8821C)
  14804. #define BIT_SET_WMAC_RATE_IDX_8821C(x, v) \
  14805. (BIT_CLEAR_WMAC_RATE_IDX_8821C(x) | BIT_WMAC_RATE_IDX_8821C(v))
  14806. #define BIT_SHIFT_WMAC_PLCP_RDSIG_8821C 0
  14807. #define BIT_MASK_WMAC_PLCP_RDSIG_8821C 0xffffff
  14808. #define BIT_WMAC_PLCP_RDSIG_8821C(x) \
  14809. (((x) & BIT_MASK_WMAC_PLCP_RDSIG_8821C) \
  14810. << BIT_SHIFT_WMAC_PLCP_RDSIG_8821C)
  14811. #define BITS_WMAC_PLCP_RDSIG_8821C \
  14812. (BIT_MASK_WMAC_PLCP_RDSIG_8821C << BIT_SHIFT_WMAC_PLCP_RDSIG_8821C)
  14813. #define BIT_CLEAR_WMAC_PLCP_RDSIG_8821C(x) ((x) & (~BITS_WMAC_PLCP_RDSIG_8821C))
  14814. #define BIT_GET_WMAC_PLCP_RDSIG_8821C(x) \
  14815. (((x) >> BIT_SHIFT_WMAC_PLCP_RDSIG_8821C) & \
  14816. BIT_MASK_WMAC_PLCP_RDSIG_8821C)
  14817. #define BIT_SET_WMAC_PLCP_RDSIG_8821C(x, v) \
  14818. (BIT_CLEAR_WMAC_PLCP_RDSIG_8821C(x) | BIT_WMAC_PLCP_RDSIG_8821C(v))
  14819. /* 2 REG_WMAC_PLCP_MONITOR_MUTX_8821C */
  14820. #define BIT_WMAC_MUTX_IDX_8821C BIT(24)
  14821. #define BIT_SHIFT_WMAC_PLCP_RDSIG_8821C 0
  14822. #define BIT_MASK_WMAC_PLCP_RDSIG_8821C 0xffffff
  14823. #define BIT_WMAC_PLCP_RDSIG_8821C(x) \
  14824. (((x) & BIT_MASK_WMAC_PLCP_RDSIG_8821C) \
  14825. << BIT_SHIFT_WMAC_PLCP_RDSIG_8821C)
  14826. #define BITS_WMAC_PLCP_RDSIG_8821C \
  14827. (BIT_MASK_WMAC_PLCP_RDSIG_8821C << BIT_SHIFT_WMAC_PLCP_RDSIG_8821C)
  14828. #define BIT_CLEAR_WMAC_PLCP_RDSIG_8821C(x) ((x) & (~BITS_WMAC_PLCP_RDSIG_8821C))
  14829. #define BIT_GET_WMAC_PLCP_RDSIG_8821C(x) \
  14830. (((x) >> BIT_SHIFT_WMAC_PLCP_RDSIG_8821C) & \
  14831. BIT_MASK_WMAC_PLCP_RDSIG_8821C)
  14832. #define BIT_SET_WMAC_PLCP_RDSIG_8821C(x, v) \
  14833. (BIT_CLEAR_WMAC_PLCP_RDSIG_8821C(x) | BIT_WMAC_PLCP_RDSIG_8821C(v))
  14834. /* 2 REG_RSVD_8821C */
  14835. /* 2 REG_TRANSMIT_ADDRSS_0_8821C (TA0 REGISTER) */
  14836. #define BIT_SHIFT_TA0_V1_8821C 0
  14837. #define BIT_MASK_TA0_V1_8821C 0xffffffffL
  14838. #define BIT_TA0_V1_8821C(x) \
  14839. (((x) & BIT_MASK_TA0_V1_8821C) << BIT_SHIFT_TA0_V1_8821C)
  14840. #define BITS_TA0_V1_8821C (BIT_MASK_TA0_V1_8821C << BIT_SHIFT_TA0_V1_8821C)
  14841. #define BIT_CLEAR_TA0_V1_8821C(x) ((x) & (~BITS_TA0_V1_8821C))
  14842. #define BIT_GET_TA0_V1_8821C(x) \
  14843. (((x) >> BIT_SHIFT_TA0_V1_8821C) & BIT_MASK_TA0_V1_8821C)
  14844. #define BIT_SET_TA0_V1_8821C(x, v) \
  14845. (BIT_CLEAR_TA0_V1_8821C(x) | BIT_TA0_V1_8821C(v))
  14846. /* 2 REG_TRANSMIT_ADDRSS_0_H_8821C (TA0 REGISTER) */
  14847. #define BIT_SHIFT_TA0_H_V1_8821C 0
  14848. #define BIT_MASK_TA0_H_V1_8821C 0xffff
  14849. #define BIT_TA0_H_V1_8821C(x) \
  14850. (((x) & BIT_MASK_TA0_H_V1_8821C) << BIT_SHIFT_TA0_H_V1_8821C)
  14851. #define BITS_TA0_H_V1_8821C \
  14852. (BIT_MASK_TA0_H_V1_8821C << BIT_SHIFT_TA0_H_V1_8821C)
  14853. #define BIT_CLEAR_TA0_H_V1_8821C(x) ((x) & (~BITS_TA0_H_V1_8821C))
  14854. #define BIT_GET_TA0_H_V1_8821C(x) \
  14855. (((x) >> BIT_SHIFT_TA0_H_V1_8821C) & BIT_MASK_TA0_H_V1_8821C)
  14856. #define BIT_SET_TA0_H_V1_8821C(x, v) \
  14857. (BIT_CLEAR_TA0_H_V1_8821C(x) | BIT_TA0_H_V1_8821C(v))
  14858. /* 2 REG_TRANSMIT_ADDRSS_1_8821C (TA1 REGISTER) */
  14859. #define BIT_SHIFT_TA1_V1_8821C 0
  14860. #define BIT_MASK_TA1_V1_8821C 0xffffffffL
  14861. #define BIT_TA1_V1_8821C(x) \
  14862. (((x) & BIT_MASK_TA1_V1_8821C) << BIT_SHIFT_TA1_V1_8821C)
  14863. #define BITS_TA1_V1_8821C (BIT_MASK_TA1_V1_8821C << BIT_SHIFT_TA1_V1_8821C)
  14864. #define BIT_CLEAR_TA1_V1_8821C(x) ((x) & (~BITS_TA1_V1_8821C))
  14865. #define BIT_GET_TA1_V1_8821C(x) \
  14866. (((x) >> BIT_SHIFT_TA1_V1_8821C) & BIT_MASK_TA1_V1_8821C)
  14867. #define BIT_SET_TA1_V1_8821C(x, v) \
  14868. (BIT_CLEAR_TA1_V1_8821C(x) | BIT_TA1_V1_8821C(v))
  14869. /* 2 REG_TRANSMIT_ADDRSS_1_H_8821C (TA1 REGISTER) */
  14870. #define BIT_SHIFT_TA1_H_V1_8821C 0
  14871. #define BIT_MASK_TA1_H_V1_8821C 0xffff
  14872. #define BIT_TA1_H_V1_8821C(x) \
  14873. (((x) & BIT_MASK_TA1_H_V1_8821C) << BIT_SHIFT_TA1_H_V1_8821C)
  14874. #define BITS_TA1_H_V1_8821C \
  14875. (BIT_MASK_TA1_H_V1_8821C << BIT_SHIFT_TA1_H_V1_8821C)
  14876. #define BIT_CLEAR_TA1_H_V1_8821C(x) ((x) & (~BITS_TA1_H_V1_8821C))
  14877. #define BIT_GET_TA1_H_V1_8821C(x) \
  14878. (((x) >> BIT_SHIFT_TA1_H_V1_8821C) & BIT_MASK_TA1_H_V1_8821C)
  14879. #define BIT_SET_TA1_H_V1_8821C(x, v) \
  14880. (BIT_CLEAR_TA1_H_V1_8821C(x) | BIT_TA1_H_V1_8821C(v))
  14881. /* 2 REG_TRANSMIT_ADDRSS_2_8821C (TA2 REGISTER) */
  14882. #define BIT_SHIFT_TA2_V1_8821C 0
  14883. #define BIT_MASK_TA2_V1_8821C 0xffffffffL
  14884. #define BIT_TA2_V1_8821C(x) \
  14885. (((x) & BIT_MASK_TA2_V1_8821C) << BIT_SHIFT_TA2_V1_8821C)
  14886. #define BITS_TA2_V1_8821C (BIT_MASK_TA2_V1_8821C << BIT_SHIFT_TA2_V1_8821C)
  14887. #define BIT_CLEAR_TA2_V1_8821C(x) ((x) & (~BITS_TA2_V1_8821C))
  14888. #define BIT_GET_TA2_V1_8821C(x) \
  14889. (((x) >> BIT_SHIFT_TA2_V1_8821C) & BIT_MASK_TA2_V1_8821C)
  14890. #define BIT_SET_TA2_V1_8821C(x, v) \
  14891. (BIT_CLEAR_TA2_V1_8821C(x) | BIT_TA2_V1_8821C(v))
  14892. /* 2 REG_TRANSMIT_ADDRSS_2_H_8821C (TA2 REGISTER) */
  14893. #define BIT_SHIFT_TA2_H_V1_8821C 0
  14894. #define BIT_MASK_TA2_H_V1_8821C 0xffff
  14895. #define BIT_TA2_H_V1_8821C(x) \
  14896. (((x) & BIT_MASK_TA2_H_V1_8821C) << BIT_SHIFT_TA2_H_V1_8821C)
  14897. #define BITS_TA2_H_V1_8821C \
  14898. (BIT_MASK_TA2_H_V1_8821C << BIT_SHIFT_TA2_H_V1_8821C)
  14899. #define BIT_CLEAR_TA2_H_V1_8821C(x) ((x) & (~BITS_TA2_H_V1_8821C))
  14900. #define BIT_GET_TA2_H_V1_8821C(x) \
  14901. (((x) >> BIT_SHIFT_TA2_H_V1_8821C) & BIT_MASK_TA2_H_V1_8821C)
  14902. #define BIT_SET_TA2_H_V1_8821C(x, v) \
  14903. (BIT_CLEAR_TA2_H_V1_8821C(x) | BIT_TA2_H_V1_8821C(v))
  14904. /* 2 REG_TRANSMIT_ADDRSS_3_8821C (TA3 REGISTER) */
  14905. #define BIT_SHIFT_TA2_V1_8821C 0
  14906. #define BIT_MASK_TA2_V1_8821C 0xffffffffL
  14907. #define BIT_TA2_V1_8821C(x) \
  14908. (((x) & BIT_MASK_TA2_V1_8821C) << BIT_SHIFT_TA2_V1_8821C)
  14909. #define BITS_TA2_V1_8821C (BIT_MASK_TA2_V1_8821C << BIT_SHIFT_TA2_V1_8821C)
  14910. #define BIT_CLEAR_TA2_V1_8821C(x) ((x) & (~BITS_TA2_V1_8821C))
  14911. #define BIT_GET_TA2_V1_8821C(x) \
  14912. (((x) >> BIT_SHIFT_TA2_V1_8821C) & BIT_MASK_TA2_V1_8821C)
  14913. #define BIT_SET_TA2_V1_8821C(x, v) \
  14914. (BIT_CLEAR_TA2_V1_8821C(x) | BIT_TA2_V1_8821C(v))
  14915. /* 2 REG_TRANSMIT_ADDRSS_3_H_8821C (TA3 REGISTER) */
  14916. #define BIT_SHIFT_TA3_H_V1_8821C 0
  14917. #define BIT_MASK_TA3_H_V1_8821C 0xffff
  14918. #define BIT_TA3_H_V1_8821C(x) \
  14919. (((x) & BIT_MASK_TA3_H_V1_8821C) << BIT_SHIFT_TA3_H_V1_8821C)
  14920. #define BITS_TA3_H_V1_8821C \
  14921. (BIT_MASK_TA3_H_V1_8821C << BIT_SHIFT_TA3_H_V1_8821C)
  14922. #define BIT_CLEAR_TA3_H_V1_8821C(x) ((x) & (~BITS_TA3_H_V1_8821C))
  14923. #define BIT_GET_TA3_H_V1_8821C(x) \
  14924. (((x) >> BIT_SHIFT_TA3_H_V1_8821C) & BIT_MASK_TA3_H_V1_8821C)
  14925. #define BIT_SET_TA3_H_V1_8821C(x, v) \
  14926. (BIT_CLEAR_TA3_H_V1_8821C(x) | BIT_TA3_H_V1_8821C(v))
  14927. /* 2 REG_TRANSMIT_ADDRSS_4_8821C (TA4 REGISTER) */
  14928. #define BIT_SHIFT_TA4_V1_8821C 0
  14929. #define BIT_MASK_TA4_V1_8821C 0xffffffffL
  14930. #define BIT_TA4_V1_8821C(x) \
  14931. (((x) & BIT_MASK_TA4_V1_8821C) << BIT_SHIFT_TA4_V1_8821C)
  14932. #define BITS_TA4_V1_8821C (BIT_MASK_TA4_V1_8821C << BIT_SHIFT_TA4_V1_8821C)
  14933. #define BIT_CLEAR_TA4_V1_8821C(x) ((x) & (~BITS_TA4_V1_8821C))
  14934. #define BIT_GET_TA4_V1_8821C(x) \
  14935. (((x) >> BIT_SHIFT_TA4_V1_8821C) & BIT_MASK_TA4_V1_8821C)
  14936. #define BIT_SET_TA4_V1_8821C(x, v) \
  14937. (BIT_CLEAR_TA4_V1_8821C(x) | BIT_TA4_V1_8821C(v))
  14938. /* 2 REG_TRANSMIT_ADDRSS_4_H_8821C (TA4 REGISTER) */
  14939. #define BIT_SHIFT_TA4_H_V1_8821C 0
  14940. #define BIT_MASK_TA4_H_V1_8821C 0xffff
  14941. #define BIT_TA4_H_V1_8821C(x) \
  14942. (((x) & BIT_MASK_TA4_H_V1_8821C) << BIT_SHIFT_TA4_H_V1_8821C)
  14943. #define BITS_TA4_H_V1_8821C \
  14944. (BIT_MASK_TA4_H_V1_8821C << BIT_SHIFT_TA4_H_V1_8821C)
  14945. #define BIT_CLEAR_TA4_H_V1_8821C(x) ((x) & (~BITS_TA4_H_V1_8821C))
  14946. #define BIT_GET_TA4_H_V1_8821C(x) \
  14947. (((x) >> BIT_SHIFT_TA4_H_V1_8821C) & BIT_MASK_TA4_H_V1_8821C)
  14948. #define BIT_SET_TA4_H_V1_8821C(x, v) \
  14949. (BIT_CLEAR_TA4_H_V1_8821C(x) | BIT_TA4_H_V1_8821C(v))
  14950. /* 2 REG_RSVD_8821C */
  14951. /* 2 REG_RSVD_8821C */
  14952. /* 2 REG_RSVD_8821C */
  14953. /* 2 REG_RSVD_8821C */
  14954. /* 2 REG_RSVD_8821C */
  14955. /* 2 REG_RSVD_8821C */
  14956. /* 2 REG_RSVD_8821C */
  14957. /* 2 REG_RSVD_8821C */
  14958. /* 2 REG_RSVD_8821C */
  14959. /* 2 REG_RSVD_8821C */
  14960. /* 2 REG_RSVD_8821C */
  14961. /* 2 REG_RSVD_8821C */
  14962. /* 2 REG_RSVD_8821C */
  14963. /* 2 REG_RSVD_8821C */
  14964. /* 2 REG_NOT_VALID_8821C */
  14965. /* 2 REG_MACID1_8821C */
  14966. #define BIT_SHIFT_MACID1_0_8821C 0
  14967. #define BIT_MASK_MACID1_0_8821C 0xffffffffL
  14968. #define BIT_MACID1_0_8821C(x) \
  14969. (((x) & BIT_MASK_MACID1_0_8821C) << BIT_SHIFT_MACID1_0_8821C)
  14970. #define BITS_MACID1_0_8821C \
  14971. (BIT_MASK_MACID1_0_8821C << BIT_SHIFT_MACID1_0_8821C)
  14972. #define BIT_CLEAR_MACID1_0_8821C(x) ((x) & (~BITS_MACID1_0_8821C))
  14973. #define BIT_GET_MACID1_0_8821C(x) \
  14974. (((x) >> BIT_SHIFT_MACID1_0_8821C) & BIT_MASK_MACID1_0_8821C)
  14975. #define BIT_SET_MACID1_0_8821C(x, v) \
  14976. (BIT_CLEAR_MACID1_0_8821C(x) | BIT_MACID1_0_8821C(v))
  14977. /* 2 REG_MACID1_1_8821C */
  14978. #define BIT_SHIFT_MACID1_1_8821C 0
  14979. #define BIT_MASK_MACID1_1_8821C 0xffff
  14980. #define BIT_MACID1_1_8821C(x) \
  14981. (((x) & BIT_MASK_MACID1_1_8821C) << BIT_SHIFT_MACID1_1_8821C)
  14982. #define BITS_MACID1_1_8821C \
  14983. (BIT_MASK_MACID1_1_8821C << BIT_SHIFT_MACID1_1_8821C)
  14984. #define BIT_CLEAR_MACID1_1_8821C(x) ((x) & (~BITS_MACID1_1_8821C))
  14985. #define BIT_GET_MACID1_1_8821C(x) \
  14986. (((x) >> BIT_SHIFT_MACID1_1_8821C) & BIT_MASK_MACID1_1_8821C)
  14987. #define BIT_SET_MACID1_1_8821C(x, v) \
  14988. (BIT_CLEAR_MACID1_1_8821C(x) | BIT_MACID1_1_8821C(v))
  14989. /* 2 REG_BSSID1_8821C */
  14990. #define BIT_SHIFT_BSSID1_0_8821C 0
  14991. #define BIT_MASK_BSSID1_0_8821C 0xffffffffL
  14992. #define BIT_BSSID1_0_8821C(x) \
  14993. (((x) & BIT_MASK_BSSID1_0_8821C) << BIT_SHIFT_BSSID1_0_8821C)
  14994. #define BITS_BSSID1_0_8821C \
  14995. (BIT_MASK_BSSID1_0_8821C << BIT_SHIFT_BSSID1_0_8821C)
  14996. #define BIT_CLEAR_BSSID1_0_8821C(x) ((x) & (~BITS_BSSID1_0_8821C))
  14997. #define BIT_GET_BSSID1_0_8821C(x) \
  14998. (((x) >> BIT_SHIFT_BSSID1_0_8821C) & BIT_MASK_BSSID1_0_8821C)
  14999. #define BIT_SET_BSSID1_0_8821C(x, v) \
  15000. (BIT_CLEAR_BSSID1_0_8821C(x) | BIT_BSSID1_0_8821C(v))
  15001. /* 2 REG_BSSID1_1_8821C */
  15002. #define BIT_SHIFT_BSSID1_1_8821C 0
  15003. #define BIT_MASK_BSSID1_1_8821C 0xffff
  15004. #define BIT_BSSID1_1_8821C(x) \
  15005. (((x) & BIT_MASK_BSSID1_1_8821C) << BIT_SHIFT_BSSID1_1_8821C)
  15006. #define BITS_BSSID1_1_8821C \
  15007. (BIT_MASK_BSSID1_1_8821C << BIT_SHIFT_BSSID1_1_8821C)
  15008. #define BIT_CLEAR_BSSID1_1_8821C(x) ((x) & (~BITS_BSSID1_1_8821C))
  15009. #define BIT_GET_BSSID1_1_8821C(x) \
  15010. (((x) >> BIT_SHIFT_BSSID1_1_8821C) & BIT_MASK_BSSID1_1_8821C)
  15011. #define BIT_SET_BSSID1_1_8821C(x, v) \
  15012. (BIT_CLEAR_BSSID1_1_8821C(x) | BIT_BSSID1_1_8821C(v))
  15013. /* 2 REG_BCN_PSR_RPT1_8821C */
  15014. #define BIT_SHIFT_DTIM_CNT1_8821C 24
  15015. #define BIT_MASK_DTIM_CNT1_8821C 0xff
  15016. #define BIT_DTIM_CNT1_8821C(x) \
  15017. (((x) & BIT_MASK_DTIM_CNT1_8821C) << BIT_SHIFT_DTIM_CNT1_8821C)
  15018. #define BITS_DTIM_CNT1_8821C \
  15019. (BIT_MASK_DTIM_CNT1_8821C << BIT_SHIFT_DTIM_CNT1_8821C)
  15020. #define BIT_CLEAR_DTIM_CNT1_8821C(x) ((x) & (~BITS_DTIM_CNT1_8821C))
  15021. #define BIT_GET_DTIM_CNT1_8821C(x) \
  15022. (((x) >> BIT_SHIFT_DTIM_CNT1_8821C) & BIT_MASK_DTIM_CNT1_8821C)
  15023. #define BIT_SET_DTIM_CNT1_8821C(x, v) \
  15024. (BIT_CLEAR_DTIM_CNT1_8821C(x) | BIT_DTIM_CNT1_8821C(v))
  15025. #define BIT_SHIFT_DTIM_PERIOD1_8821C 16
  15026. #define BIT_MASK_DTIM_PERIOD1_8821C 0xff
  15027. #define BIT_DTIM_PERIOD1_8821C(x) \
  15028. (((x) & BIT_MASK_DTIM_PERIOD1_8821C) << BIT_SHIFT_DTIM_PERIOD1_8821C)
  15029. #define BITS_DTIM_PERIOD1_8821C \
  15030. (BIT_MASK_DTIM_PERIOD1_8821C << BIT_SHIFT_DTIM_PERIOD1_8821C)
  15031. #define BIT_CLEAR_DTIM_PERIOD1_8821C(x) ((x) & (~BITS_DTIM_PERIOD1_8821C))
  15032. #define BIT_GET_DTIM_PERIOD1_8821C(x) \
  15033. (((x) >> BIT_SHIFT_DTIM_PERIOD1_8821C) & BIT_MASK_DTIM_PERIOD1_8821C)
  15034. #define BIT_SET_DTIM_PERIOD1_8821C(x, v) \
  15035. (BIT_CLEAR_DTIM_PERIOD1_8821C(x) | BIT_DTIM_PERIOD1_8821C(v))
  15036. #define BIT_DTIM1_8821C BIT(15)
  15037. #define BIT_TIM1_8821C BIT(14)
  15038. #define BIT_SHIFT_PS_AID_1_8821C 0
  15039. #define BIT_MASK_PS_AID_1_8821C 0x7ff
  15040. #define BIT_PS_AID_1_8821C(x) \
  15041. (((x) & BIT_MASK_PS_AID_1_8821C) << BIT_SHIFT_PS_AID_1_8821C)
  15042. #define BITS_PS_AID_1_8821C \
  15043. (BIT_MASK_PS_AID_1_8821C << BIT_SHIFT_PS_AID_1_8821C)
  15044. #define BIT_CLEAR_PS_AID_1_8821C(x) ((x) & (~BITS_PS_AID_1_8821C))
  15045. #define BIT_GET_PS_AID_1_8821C(x) \
  15046. (((x) >> BIT_SHIFT_PS_AID_1_8821C) & BIT_MASK_PS_AID_1_8821C)
  15047. #define BIT_SET_PS_AID_1_8821C(x, v) \
  15048. (BIT_CLEAR_PS_AID_1_8821C(x) | BIT_PS_AID_1_8821C(v))
  15049. /* 2 REG_ASSOCIATED_BFMEE_SEL_8821C */
  15050. #define BIT_TXUSER_ID1_8821C BIT(25)
  15051. #define BIT_SHIFT_AID1_8821C 16
  15052. #define BIT_MASK_AID1_8821C 0x1ff
  15053. #define BIT_AID1_8821C(x) (((x) & BIT_MASK_AID1_8821C) << BIT_SHIFT_AID1_8821C)
  15054. #define BITS_AID1_8821C (BIT_MASK_AID1_8821C << BIT_SHIFT_AID1_8821C)
  15055. #define BIT_CLEAR_AID1_8821C(x) ((x) & (~BITS_AID1_8821C))
  15056. #define BIT_GET_AID1_8821C(x) \
  15057. (((x) >> BIT_SHIFT_AID1_8821C) & BIT_MASK_AID1_8821C)
  15058. #define BIT_SET_AID1_8821C(x, v) (BIT_CLEAR_AID1_8821C(x) | BIT_AID1_8821C(v))
  15059. #define BIT_TXUSER_ID0_8821C BIT(9)
  15060. #define BIT_SHIFT_AID0_8821C 0
  15061. #define BIT_MASK_AID0_8821C 0x1ff
  15062. #define BIT_AID0_8821C(x) (((x) & BIT_MASK_AID0_8821C) << BIT_SHIFT_AID0_8821C)
  15063. #define BITS_AID0_8821C (BIT_MASK_AID0_8821C << BIT_SHIFT_AID0_8821C)
  15064. #define BIT_CLEAR_AID0_8821C(x) ((x) & (~BITS_AID0_8821C))
  15065. #define BIT_GET_AID0_8821C(x) \
  15066. (((x) >> BIT_SHIFT_AID0_8821C) & BIT_MASK_AID0_8821C)
  15067. #define BIT_SET_AID0_8821C(x, v) (BIT_CLEAR_AID0_8821C(x) | BIT_AID0_8821C(v))
  15068. /* 2 REG_SND_PTCL_CTRL_8821C */
  15069. #define BIT_SHIFT_NDP_RX_STANDBY_TIMER_8821C 24
  15070. #define BIT_MASK_NDP_RX_STANDBY_TIMER_8821C 0xff
  15071. #define BIT_NDP_RX_STANDBY_TIMER_8821C(x) \
  15072. (((x) & BIT_MASK_NDP_RX_STANDBY_TIMER_8821C) \
  15073. << BIT_SHIFT_NDP_RX_STANDBY_TIMER_8821C)
  15074. #define BITS_NDP_RX_STANDBY_TIMER_8821C \
  15075. (BIT_MASK_NDP_RX_STANDBY_TIMER_8821C \
  15076. << BIT_SHIFT_NDP_RX_STANDBY_TIMER_8821C)
  15077. #define BIT_CLEAR_NDP_RX_STANDBY_TIMER_8821C(x) \
  15078. ((x) & (~BITS_NDP_RX_STANDBY_TIMER_8821C))
  15079. #define BIT_GET_NDP_RX_STANDBY_TIMER_8821C(x) \
  15080. (((x) >> BIT_SHIFT_NDP_RX_STANDBY_TIMER_8821C) & \
  15081. BIT_MASK_NDP_RX_STANDBY_TIMER_8821C)
  15082. #define BIT_SET_NDP_RX_STANDBY_TIMER_8821C(x, v) \
  15083. (BIT_CLEAR_NDP_RX_STANDBY_TIMER_8821C(x) | \
  15084. BIT_NDP_RX_STANDBY_TIMER_8821C(v))
  15085. #define BIT_SHIFT_CSI_RPT_OFFSET_HT_8821C 16
  15086. #define BIT_MASK_CSI_RPT_OFFSET_HT_8821C 0xff
  15087. #define BIT_CSI_RPT_OFFSET_HT_8821C(x) \
  15088. (((x) & BIT_MASK_CSI_RPT_OFFSET_HT_8821C) \
  15089. << BIT_SHIFT_CSI_RPT_OFFSET_HT_8821C)
  15090. #define BITS_CSI_RPT_OFFSET_HT_8821C \
  15091. (BIT_MASK_CSI_RPT_OFFSET_HT_8821C << BIT_SHIFT_CSI_RPT_OFFSET_HT_8821C)
  15092. #define BIT_CLEAR_CSI_RPT_OFFSET_HT_8821C(x) \
  15093. ((x) & (~BITS_CSI_RPT_OFFSET_HT_8821C))
  15094. #define BIT_GET_CSI_RPT_OFFSET_HT_8821C(x) \
  15095. (((x) >> BIT_SHIFT_CSI_RPT_OFFSET_HT_8821C) & \
  15096. BIT_MASK_CSI_RPT_OFFSET_HT_8821C)
  15097. #define BIT_SET_CSI_RPT_OFFSET_HT_8821C(x, v) \
  15098. (BIT_CLEAR_CSI_RPT_OFFSET_HT_8821C(x) | BIT_CSI_RPT_OFFSET_HT_8821C(v))
  15099. #define BIT_SHIFT_R_WMAC_VHT_CATEGORY_8821C 8
  15100. #define BIT_MASK_R_WMAC_VHT_CATEGORY_8821C 0xff
  15101. #define BIT_R_WMAC_VHT_CATEGORY_8821C(x) \
  15102. (((x) & BIT_MASK_R_WMAC_VHT_CATEGORY_8821C) \
  15103. << BIT_SHIFT_R_WMAC_VHT_CATEGORY_8821C)
  15104. #define BITS_R_WMAC_VHT_CATEGORY_8821C \
  15105. (BIT_MASK_R_WMAC_VHT_CATEGORY_8821C \
  15106. << BIT_SHIFT_R_WMAC_VHT_CATEGORY_8821C)
  15107. #define BIT_CLEAR_R_WMAC_VHT_CATEGORY_8821C(x) \
  15108. ((x) & (~BITS_R_WMAC_VHT_CATEGORY_8821C))
  15109. #define BIT_GET_R_WMAC_VHT_CATEGORY_8821C(x) \
  15110. (((x) >> BIT_SHIFT_R_WMAC_VHT_CATEGORY_8821C) & \
  15111. BIT_MASK_R_WMAC_VHT_CATEGORY_8821C)
  15112. #define BIT_SET_R_WMAC_VHT_CATEGORY_8821C(x, v) \
  15113. (BIT_CLEAR_R_WMAC_VHT_CATEGORY_8821C(x) | \
  15114. BIT_R_WMAC_VHT_CATEGORY_8821C(v))
  15115. #define BIT_R_WMAC_USE_NSTS_8821C BIT(7)
  15116. #define BIT_R_DISABLE_CHECK_VHTSIGB_CRC_8821C BIT(6)
  15117. #define BIT_R_DISABLE_CHECK_VHTSIGA_CRC_8821C BIT(5)
  15118. #define BIT_R_WMAC_BFPARAM_SEL_8821C BIT(4)
  15119. #define BIT_R_WMAC_CSISEQ_SEL_8821C BIT(3)
  15120. #define BIT_R_WMAC_CSI_WITHHTC_EN_8821C BIT(2)
  15121. #define BIT_R_WMAC_HT_NDPA_EN_8821C BIT(1)
  15122. #define BIT_R_WMAC_VHT_NDPA_EN_8821C BIT(0)
  15123. /* 2 REG_RX_CSI_RPT_INFO_8821C */
  15124. /* 2 REG_NS_ARP_CTRL_8821C */
  15125. #define BIT_R_WMAC_NSARP_RSPEN_8821C BIT(15)
  15126. #define BIT_R_WMAC_NSARP_RARP_8821C BIT(9)
  15127. #define BIT_R_WMAC_NSARP_RIPV6_8821C BIT(8)
  15128. #define BIT_SHIFT_R_WMAC_NSARP_MODEN_8821C 6
  15129. #define BIT_MASK_R_WMAC_NSARP_MODEN_8821C 0x3
  15130. #define BIT_R_WMAC_NSARP_MODEN_8821C(x) \
  15131. (((x) & BIT_MASK_R_WMAC_NSARP_MODEN_8821C) \
  15132. << BIT_SHIFT_R_WMAC_NSARP_MODEN_8821C)
  15133. #define BITS_R_WMAC_NSARP_MODEN_8821C \
  15134. (BIT_MASK_R_WMAC_NSARP_MODEN_8821C \
  15135. << BIT_SHIFT_R_WMAC_NSARP_MODEN_8821C)
  15136. #define BIT_CLEAR_R_WMAC_NSARP_MODEN_8821C(x) \
  15137. ((x) & (~BITS_R_WMAC_NSARP_MODEN_8821C))
  15138. #define BIT_GET_R_WMAC_NSARP_MODEN_8821C(x) \
  15139. (((x) >> BIT_SHIFT_R_WMAC_NSARP_MODEN_8821C) & \
  15140. BIT_MASK_R_WMAC_NSARP_MODEN_8821C)
  15141. #define BIT_SET_R_WMAC_NSARP_MODEN_8821C(x, v) \
  15142. (BIT_CLEAR_R_WMAC_NSARP_MODEN_8821C(x) | \
  15143. BIT_R_WMAC_NSARP_MODEN_8821C(v))
  15144. #define BIT_SHIFT_R_WMAC_NSARP_RSPFTP_8821C 4
  15145. #define BIT_MASK_R_WMAC_NSARP_RSPFTP_8821C 0x3
  15146. #define BIT_R_WMAC_NSARP_RSPFTP_8821C(x) \
  15147. (((x) & BIT_MASK_R_WMAC_NSARP_RSPFTP_8821C) \
  15148. << BIT_SHIFT_R_WMAC_NSARP_RSPFTP_8821C)
  15149. #define BITS_R_WMAC_NSARP_RSPFTP_8821C \
  15150. (BIT_MASK_R_WMAC_NSARP_RSPFTP_8821C \
  15151. << BIT_SHIFT_R_WMAC_NSARP_RSPFTP_8821C)
  15152. #define BIT_CLEAR_R_WMAC_NSARP_RSPFTP_8821C(x) \
  15153. ((x) & (~BITS_R_WMAC_NSARP_RSPFTP_8821C))
  15154. #define BIT_GET_R_WMAC_NSARP_RSPFTP_8821C(x) \
  15155. (((x) >> BIT_SHIFT_R_WMAC_NSARP_RSPFTP_8821C) & \
  15156. BIT_MASK_R_WMAC_NSARP_RSPFTP_8821C)
  15157. #define BIT_SET_R_WMAC_NSARP_RSPFTP_8821C(x, v) \
  15158. (BIT_CLEAR_R_WMAC_NSARP_RSPFTP_8821C(x) | \
  15159. BIT_R_WMAC_NSARP_RSPFTP_8821C(v))
  15160. #define BIT_SHIFT_R_WMAC_NSARP_RSPSEC_8821C 0
  15161. #define BIT_MASK_R_WMAC_NSARP_RSPSEC_8821C 0xf
  15162. #define BIT_R_WMAC_NSARP_RSPSEC_8821C(x) \
  15163. (((x) & BIT_MASK_R_WMAC_NSARP_RSPSEC_8821C) \
  15164. << BIT_SHIFT_R_WMAC_NSARP_RSPSEC_8821C)
  15165. #define BITS_R_WMAC_NSARP_RSPSEC_8821C \
  15166. (BIT_MASK_R_WMAC_NSARP_RSPSEC_8821C \
  15167. << BIT_SHIFT_R_WMAC_NSARP_RSPSEC_8821C)
  15168. #define BIT_CLEAR_R_WMAC_NSARP_RSPSEC_8821C(x) \
  15169. ((x) & (~BITS_R_WMAC_NSARP_RSPSEC_8821C))
  15170. #define BIT_GET_R_WMAC_NSARP_RSPSEC_8821C(x) \
  15171. (((x) >> BIT_SHIFT_R_WMAC_NSARP_RSPSEC_8821C) & \
  15172. BIT_MASK_R_WMAC_NSARP_RSPSEC_8821C)
  15173. #define BIT_SET_R_WMAC_NSARP_RSPSEC_8821C(x, v) \
  15174. (BIT_CLEAR_R_WMAC_NSARP_RSPSEC_8821C(x) | \
  15175. BIT_R_WMAC_NSARP_RSPSEC_8821C(v))
  15176. /* 2 REG_NS_ARP_INFO_8821C */
  15177. #define BIT_REQ_IS_MCNS_8821C BIT(23)
  15178. #define BIT_REQ_IS_UCNS_8821C BIT(22)
  15179. #define BIT_REQ_IS_USNS_8821C BIT(21)
  15180. #define BIT_REQ_IS_ARP_8821C BIT(20)
  15181. #define BIT_EXPRSP_MH_WITHQC_8821C BIT(19)
  15182. #define BIT_SHIFT_EXPRSP_SECTYPE_8821C 16
  15183. #define BIT_MASK_EXPRSP_SECTYPE_8821C 0x7
  15184. #define BIT_EXPRSP_SECTYPE_8821C(x) \
  15185. (((x) & BIT_MASK_EXPRSP_SECTYPE_8821C) \
  15186. << BIT_SHIFT_EXPRSP_SECTYPE_8821C)
  15187. #define BITS_EXPRSP_SECTYPE_8821C \
  15188. (BIT_MASK_EXPRSP_SECTYPE_8821C << BIT_SHIFT_EXPRSP_SECTYPE_8821C)
  15189. #define BIT_CLEAR_EXPRSP_SECTYPE_8821C(x) ((x) & (~BITS_EXPRSP_SECTYPE_8821C))
  15190. #define BIT_GET_EXPRSP_SECTYPE_8821C(x) \
  15191. (((x) >> BIT_SHIFT_EXPRSP_SECTYPE_8821C) & \
  15192. BIT_MASK_EXPRSP_SECTYPE_8821C)
  15193. #define BIT_SET_EXPRSP_SECTYPE_8821C(x, v) \
  15194. (BIT_CLEAR_EXPRSP_SECTYPE_8821C(x) | BIT_EXPRSP_SECTYPE_8821C(v))
  15195. #define BIT_SHIFT_EXPRSP_CHKSM_7_TO_0_8821C 8
  15196. #define BIT_MASK_EXPRSP_CHKSM_7_TO_0_8821C 0xff
  15197. #define BIT_EXPRSP_CHKSM_7_TO_0_8821C(x) \
  15198. (((x) & BIT_MASK_EXPRSP_CHKSM_7_TO_0_8821C) \
  15199. << BIT_SHIFT_EXPRSP_CHKSM_7_TO_0_8821C)
  15200. #define BITS_EXPRSP_CHKSM_7_TO_0_8821C \
  15201. (BIT_MASK_EXPRSP_CHKSM_7_TO_0_8821C \
  15202. << BIT_SHIFT_EXPRSP_CHKSM_7_TO_0_8821C)
  15203. #define BIT_CLEAR_EXPRSP_CHKSM_7_TO_0_8821C(x) \
  15204. ((x) & (~BITS_EXPRSP_CHKSM_7_TO_0_8821C))
  15205. #define BIT_GET_EXPRSP_CHKSM_7_TO_0_8821C(x) \
  15206. (((x) >> BIT_SHIFT_EXPRSP_CHKSM_7_TO_0_8821C) & \
  15207. BIT_MASK_EXPRSP_CHKSM_7_TO_0_8821C)
  15208. #define BIT_SET_EXPRSP_CHKSM_7_TO_0_8821C(x, v) \
  15209. (BIT_CLEAR_EXPRSP_CHKSM_7_TO_0_8821C(x) | \
  15210. BIT_EXPRSP_CHKSM_7_TO_0_8821C(v))
  15211. #define BIT_SHIFT_EXPRSP_CHKSM_15_TO_8_8821C 0
  15212. #define BIT_MASK_EXPRSP_CHKSM_15_TO_8_8821C 0xff
  15213. #define BIT_EXPRSP_CHKSM_15_TO_8_8821C(x) \
  15214. (((x) & BIT_MASK_EXPRSP_CHKSM_15_TO_8_8821C) \
  15215. << BIT_SHIFT_EXPRSP_CHKSM_15_TO_8_8821C)
  15216. #define BITS_EXPRSP_CHKSM_15_TO_8_8821C \
  15217. (BIT_MASK_EXPRSP_CHKSM_15_TO_8_8821C \
  15218. << BIT_SHIFT_EXPRSP_CHKSM_15_TO_8_8821C)
  15219. #define BIT_CLEAR_EXPRSP_CHKSM_15_TO_8_8821C(x) \
  15220. ((x) & (~BITS_EXPRSP_CHKSM_15_TO_8_8821C))
  15221. #define BIT_GET_EXPRSP_CHKSM_15_TO_8_8821C(x) \
  15222. (((x) >> BIT_SHIFT_EXPRSP_CHKSM_15_TO_8_8821C) & \
  15223. BIT_MASK_EXPRSP_CHKSM_15_TO_8_8821C)
  15224. #define BIT_SET_EXPRSP_CHKSM_15_TO_8_8821C(x, v) \
  15225. (BIT_CLEAR_EXPRSP_CHKSM_15_TO_8_8821C(x) | \
  15226. BIT_EXPRSP_CHKSM_15_TO_8_8821C(v))
  15227. /* 2 REG_BEAMFORMING_INFO_NSARP_V1_8821C */
  15228. #define BIT_SHIFT_WMAC_ARPIP_8821C 0
  15229. #define BIT_MASK_WMAC_ARPIP_8821C 0xffffffffL
  15230. #define BIT_WMAC_ARPIP_8821C(x) \
  15231. (((x) & BIT_MASK_WMAC_ARPIP_8821C) << BIT_SHIFT_WMAC_ARPIP_8821C)
  15232. #define BITS_WMAC_ARPIP_8821C \
  15233. (BIT_MASK_WMAC_ARPIP_8821C << BIT_SHIFT_WMAC_ARPIP_8821C)
  15234. #define BIT_CLEAR_WMAC_ARPIP_8821C(x) ((x) & (~BITS_WMAC_ARPIP_8821C))
  15235. #define BIT_GET_WMAC_ARPIP_8821C(x) \
  15236. (((x) >> BIT_SHIFT_WMAC_ARPIP_8821C) & BIT_MASK_WMAC_ARPIP_8821C)
  15237. #define BIT_SET_WMAC_ARPIP_8821C(x, v) \
  15238. (BIT_CLEAR_WMAC_ARPIP_8821C(x) | BIT_WMAC_ARPIP_8821C(v))
  15239. /* 2 REG_BEAMFORMING_INFO_NSARP_8821C */
  15240. #define BIT_SHIFT_BEAMFORMING_INFO_8821C 0
  15241. #define BIT_MASK_BEAMFORMING_INFO_8821C 0xffffffffL
  15242. #define BIT_BEAMFORMING_INFO_8821C(x) \
  15243. (((x) & BIT_MASK_BEAMFORMING_INFO_8821C) \
  15244. << BIT_SHIFT_BEAMFORMING_INFO_8821C)
  15245. #define BITS_BEAMFORMING_INFO_8821C \
  15246. (BIT_MASK_BEAMFORMING_INFO_8821C << BIT_SHIFT_BEAMFORMING_INFO_8821C)
  15247. #define BIT_CLEAR_BEAMFORMING_INFO_8821C(x) \
  15248. ((x) & (~BITS_BEAMFORMING_INFO_8821C))
  15249. #define BIT_GET_BEAMFORMING_INFO_8821C(x) \
  15250. (((x) >> BIT_SHIFT_BEAMFORMING_INFO_8821C) & \
  15251. BIT_MASK_BEAMFORMING_INFO_8821C)
  15252. #define BIT_SET_BEAMFORMING_INFO_8821C(x, v) \
  15253. (BIT_CLEAR_BEAMFORMING_INFO_8821C(x) | BIT_BEAMFORMING_INFO_8821C(v))
  15254. /* 2 REG_IPV6_8821C */
  15255. #define BIT_SHIFT_R_WMAC_IPV6_MYIPAD_0_8821C 0
  15256. #define BIT_MASK_R_WMAC_IPV6_MYIPAD_0_8821C 0xffffffffL
  15257. #define BIT_R_WMAC_IPV6_MYIPAD_0_8821C(x) \
  15258. (((x) & BIT_MASK_R_WMAC_IPV6_MYIPAD_0_8821C) \
  15259. << BIT_SHIFT_R_WMAC_IPV6_MYIPAD_0_8821C)
  15260. #define BITS_R_WMAC_IPV6_MYIPAD_0_8821C \
  15261. (BIT_MASK_R_WMAC_IPV6_MYIPAD_0_8821C \
  15262. << BIT_SHIFT_R_WMAC_IPV6_MYIPAD_0_8821C)
  15263. #define BIT_CLEAR_R_WMAC_IPV6_MYIPAD_0_8821C(x) \
  15264. ((x) & (~BITS_R_WMAC_IPV6_MYIPAD_0_8821C))
  15265. #define BIT_GET_R_WMAC_IPV6_MYIPAD_0_8821C(x) \
  15266. (((x) >> BIT_SHIFT_R_WMAC_IPV6_MYIPAD_0_8821C) & \
  15267. BIT_MASK_R_WMAC_IPV6_MYIPAD_0_8821C)
  15268. #define BIT_SET_R_WMAC_IPV6_MYIPAD_0_8821C(x, v) \
  15269. (BIT_CLEAR_R_WMAC_IPV6_MYIPAD_0_8821C(x) | \
  15270. BIT_R_WMAC_IPV6_MYIPAD_0_8821C(v))
  15271. /* 2 REG_IPV6_1_8821C */
  15272. #define BIT_SHIFT_R_WMAC_IPV6_MYIPAD_1_8821C 0
  15273. #define BIT_MASK_R_WMAC_IPV6_MYIPAD_1_8821C 0xffffffffL
  15274. #define BIT_R_WMAC_IPV6_MYIPAD_1_8821C(x) \
  15275. (((x) & BIT_MASK_R_WMAC_IPV6_MYIPAD_1_8821C) \
  15276. << BIT_SHIFT_R_WMAC_IPV6_MYIPAD_1_8821C)
  15277. #define BITS_R_WMAC_IPV6_MYIPAD_1_8821C \
  15278. (BIT_MASK_R_WMAC_IPV6_MYIPAD_1_8821C \
  15279. << BIT_SHIFT_R_WMAC_IPV6_MYIPAD_1_8821C)
  15280. #define BIT_CLEAR_R_WMAC_IPV6_MYIPAD_1_8821C(x) \
  15281. ((x) & (~BITS_R_WMAC_IPV6_MYIPAD_1_8821C))
  15282. #define BIT_GET_R_WMAC_IPV6_MYIPAD_1_8821C(x) \
  15283. (((x) >> BIT_SHIFT_R_WMAC_IPV6_MYIPAD_1_8821C) & \
  15284. BIT_MASK_R_WMAC_IPV6_MYIPAD_1_8821C)
  15285. #define BIT_SET_R_WMAC_IPV6_MYIPAD_1_8821C(x, v) \
  15286. (BIT_CLEAR_R_WMAC_IPV6_MYIPAD_1_8821C(x) | \
  15287. BIT_R_WMAC_IPV6_MYIPAD_1_8821C(v))
  15288. /* 2 REG_IPV6_2_8821C */
  15289. #define BIT_SHIFT_R_WMAC_IPV6_MYIPAD_2_8821C 0
  15290. #define BIT_MASK_R_WMAC_IPV6_MYIPAD_2_8821C 0xffffffffL
  15291. #define BIT_R_WMAC_IPV6_MYIPAD_2_8821C(x) \
  15292. (((x) & BIT_MASK_R_WMAC_IPV6_MYIPAD_2_8821C) \
  15293. << BIT_SHIFT_R_WMAC_IPV6_MYIPAD_2_8821C)
  15294. #define BITS_R_WMAC_IPV6_MYIPAD_2_8821C \
  15295. (BIT_MASK_R_WMAC_IPV6_MYIPAD_2_8821C \
  15296. << BIT_SHIFT_R_WMAC_IPV6_MYIPAD_2_8821C)
  15297. #define BIT_CLEAR_R_WMAC_IPV6_MYIPAD_2_8821C(x) \
  15298. ((x) & (~BITS_R_WMAC_IPV6_MYIPAD_2_8821C))
  15299. #define BIT_GET_R_WMAC_IPV6_MYIPAD_2_8821C(x) \
  15300. (((x) >> BIT_SHIFT_R_WMAC_IPV6_MYIPAD_2_8821C) & \
  15301. BIT_MASK_R_WMAC_IPV6_MYIPAD_2_8821C)
  15302. #define BIT_SET_R_WMAC_IPV6_MYIPAD_2_8821C(x, v) \
  15303. (BIT_CLEAR_R_WMAC_IPV6_MYIPAD_2_8821C(x) | \
  15304. BIT_R_WMAC_IPV6_MYIPAD_2_8821C(v))
  15305. /* 2 REG_IPV6_3_8821C */
  15306. #define BIT_SHIFT_R_WMAC_IPV6_MYIPAD_3_8821C 0
  15307. #define BIT_MASK_R_WMAC_IPV6_MYIPAD_3_8821C 0xffffffffL
  15308. #define BIT_R_WMAC_IPV6_MYIPAD_3_8821C(x) \
  15309. (((x) & BIT_MASK_R_WMAC_IPV6_MYIPAD_3_8821C) \
  15310. << BIT_SHIFT_R_WMAC_IPV6_MYIPAD_3_8821C)
  15311. #define BITS_R_WMAC_IPV6_MYIPAD_3_8821C \
  15312. (BIT_MASK_R_WMAC_IPV6_MYIPAD_3_8821C \
  15313. << BIT_SHIFT_R_WMAC_IPV6_MYIPAD_3_8821C)
  15314. #define BIT_CLEAR_R_WMAC_IPV6_MYIPAD_3_8821C(x) \
  15315. ((x) & (~BITS_R_WMAC_IPV6_MYIPAD_3_8821C))
  15316. #define BIT_GET_R_WMAC_IPV6_MYIPAD_3_8821C(x) \
  15317. (((x) >> BIT_SHIFT_R_WMAC_IPV6_MYIPAD_3_8821C) & \
  15318. BIT_MASK_R_WMAC_IPV6_MYIPAD_3_8821C)
  15319. #define BIT_SET_R_WMAC_IPV6_MYIPAD_3_8821C(x, v) \
  15320. (BIT_CLEAR_R_WMAC_IPV6_MYIPAD_3_8821C(x) | \
  15321. BIT_R_WMAC_IPV6_MYIPAD_3_8821C(v))
  15322. /* 2 REG_NOT_VALID_8821C */
  15323. /* 2 REG_NOT_VALID_8821C */
  15324. /* 2 REG_NOT_VALID_8821C */
  15325. /* 2 REG_NOT_VALID_8821C */
  15326. /* 2 REG_WMAC_RTX_CTX_SUBTYPE_CFG_8821C */
  15327. #define BIT_SHIFT_R_WMAC_CTX_SUBTYPE_8821C 4
  15328. #define BIT_MASK_R_WMAC_CTX_SUBTYPE_8821C 0xf
  15329. #define BIT_R_WMAC_CTX_SUBTYPE_8821C(x) \
  15330. (((x) & BIT_MASK_R_WMAC_CTX_SUBTYPE_8821C) \
  15331. << BIT_SHIFT_R_WMAC_CTX_SUBTYPE_8821C)
  15332. #define BITS_R_WMAC_CTX_SUBTYPE_8821C \
  15333. (BIT_MASK_R_WMAC_CTX_SUBTYPE_8821C \
  15334. << BIT_SHIFT_R_WMAC_CTX_SUBTYPE_8821C)
  15335. #define BIT_CLEAR_R_WMAC_CTX_SUBTYPE_8821C(x) \
  15336. ((x) & (~BITS_R_WMAC_CTX_SUBTYPE_8821C))
  15337. #define BIT_GET_R_WMAC_CTX_SUBTYPE_8821C(x) \
  15338. (((x) >> BIT_SHIFT_R_WMAC_CTX_SUBTYPE_8821C) & \
  15339. BIT_MASK_R_WMAC_CTX_SUBTYPE_8821C)
  15340. #define BIT_SET_R_WMAC_CTX_SUBTYPE_8821C(x, v) \
  15341. (BIT_CLEAR_R_WMAC_CTX_SUBTYPE_8821C(x) | \
  15342. BIT_R_WMAC_CTX_SUBTYPE_8821C(v))
  15343. #define BIT_SHIFT_R_WMAC_RTX_SUBTYPE_8821C 0
  15344. #define BIT_MASK_R_WMAC_RTX_SUBTYPE_8821C 0xf
  15345. #define BIT_R_WMAC_RTX_SUBTYPE_8821C(x) \
  15346. (((x) & BIT_MASK_R_WMAC_RTX_SUBTYPE_8821C) \
  15347. << BIT_SHIFT_R_WMAC_RTX_SUBTYPE_8821C)
  15348. #define BITS_R_WMAC_RTX_SUBTYPE_8821C \
  15349. (BIT_MASK_R_WMAC_RTX_SUBTYPE_8821C \
  15350. << BIT_SHIFT_R_WMAC_RTX_SUBTYPE_8821C)
  15351. #define BIT_CLEAR_R_WMAC_RTX_SUBTYPE_8821C(x) \
  15352. ((x) & (~BITS_R_WMAC_RTX_SUBTYPE_8821C))
  15353. #define BIT_GET_R_WMAC_RTX_SUBTYPE_8821C(x) \
  15354. (((x) >> BIT_SHIFT_R_WMAC_RTX_SUBTYPE_8821C) & \
  15355. BIT_MASK_R_WMAC_RTX_SUBTYPE_8821C)
  15356. #define BIT_SET_R_WMAC_RTX_SUBTYPE_8821C(x, v) \
  15357. (BIT_CLEAR_R_WMAC_RTX_SUBTYPE_8821C(x) | \
  15358. BIT_R_WMAC_RTX_SUBTYPE_8821C(v))
  15359. /* 2 REG_NOT_VALID_8821C */
  15360. /* 2 REG_NOT_VALID_8821C */
  15361. /* 2 REG_NOT_VALID_8821C */
  15362. /* 2 REG_WMAC_SWAES_CFG_8821C */
  15363. /* 2 REG_BT_COEX_V2_8821C */
  15364. #define BIT_GNT_BT_POLARITY_8821C BIT(12)
  15365. #define BIT_GNT_BT_BYPASS_PRIORITY_8821C BIT(8)
  15366. #define BIT_SHIFT_TIMER_8821C 0
  15367. #define BIT_MASK_TIMER_8821C 0xff
  15368. #define BIT_TIMER_8821C(x) \
  15369. (((x) & BIT_MASK_TIMER_8821C) << BIT_SHIFT_TIMER_8821C)
  15370. #define BITS_TIMER_8821C (BIT_MASK_TIMER_8821C << BIT_SHIFT_TIMER_8821C)
  15371. #define BIT_CLEAR_TIMER_8821C(x) ((x) & (~BITS_TIMER_8821C))
  15372. #define BIT_GET_TIMER_8821C(x) \
  15373. (((x) >> BIT_SHIFT_TIMER_8821C) & BIT_MASK_TIMER_8821C)
  15374. #define BIT_SET_TIMER_8821C(x, v) \
  15375. (BIT_CLEAR_TIMER_8821C(x) | BIT_TIMER_8821C(v))
  15376. /* 2 REG_BT_COEX_8821C */
  15377. #define BIT_R_GNT_BT_RFC_SW_8821C BIT(12)
  15378. #define BIT_R_GNT_BT_RFC_SW_EN_8821C BIT(11)
  15379. #define BIT_R_GNT_BT_BB_SW_8821C BIT(10)
  15380. #define BIT_R_GNT_BT_BB_SW_EN_8821C BIT(9)
  15381. #define BIT_R_BT_CNT_THREN_8821C BIT(8)
  15382. #define BIT_SHIFT_R_BT_CNT_THR_8821C 0
  15383. #define BIT_MASK_R_BT_CNT_THR_8821C 0xff
  15384. #define BIT_R_BT_CNT_THR_8821C(x) \
  15385. (((x) & BIT_MASK_R_BT_CNT_THR_8821C) << BIT_SHIFT_R_BT_CNT_THR_8821C)
  15386. #define BITS_R_BT_CNT_THR_8821C \
  15387. (BIT_MASK_R_BT_CNT_THR_8821C << BIT_SHIFT_R_BT_CNT_THR_8821C)
  15388. #define BIT_CLEAR_R_BT_CNT_THR_8821C(x) ((x) & (~BITS_R_BT_CNT_THR_8821C))
  15389. #define BIT_GET_R_BT_CNT_THR_8821C(x) \
  15390. (((x) >> BIT_SHIFT_R_BT_CNT_THR_8821C) & BIT_MASK_R_BT_CNT_THR_8821C)
  15391. #define BIT_SET_R_BT_CNT_THR_8821C(x, v) \
  15392. (BIT_CLEAR_R_BT_CNT_THR_8821C(x) | BIT_R_BT_CNT_THR_8821C(v))
  15393. /* 2 REG_WLAN_ACT_MASK_CTRL_8821C */
  15394. #define BIT_SHIFT_RXMYRTS_NAV_V1_8821C 8
  15395. #define BIT_MASK_RXMYRTS_NAV_V1_8821C 0xff
  15396. #define BIT_RXMYRTS_NAV_V1_8821C(x) \
  15397. (((x) & BIT_MASK_RXMYRTS_NAV_V1_8821C) \
  15398. << BIT_SHIFT_RXMYRTS_NAV_V1_8821C)
  15399. #define BITS_RXMYRTS_NAV_V1_8821C \
  15400. (BIT_MASK_RXMYRTS_NAV_V1_8821C << BIT_SHIFT_RXMYRTS_NAV_V1_8821C)
  15401. #define BIT_CLEAR_RXMYRTS_NAV_V1_8821C(x) ((x) & (~BITS_RXMYRTS_NAV_V1_8821C))
  15402. #define BIT_GET_RXMYRTS_NAV_V1_8821C(x) \
  15403. (((x) >> BIT_SHIFT_RXMYRTS_NAV_V1_8821C) & \
  15404. BIT_MASK_RXMYRTS_NAV_V1_8821C)
  15405. #define BIT_SET_RXMYRTS_NAV_V1_8821C(x, v) \
  15406. (BIT_CLEAR_RXMYRTS_NAV_V1_8821C(x) | BIT_RXMYRTS_NAV_V1_8821C(v))
  15407. #define BIT_SHIFT_RTSRST_V1_8821C 0
  15408. #define BIT_MASK_RTSRST_V1_8821C 0xff
  15409. #define BIT_RTSRST_V1_8821C(x) \
  15410. (((x) & BIT_MASK_RTSRST_V1_8821C) << BIT_SHIFT_RTSRST_V1_8821C)
  15411. #define BITS_RTSRST_V1_8821C \
  15412. (BIT_MASK_RTSRST_V1_8821C << BIT_SHIFT_RTSRST_V1_8821C)
  15413. #define BIT_CLEAR_RTSRST_V1_8821C(x) ((x) & (~BITS_RTSRST_V1_8821C))
  15414. #define BIT_GET_RTSRST_V1_8821C(x) \
  15415. (((x) >> BIT_SHIFT_RTSRST_V1_8821C) & BIT_MASK_RTSRST_V1_8821C)
  15416. #define BIT_SET_RTSRST_V1_8821C(x, v) \
  15417. (BIT_CLEAR_RTSRST_V1_8821C(x) | BIT_RTSRST_V1_8821C(v))
  15418. /* 2 REG_WLAN_ACT_MASK_CTRL_1_8821C */
  15419. #define BIT_WLRX_TER_BY_CTL_1_8821C BIT(11)
  15420. #define BIT_WLRX_TER_BY_AD_1_8821C BIT(10)
  15421. #define BIT_ANT_DIVERSITY_SEL_1_8821C BIT(9)
  15422. #define BIT_ANTSEL_FOR_BT_CTRL_EN_1_8821C BIT(8)
  15423. #define BIT_WLACT_LOW_GNTWL_EN_1_8821C BIT(2)
  15424. #define BIT_WLACT_HIGH_GNTBT_EN_1_8821C BIT(1)
  15425. #define BIT_NAV_UPPER_1_V1_8821C BIT(0)
  15426. /* 2 REG_BT_COEX_ENHANCED_INTR_CTRL_8821C */
  15427. #define BIT_SHIFT_BT_STAT_DELAY_8821C 12
  15428. #define BIT_MASK_BT_STAT_DELAY_8821C 0xf
  15429. #define BIT_BT_STAT_DELAY_8821C(x) \
  15430. (((x) & BIT_MASK_BT_STAT_DELAY_8821C) << BIT_SHIFT_BT_STAT_DELAY_8821C)
  15431. #define BITS_BT_STAT_DELAY_8821C \
  15432. (BIT_MASK_BT_STAT_DELAY_8821C << BIT_SHIFT_BT_STAT_DELAY_8821C)
  15433. #define BIT_CLEAR_BT_STAT_DELAY_8821C(x) ((x) & (~BITS_BT_STAT_DELAY_8821C))
  15434. #define BIT_GET_BT_STAT_DELAY_8821C(x) \
  15435. (((x) >> BIT_SHIFT_BT_STAT_DELAY_8821C) & BIT_MASK_BT_STAT_DELAY_8821C)
  15436. #define BIT_SET_BT_STAT_DELAY_8821C(x, v) \
  15437. (BIT_CLEAR_BT_STAT_DELAY_8821C(x) | BIT_BT_STAT_DELAY_8821C(v))
  15438. #define BIT_SHIFT_BT_TRX_INIT_DETECT_8821C 8
  15439. #define BIT_MASK_BT_TRX_INIT_DETECT_8821C 0xf
  15440. #define BIT_BT_TRX_INIT_DETECT_8821C(x) \
  15441. (((x) & BIT_MASK_BT_TRX_INIT_DETECT_8821C) \
  15442. << BIT_SHIFT_BT_TRX_INIT_DETECT_8821C)
  15443. #define BITS_BT_TRX_INIT_DETECT_8821C \
  15444. (BIT_MASK_BT_TRX_INIT_DETECT_8821C \
  15445. << BIT_SHIFT_BT_TRX_INIT_DETECT_8821C)
  15446. #define BIT_CLEAR_BT_TRX_INIT_DETECT_8821C(x) \
  15447. ((x) & (~BITS_BT_TRX_INIT_DETECT_8821C))
  15448. #define BIT_GET_BT_TRX_INIT_DETECT_8821C(x) \
  15449. (((x) >> BIT_SHIFT_BT_TRX_INIT_DETECT_8821C) & \
  15450. BIT_MASK_BT_TRX_INIT_DETECT_8821C)
  15451. #define BIT_SET_BT_TRX_INIT_DETECT_8821C(x, v) \
  15452. (BIT_CLEAR_BT_TRX_INIT_DETECT_8821C(x) | \
  15453. BIT_BT_TRX_INIT_DETECT_8821C(v))
  15454. #define BIT_SHIFT_BT_PRI_DETECT_TO_8821C 4
  15455. #define BIT_MASK_BT_PRI_DETECT_TO_8821C 0xf
  15456. #define BIT_BT_PRI_DETECT_TO_8821C(x) \
  15457. (((x) & BIT_MASK_BT_PRI_DETECT_TO_8821C) \
  15458. << BIT_SHIFT_BT_PRI_DETECT_TO_8821C)
  15459. #define BITS_BT_PRI_DETECT_TO_8821C \
  15460. (BIT_MASK_BT_PRI_DETECT_TO_8821C << BIT_SHIFT_BT_PRI_DETECT_TO_8821C)
  15461. #define BIT_CLEAR_BT_PRI_DETECT_TO_8821C(x) \
  15462. ((x) & (~BITS_BT_PRI_DETECT_TO_8821C))
  15463. #define BIT_GET_BT_PRI_DETECT_TO_8821C(x) \
  15464. (((x) >> BIT_SHIFT_BT_PRI_DETECT_TO_8821C) & \
  15465. BIT_MASK_BT_PRI_DETECT_TO_8821C)
  15466. #define BIT_SET_BT_PRI_DETECT_TO_8821C(x, v) \
  15467. (BIT_CLEAR_BT_PRI_DETECT_TO_8821C(x) | BIT_BT_PRI_DETECT_TO_8821C(v))
  15468. #define BIT_R_GRANTALL_WLMASK_8821C BIT(3)
  15469. #define BIT_STATIS_BT_EN_8821C BIT(2)
  15470. #define BIT_WL_ACT_MASK_ENABLE_8821C BIT(1)
  15471. #define BIT_ENHANCED_BT_8821C BIT(0)
  15472. /* 2 REG_BT_ACT_STATISTICS_8821C */
  15473. #define BIT_SHIFT_STATIS_BT_HI_RX_8821C 16
  15474. #define BIT_MASK_STATIS_BT_HI_RX_8821C 0xffff
  15475. #define BIT_STATIS_BT_HI_RX_8821C(x) \
  15476. (((x) & BIT_MASK_STATIS_BT_HI_RX_8821C) \
  15477. << BIT_SHIFT_STATIS_BT_HI_RX_8821C)
  15478. #define BITS_STATIS_BT_HI_RX_8821C \
  15479. (BIT_MASK_STATIS_BT_HI_RX_8821C << BIT_SHIFT_STATIS_BT_HI_RX_8821C)
  15480. #define BIT_CLEAR_STATIS_BT_HI_RX_8821C(x) ((x) & (~BITS_STATIS_BT_HI_RX_8821C))
  15481. #define BIT_GET_STATIS_BT_HI_RX_8821C(x) \
  15482. (((x) >> BIT_SHIFT_STATIS_BT_HI_RX_8821C) & \
  15483. BIT_MASK_STATIS_BT_HI_RX_8821C)
  15484. #define BIT_SET_STATIS_BT_HI_RX_8821C(x, v) \
  15485. (BIT_CLEAR_STATIS_BT_HI_RX_8821C(x) | BIT_STATIS_BT_HI_RX_8821C(v))
  15486. #define BIT_SHIFT_STATIS_BT_HI_TX_8821C 0
  15487. #define BIT_MASK_STATIS_BT_HI_TX_8821C 0xffff
  15488. #define BIT_STATIS_BT_HI_TX_8821C(x) \
  15489. (((x) & BIT_MASK_STATIS_BT_HI_TX_8821C) \
  15490. << BIT_SHIFT_STATIS_BT_HI_TX_8821C)
  15491. #define BITS_STATIS_BT_HI_TX_8821C \
  15492. (BIT_MASK_STATIS_BT_HI_TX_8821C << BIT_SHIFT_STATIS_BT_HI_TX_8821C)
  15493. #define BIT_CLEAR_STATIS_BT_HI_TX_8821C(x) ((x) & (~BITS_STATIS_BT_HI_TX_8821C))
  15494. #define BIT_GET_STATIS_BT_HI_TX_8821C(x) \
  15495. (((x) >> BIT_SHIFT_STATIS_BT_HI_TX_8821C) & \
  15496. BIT_MASK_STATIS_BT_HI_TX_8821C)
  15497. #define BIT_SET_STATIS_BT_HI_TX_8821C(x, v) \
  15498. (BIT_CLEAR_STATIS_BT_HI_TX_8821C(x) | BIT_STATIS_BT_HI_TX_8821C(v))
  15499. /* 2 REG_BT_ACT_STATISTICS_1_8821C */
  15500. #define BIT_SHIFT_STATIS_BT_LO_RX_1_8821C 16
  15501. #define BIT_MASK_STATIS_BT_LO_RX_1_8821C 0xffff
  15502. #define BIT_STATIS_BT_LO_RX_1_8821C(x) \
  15503. (((x) & BIT_MASK_STATIS_BT_LO_RX_1_8821C) \
  15504. << BIT_SHIFT_STATIS_BT_LO_RX_1_8821C)
  15505. #define BITS_STATIS_BT_LO_RX_1_8821C \
  15506. (BIT_MASK_STATIS_BT_LO_RX_1_8821C << BIT_SHIFT_STATIS_BT_LO_RX_1_8821C)
  15507. #define BIT_CLEAR_STATIS_BT_LO_RX_1_8821C(x) \
  15508. ((x) & (~BITS_STATIS_BT_LO_RX_1_8821C))
  15509. #define BIT_GET_STATIS_BT_LO_RX_1_8821C(x) \
  15510. (((x) >> BIT_SHIFT_STATIS_BT_LO_RX_1_8821C) & \
  15511. BIT_MASK_STATIS_BT_LO_RX_1_8821C)
  15512. #define BIT_SET_STATIS_BT_LO_RX_1_8821C(x, v) \
  15513. (BIT_CLEAR_STATIS_BT_LO_RX_1_8821C(x) | BIT_STATIS_BT_LO_RX_1_8821C(v))
  15514. #define BIT_SHIFT_STATIS_BT_LO_TX_1_8821C 0
  15515. #define BIT_MASK_STATIS_BT_LO_TX_1_8821C 0xffff
  15516. #define BIT_STATIS_BT_LO_TX_1_8821C(x) \
  15517. (((x) & BIT_MASK_STATIS_BT_LO_TX_1_8821C) \
  15518. << BIT_SHIFT_STATIS_BT_LO_TX_1_8821C)
  15519. #define BITS_STATIS_BT_LO_TX_1_8821C \
  15520. (BIT_MASK_STATIS_BT_LO_TX_1_8821C << BIT_SHIFT_STATIS_BT_LO_TX_1_8821C)
  15521. #define BIT_CLEAR_STATIS_BT_LO_TX_1_8821C(x) \
  15522. ((x) & (~BITS_STATIS_BT_LO_TX_1_8821C))
  15523. #define BIT_GET_STATIS_BT_LO_TX_1_8821C(x) \
  15524. (((x) >> BIT_SHIFT_STATIS_BT_LO_TX_1_8821C) & \
  15525. BIT_MASK_STATIS_BT_LO_TX_1_8821C)
  15526. #define BIT_SET_STATIS_BT_LO_TX_1_8821C(x, v) \
  15527. (BIT_CLEAR_STATIS_BT_LO_TX_1_8821C(x) | BIT_STATIS_BT_LO_TX_1_8821C(v))
  15528. /* 2 REG_BT_STATISTICS_CONTROL_REGISTER_8821C */
  15529. #define BIT_SHIFT_R_BT_CMD_RPT_8821C 16
  15530. #define BIT_MASK_R_BT_CMD_RPT_8821C 0xffff
  15531. #define BIT_R_BT_CMD_RPT_8821C(x) \
  15532. (((x) & BIT_MASK_R_BT_CMD_RPT_8821C) << BIT_SHIFT_R_BT_CMD_RPT_8821C)
  15533. #define BITS_R_BT_CMD_RPT_8821C \
  15534. (BIT_MASK_R_BT_CMD_RPT_8821C << BIT_SHIFT_R_BT_CMD_RPT_8821C)
  15535. #define BIT_CLEAR_R_BT_CMD_RPT_8821C(x) ((x) & (~BITS_R_BT_CMD_RPT_8821C))
  15536. #define BIT_GET_R_BT_CMD_RPT_8821C(x) \
  15537. (((x) >> BIT_SHIFT_R_BT_CMD_RPT_8821C) & BIT_MASK_R_BT_CMD_RPT_8821C)
  15538. #define BIT_SET_R_BT_CMD_RPT_8821C(x, v) \
  15539. (BIT_CLEAR_R_BT_CMD_RPT_8821C(x) | BIT_R_BT_CMD_RPT_8821C(v))
  15540. #define BIT_SHIFT_R_RPT_FROM_BT_8821C 8
  15541. #define BIT_MASK_R_RPT_FROM_BT_8821C 0xff
  15542. #define BIT_R_RPT_FROM_BT_8821C(x) \
  15543. (((x) & BIT_MASK_R_RPT_FROM_BT_8821C) << BIT_SHIFT_R_RPT_FROM_BT_8821C)
  15544. #define BITS_R_RPT_FROM_BT_8821C \
  15545. (BIT_MASK_R_RPT_FROM_BT_8821C << BIT_SHIFT_R_RPT_FROM_BT_8821C)
  15546. #define BIT_CLEAR_R_RPT_FROM_BT_8821C(x) ((x) & (~BITS_R_RPT_FROM_BT_8821C))
  15547. #define BIT_GET_R_RPT_FROM_BT_8821C(x) \
  15548. (((x) >> BIT_SHIFT_R_RPT_FROM_BT_8821C) & BIT_MASK_R_RPT_FROM_BT_8821C)
  15549. #define BIT_SET_R_RPT_FROM_BT_8821C(x, v) \
  15550. (BIT_CLEAR_R_RPT_FROM_BT_8821C(x) | BIT_R_RPT_FROM_BT_8821C(v))
  15551. #define BIT_SHIFT_BT_HID_ISR_SET_8821C 6
  15552. #define BIT_MASK_BT_HID_ISR_SET_8821C 0x3
  15553. #define BIT_BT_HID_ISR_SET_8821C(x) \
  15554. (((x) & BIT_MASK_BT_HID_ISR_SET_8821C) \
  15555. << BIT_SHIFT_BT_HID_ISR_SET_8821C)
  15556. #define BITS_BT_HID_ISR_SET_8821C \
  15557. (BIT_MASK_BT_HID_ISR_SET_8821C << BIT_SHIFT_BT_HID_ISR_SET_8821C)
  15558. #define BIT_CLEAR_BT_HID_ISR_SET_8821C(x) ((x) & (~BITS_BT_HID_ISR_SET_8821C))
  15559. #define BIT_GET_BT_HID_ISR_SET_8821C(x) \
  15560. (((x) >> BIT_SHIFT_BT_HID_ISR_SET_8821C) & \
  15561. BIT_MASK_BT_HID_ISR_SET_8821C)
  15562. #define BIT_SET_BT_HID_ISR_SET_8821C(x, v) \
  15563. (BIT_CLEAR_BT_HID_ISR_SET_8821C(x) | BIT_BT_HID_ISR_SET_8821C(v))
  15564. #define BIT_TDMA_BT_START_NOTIFY_8821C BIT(5)
  15565. #define BIT_ENABLE_TDMA_FW_MODE_8821C BIT(4)
  15566. #define BIT_ENABLE_PTA_TDMA_MODE_8821C BIT(3)
  15567. #define BIT_ENABLE_COEXIST_TAB_IN_TDMA_8821C BIT(2)
  15568. #define BIT_GPIO2_GPIO3_EXANGE_OR_NO_BT_CCA_8821C BIT(1)
  15569. #define BIT_RTK_BT_ENABLE_8821C BIT(0)
  15570. /* 2 REG_BT_STATUS_REPORT_REGISTER_8821C */
  15571. #define BIT_SHIFT_BT_PROFILE_8821C 24
  15572. #define BIT_MASK_BT_PROFILE_8821C 0xff
  15573. #define BIT_BT_PROFILE_8821C(x) \
  15574. (((x) & BIT_MASK_BT_PROFILE_8821C) << BIT_SHIFT_BT_PROFILE_8821C)
  15575. #define BITS_BT_PROFILE_8821C \
  15576. (BIT_MASK_BT_PROFILE_8821C << BIT_SHIFT_BT_PROFILE_8821C)
  15577. #define BIT_CLEAR_BT_PROFILE_8821C(x) ((x) & (~BITS_BT_PROFILE_8821C))
  15578. #define BIT_GET_BT_PROFILE_8821C(x) \
  15579. (((x) >> BIT_SHIFT_BT_PROFILE_8821C) & BIT_MASK_BT_PROFILE_8821C)
  15580. #define BIT_SET_BT_PROFILE_8821C(x, v) \
  15581. (BIT_CLEAR_BT_PROFILE_8821C(x) | BIT_BT_PROFILE_8821C(v))
  15582. #define BIT_SHIFT_BT_POWER_8821C 16
  15583. #define BIT_MASK_BT_POWER_8821C 0xff
  15584. #define BIT_BT_POWER_8821C(x) \
  15585. (((x) & BIT_MASK_BT_POWER_8821C) << BIT_SHIFT_BT_POWER_8821C)
  15586. #define BITS_BT_POWER_8821C \
  15587. (BIT_MASK_BT_POWER_8821C << BIT_SHIFT_BT_POWER_8821C)
  15588. #define BIT_CLEAR_BT_POWER_8821C(x) ((x) & (~BITS_BT_POWER_8821C))
  15589. #define BIT_GET_BT_POWER_8821C(x) \
  15590. (((x) >> BIT_SHIFT_BT_POWER_8821C) & BIT_MASK_BT_POWER_8821C)
  15591. #define BIT_SET_BT_POWER_8821C(x, v) \
  15592. (BIT_CLEAR_BT_POWER_8821C(x) | BIT_BT_POWER_8821C(v))
  15593. #define BIT_SHIFT_BT_PREDECT_STATUS_8821C 8
  15594. #define BIT_MASK_BT_PREDECT_STATUS_8821C 0xff
  15595. #define BIT_BT_PREDECT_STATUS_8821C(x) \
  15596. (((x) & BIT_MASK_BT_PREDECT_STATUS_8821C) \
  15597. << BIT_SHIFT_BT_PREDECT_STATUS_8821C)
  15598. #define BITS_BT_PREDECT_STATUS_8821C \
  15599. (BIT_MASK_BT_PREDECT_STATUS_8821C << BIT_SHIFT_BT_PREDECT_STATUS_8821C)
  15600. #define BIT_CLEAR_BT_PREDECT_STATUS_8821C(x) \
  15601. ((x) & (~BITS_BT_PREDECT_STATUS_8821C))
  15602. #define BIT_GET_BT_PREDECT_STATUS_8821C(x) \
  15603. (((x) >> BIT_SHIFT_BT_PREDECT_STATUS_8821C) & \
  15604. BIT_MASK_BT_PREDECT_STATUS_8821C)
  15605. #define BIT_SET_BT_PREDECT_STATUS_8821C(x, v) \
  15606. (BIT_CLEAR_BT_PREDECT_STATUS_8821C(x) | BIT_BT_PREDECT_STATUS_8821C(v))
  15607. #define BIT_SHIFT_BT_CMD_INFO_8821C 0
  15608. #define BIT_MASK_BT_CMD_INFO_8821C 0xff
  15609. #define BIT_BT_CMD_INFO_8821C(x) \
  15610. (((x) & BIT_MASK_BT_CMD_INFO_8821C) << BIT_SHIFT_BT_CMD_INFO_8821C)
  15611. #define BITS_BT_CMD_INFO_8821C \
  15612. (BIT_MASK_BT_CMD_INFO_8821C << BIT_SHIFT_BT_CMD_INFO_8821C)
  15613. #define BIT_CLEAR_BT_CMD_INFO_8821C(x) ((x) & (~BITS_BT_CMD_INFO_8821C))
  15614. #define BIT_GET_BT_CMD_INFO_8821C(x) \
  15615. (((x) >> BIT_SHIFT_BT_CMD_INFO_8821C) & BIT_MASK_BT_CMD_INFO_8821C)
  15616. #define BIT_SET_BT_CMD_INFO_8821C(x, v) \
  15617. (BIT_CLEAR_BT_CMD_INFO_8821C(x) | BIT_BT_CMD_INFO_8821C(v))
  15618. /* 2 REG_BT_INTERRUPT_CONTROL_REGISTER_8821C */
  15619. #define BIT_EN_MAC_NULL_PKT_NOTIFY_8821C BIT(31)
  15620. #define BIT_EN_WLAN_RPT_AND_BT_QUERY_8821C BIT(30)
  15621. #define BIT_EN_BT_STSTUS_RPT_8821C BIT(29)
  15622. #define BIT_EN_BT_POWER_8821C BIT(28)
  15623. #define BIT_EN_BT_CHANNEL_8821C BIT(27)
  15624. #define BIT_EN_BT_SLOT_CHANGE_8821C BIT(26)
  15625. #define BIT_EN_BT_PROFILE_OR_HID_8821C BIT(25)
  15626. #define BIT_WLAN_RPT_NOTIFY_8821C BIT(24)
  15627. #define BIT_SHIFT_WLAN_RPT_DATA_8821C 16
  15628. #define BIT_MASK_WLAN_RPT_DATA_8821C 0xff
  15629. #define BIT_WLAN_RPT_DATA_8821C(x) \
  15630. (((x) & BIT_MASK_WLAN_RPT_DATA_8821C) << BIT_SHIFT_WLAN_RPT_DATA_8821C)
  15631. #define BITS_WLAN_RPT_DATA_8821C \
  15632. (BIT_MASK_WLAN_RPT_DATA_8821C << BIT_SHIFT_WLAN_RPT_DATA_8821C)
  15633. #define BIT_CLEAR_WLAN_RPT_DATA_8821C(x) ((x) & (~BITS_WLAN_RPT_DATA_8821C))
  15634. #define BIT_GET_WLAN_RPT_DATA_8821C(x) \
  15635. (((x) >> BIT_SHIFT_WLAN_RPT_DATA_8821C) & BIT_MASK_WLAN_RPT_DATA_8821C)
  15636. #define BIT_SET_WLAN_RPT_DATA_8821C(x, v) \
  15637. (BIT_CLEAR_WLAN_RPT_DATA_8821C(x) | BIT_WLAN_RPT_DATA_8821C(v))
  15638. #define BIT_SHIFT_CMD_ID_8821C 8
  15639. #define BIT_MASK_CMD_ID_8821C 0xff
  15640. #define BIT_CMD_ID_8821C(x) \
  15641. (((x) & BIT_MASK_CMD_ID_8821C) << BIT_SHIFT_CMD_ID_8821C)
  15642. #define BITS_CMD_ID_8821C (BIT_MASK_CMD_ID_8821C << BIT_SHIFT_CMD_ID_8821C)
  15643. #define BIT_CLEAR_CMD_ID_8821C(x) ((x) & (~BITS_CMD_ID_8821C))
  15644. #define BIT_GET_CMD_ID_8821C(x) \
  15645. (((x) >> BIT_SHIFT_CMD_ID_8821C) & BIT_MASK_CMD_ID_8821C)
  15646. #define BIT_SET_CMD_ID_8821C(x, v) \
  15647. (BIT_CLEAR_CMD_ID_8821C(x) | BIT_CMD_ID_8821C(v))
  15648. #define BIT_SHIFT_BT_DATA_8821C 0
  15649. #define BIT_MASK_BT_DATA_8821C 0xff
  15650. #define BIT_BT_DATA_8821C(x) \
  15651. (((x) & BIT_MASK_BT_DATA_8821C) << BIT_SHIFT_BT_DATA_8821C)
  15652. #define BITS_BT_DATA_8821C (BIT_MASK_BT_DATA_8821C << BIT_SHIFT_BT_DATA_8821C)
  15653. #define BIT_CLEAR_BT_DATA_8821C(x) ((x) & (~BITS_BT_DATA_8821C))
  15654. #define BIT_GET_BT_DATA_8821C(x) \
  15655. (((x) >> BIT_SHIFT_BT_DATA_8821C) & BIT_MASK_BT_DATA_8821C)
  15656. #define BIT_SET_BT_DATA_8821C(x, v) \
  15657. (BIT_CLEAR_BT_DATA_8821C(x) | BIT_BT_DATA_8821C(v))
  15658. /* 2 REG_WLAN_REPORT_TIME_OUT_CONTROL_REGISTER_8821C */
  15659. #define BIT_SHIFT_WLAN_RPT_TO_8821C 0
  15660. #define BIT_MASK_WLAN_RPT_TO_8821C 0xff
  15661. #define BIT_WLAN_RPT_TO_8821C(x) \
  15662. (((x) & BIT_MASK_WLAN_RPT_TO_8821C) << BIT_SHIFT_WLAN_RPT_TO_8821C)
  15663. #define BITS_WLAN_RPT_TO_8821C \
  15664. (BIT_MASK_WLAN_RPT_TO_8821C << BIT_SHIFT_WLAN_RPT_TO_8821C)
  15665. #define BIT_CLEAR_WLAN_RPT_TO_8821C(x) ((x) & (~BITS_WLAN_RPT_TO_8821C))
  15666. #define BIT_GET_WLAN_RPT_TO_8821C(x) \
  15667. (((x) >> BIT_SHIFT_WLAN_RPT_TO_8821C) & BIT_MASK_WLAN_RPT_TO_8821C)
  15668. #define BIT_SET_WLAN_RPT_TO_8821C(x, v) \
  15669. (BIT_CLEAR_WLAN_RPT_TO_8821C(x) | BIT_WLAN_RPT_TO_8821C(v))
  15670. /* 2 REG_BT_ISOLATION_TABLE_REGISTER_REGISTER_8821C */
  15671. #define BIT_SHIFT_ISOLATION_CHK_0_8821C 1
  15672. #define BIT_MASK_ISOLATION_CHK_0_8821C 0x7fffff
  15673. #define BIT_ISOLATION_CHK_0_8821C(x) \
  15674. (((x) & BIT_MASK_ISOLATION_CHK_0_8821C) \
  15675. << BIT_SHIFT_ISOLATION_CHK_0_8821C)
  15676. #define BITS_ISOLATION_CHK_0_8821C \
  15677. (BIT_MASK_ISOLATION_CHK_0_8821C << BIT_SHIFT_ISOLATION_CHK_0_8821C)
  15678. #define BIT_CLEAR_ISOLATION_CHK_0_8821C(x) ((x) & (~BITS_ISOLATION_CHK_0_8821C))
  15679. #define BIT_GET_ISOLATION_CHK_0_8821C(x) \
  15680. (((x) >> BIT_SHIFT_ISOLATION_CHK_0_8821C) & \
  15681. BIT_MASK_ISOLATION_CHK_0_8821C)
  15682. #define BIT_SET_ISOLATION_CHK_0_8821C(x, v) \
  15683. (BIT_CLEAR_ISOLATION_CHK_0_8821C(x) | BIT_ISOLATION_CHK_0_8821C(v))
  15684. #define BIT_ISOLATION_EN_8821C BIT(0)
  15685. /* 2 REG_BT_ISOLATION_TABLE_REGISTER_REGISTER_1_8821C */
  15686. #define BIT_SHIFT_ISOLATION_CHK_1_8821C 0
  15687. #define BIT_MASK_ISOLATION_CHK_1_8821C 0xffffffffL
  15688. #define BIT_ISOLATION_CHK_1_8821C(x) \
  15689. (((x) & BIT_MASK_ISOLATION_CHK_1_8821C) \
  15690. << BIT_SHIFT_ISOLATION_CHK_1_8821C)
  15691. #define BITS_ISOLATION_CHK_1_8821C \
  15692. (BIT_MASK_ISOLATION_CHK_1_8821C << BIT_SHIFT_ISOLATION_CHK_1_8821C)
  15693. #define BIT_CLEAR_ISOLATION_CHK_1_8821C(x) ((x) & (~BITS_ISOLATION_CHK_1_8821C))
  15694. #define BIT_GET_ISOLATION_CHK_1_8821C(x) \
  15695. (((x) >> BIT_SHIFT_ISOLATION_CHK_1_8821C) & \
  15696. BIT_MASK_ISOLATION_CHK_1_8821C)
  15697. #define BIT_SET_ISOLATION_CHK_1_8821C(x, v) \
  15698. (BIT_CLEAR_ISOLATION_CHK_1_8821C(x) | BIT_ISOLATION_CHK_1_8821C(v))
  15699. /* 2 REG_BT_ISOLATION_TABLE_REGISTER_REGISTER_2_8821C */
  15700. #define BIT_SHIFT_ISOLATION_CHK_2_8821C 0
  15701. #define BIT_MASK_ISOLATION_CHK_2_8821C 0xffffff
  15702. #define BIT_ISOLATION_CHK_2_8821C(x) \
  15703. (((x) & BIT_MASK_ISOLATION_CHK_2_8821C) \
  15704. << BIT_SHIFT_ISOLATION_CHK_2_8821C)
  15705. #define BITS_ISOLATION_CHK_2_8821C \
  15706. (BIT_MASK_ISOLATION_CHK_2_8821C << BIT_SHIFT_ISOLATION_CHK_2_8821C)
  15707. #define BIT_CLEAR_ISOLATION_CHK_2_8821C(x) ((x) & (~BITS_ISOLATION_CHK_2_8821C))
  15708. #define BIT_GET_ISOLATION_CHK_2_8821C(x) \
  15709. (((x) >> BIT_SHIFT_ISOLATION_CHK_2_8821C) & \
  15710. BIT_MASK_ISOLATION_CHK_2_8821C)
  15711. #define BIT_SET_ISOLATION_CHK_2_8821C(x, v) \
  15712. (BIT_CLEAR_ISOLATION_CHK_2_8821C(x) | BIT_ISOLATION_CHK_2_8821C(v))
  15713. /* 2 REG_BT_INTERRUPT_STATUS_REGISTER_8821C */
  15714. #define BIT_BT_HID_ISR_8821C BIT(7)
  15715. #define BIT_BT_QUERY_ISR_8821C BIT(6)
  15716. #define BIT_MAC_NULL_PKT_NOTIFY_ISR_8821C BIT(5)
  15717. #define BIT_WLAN_RPT_ISR_8821C BIT(4)
  15718. #define BIT_BT_POWER_ISR_8821C BIT(3)
  15719. #define BIT_BT_CHANNEL_ISR_8821C BIT(2)
  15720. #define BIT_BT_SLOT_CHANGE_ISR_8821C BIT(1)
  15721. #define BIT_BT_PROFILE_ISR_8821C BIT(0)
  15722. /* 2 REG_BT_TDMA_TIME_REGISTER_8821C */
  15723. #define BIT_SHIFT_BT_TIME_8821C 6
  15724. #define BIT_MASK_BT_TIME_8821C 0x3ffffff
  15725. #define BIT_BT_TIME_8821C(x) \
  15726. (((x) & BIT_MASK_BT_TIME_8821C) << BIT_SHIFT_BT_TIME_8821C)
  15727. #define BITS_BT_TIME_8821C (BIT_MASK_BT_TIME_8821C << BIT_SHIFT_BT_TIME_8821C)
  15728. #define BIT_CLEAR_BT_TIME_8821C(x) ((x) & (~BITS_BT_TIME_8821C))
  15729. #define BIT_GET_BT_TIME_8821C(x) \
  15730. (((x) >> BIT_SHIFT_BT_TIME_8821C) & BIT_MASK_BT_TIME_8821C)
  15731. #define BIT_SET_BT_TIME_8821C(x, v) \
  15732. (BIT_CLEAR_BT_TIME_8821C(x) | BIT_BT_TIME_8821C(v))
  15733. #define BIT_SHIFT_BT_RPT_SAMPLE_RATE_8821C 0
  15734. #define BIT_MASK_BT_RPT_SAMPLE_RATE_8821C 0x3f
  15735. #define BIT_BT_RPT_SAMPLE_RATE_8821C(x) \
  15736. (((x) & BIT_MASK_BT_RPT_SAMPLE_RATE_8821C) \
  15737. << BIT_SHIFT_BT_RPT_SAMPLE_RATE_8821C)
  15738. #define BITS_BT_RPT_SAMPLE_RATE_8821C \
  15739. (BIT_MASK_BT_RPT_SAMPLE_RATE_8821C \
  15740. << BIT_SHIFT_BT_RPT_SAMPLE_RATE_8821C)
  15741. #define BIT_CLEAR_BT_RPT_SAMPLE_RATE_8821C(x) \
  15742. ((x) & (~BITS_BT_RPT_SAMPLE_RATE_8821C))
  15743. #define BIT_GET_BT_RPT_SAMPLE_RATE_8821C(x) \
  15744. (((x) >> BIT_SHIFT_BT_RPT_SAMPLE_RATE_8821C) & \
  15745. BIT_MASK_BT_RPT_SAMPLE_RATE_8821C)
  15746. #define BIT_SET_BT_RPT_SAMPLE_RATE_8821C(x, v) \
  15747. (BIT_CLEAR_BT_RPT_SAMPLE_RATE_8821C(x) | \
  15748. BIT_BT_RPT_SAMPLE_RATE_8821C(v))
  15749. /* 2 REG_BT_ACT_REGISTER_8821C */
  15750. #define BIT_SHIFT_BT_EISR_EN_8821C 16
  15751. #define BIT_MASK_BT_EISR_EN_8821C 0xff
  15752. #define BIT_BT_EISR_EN_8821C(x) \
  15753. (((x) & BIT_MASK_BT_EISR_EN_8821C) << BIT_SHIFT_BT_EISR_EN_8821C)
  15754. #define BITS_BT_EISR_EN_8821C \
  15755. (BIT_MASK_BT_EISR_EN_8821C << BIT_SHIFT_BT_EISR_EN_8821C)
  15756. #define BIT_CLEAR_BT_EISR_EN_8821C(x) ((x) & (~BITS_BT_EISR_EN_8821C))
  15757. #define BIT_GET_BT_EISR_EN_8821C(x) \
  15758. (((x) >> BIT_SHIFT_BT_EISR_EN_8821C) & BIT_MASK_BT_EISR_EN_8821C)
  15759. #define BIT_SET_BT_EISR_EN_8821C(x, v) \
  15760. (BIT_CLEAR_BT_EISR_EN_8821C(x) | BIT_BT_EISR_EN_8821C(v))
  15761. #define BIT_BT_ACT_FALLING_ISR_8821C BIT(10)
  15762. #define BIT_BT_ACT_RISING_ISR_8821C BIT(9)
  15763. #define BIT_TDMA_TO_ISR_8821C BIT(8)
  15764. #define BIT_SHIFT_BT_CH_8821C 0
  15765. #define BIT_MASK_BT_CH_8821C 0xff
  15766. #define BIT_BT_CH_8821C(x) \
  15767. (((x) & BIT_MASK_BT_CH_8821C) << BIT_SHIFT_BT_CH_8821C)
  15768. #define BITS_BT_CH_8821C (BIT_MASK_BT_CH_8821C << BIT_SHIFT_BT_CH_8821C)
  15769. #define BIT_CLEAR_BT_CH_8821C(x) ((x) & (~BITS_BT_CH_8821C))
  15770. #define BIT_GET_BT_CH_8821C(x) \
  15771. (((x) >> BIT_SHIFT_BT_CH_8821C) & BIT_MASK_BT_CH_8821C)
  15772. #define BIT_SET_BT_CH_8821C(x, v) \
  15773. (BIT_CLEAR_BT_CH_8821C(x) | BIT_BT_CH_8821C(v))
  15774. /* 2 REG_OBFF_CTRL_BASIC_8821C */
  15775. #define BIT_OBFF_EN_V1_8821C BIT(31)
  15776. #define BIT_SHIFT_OBFF_STATE_V1_8821C 28
  15777. #define BIT_MASK_OBFF_STATE_V1_8821C 0x3
  15778. #define BIT_OBFF_STATE_V1_8821C(x) \
  15779. (((x) & BIT_MASK_OBFF_STATE_V1_8821C) << BIT_SHIFT_OBFF_STATE_V1_8821C)
  15780. #define BITS_OBFF_STATE_V1_8821C \
  15781. (BIT_MASK_OBFF_STATE_V1_8821C << BIT_SHIFT_OBFF_STATE_V1_8821C)
  15782. #define BIT_CLEAR_OBFF_STATE_V1_8821C(x) ((x) & (~BITS_OBFF_STATE_V1_8821C))
  15783. #define BIT_GET_OBFF_STATE_V1_8821C(x) \
  15784. (((x) >> BIT_SHIFT_OBFF_STATE_V1_8821C) & BIT_MASK_OBFF_STATE_V1_8821C)
  15785. #define BIT_SET_OBFF_STATE_V1_8821C(x, v) \
  15786. (BIT_CLEAR_OBFF_STATE_V1_8821C(x) | BIT_OBFF_STATE_V1_8821C(v))
  15787. #define BIT_OBFF_ACT_RXDMA_EN_8821C BIT(27)
  15788. #define BIT_OBFF_BLOCK_INT_EN_8821C BIT(26)
  15789. #define BIT_OBFF_AUTOACT_EN_8821C BIT(25)
  15790. #define BIT_OBFF_AUTOIDLE_EN_8821C BIT(24)
  15791. #define BIT_SHIFT_WAKE_MAX_PLS_8821C 20
  15792. #define BIT_MASK_WAKE_MAX_PLS_8821C 0x7
  15793. #define BIT_WAKE_MAX_PLS_8821C(x) \
  15794. (((x) & BIT_MASK_WAKE_MAX_PLS_8821C) << BIT_SHIFT_WAKE_MAX_PLS_8821C)
  15795. #define BITS_WAKE_MAX_PLS_8821C \
  15796. (BIT_MASK_WAKE_MAX_PLS_8821C << BIT_SHIFT_WAKE_MAX_PLS_8821C)
  15797. #define BIT_CLEAR_WAKE_MAX_PLS_8821C(x) ((x) & (~BITS_WAKE_MAX_PLS_8821C))
  15798. #define BIT_GET_WAKE_MAX_PLS_8821C(x) \
  15799. (((x) >> BIT_SHIFT_WAKE_MAX_PLS_8821C) & BIT_MASK_WAKE_MAX_PLS_8821C)
  15800. #define BIT_SET_WAKE_MAX_PLS_8821C(x, v) \
  15801. (BIT_CLEAR_WAKE_MAX_PLS_8821C(x) | BIT_WAKE_MAX_PLS_8821C(v))
  15802. #define BIT_SHIFT_WAKE_MIN_PLS_8821C 16
  15803. #define BIT_MASK_WAKE_MIN_PLS_8821C 0x7
  15804. #define BIT_WAKE_MIN_PLS_8821C(x) \
  15805. (((x) & BIT_MASK_WAKE_MIN_PLS_8821C) << BIT_SHIFT_WAKE_MIN_PLS_8821C)
  15806. #define BITS_WAKE_MIN_PLS_8821C \
  15807. (BIT_MASK_WAKE_MIN_PLS_8821C << BIT_SHIFT_WAKE_MIN_PLS_8821C)
  15808. #define BIT_CLEAR_WAKE_MIN_PLS_8821C(x) ((x) & (~BITS_WAKE_MIN_PLS_8821C))
  15809. #define BIT_GET_WAKE_MIN_PLS_8821C(x) \
  15810. (((x) >> BIT_SHIFT_WAKE_MIN_PLS_8821C) & BIT_MASK_WAKE_MIN_PLS_8821C)
  15811. #define BIT_SET_WAKE_MIN_PLS_8821C(x, v) \
  15812. (BIT_CLEAR_WAKE_MIN_PLS_8821C(x) | BIT_WAKE_MIN_PLS_8821C(v))
  15813. #define BIT_SHIFT_WAKE_MAX_F2F_8821C 12
  15814. #define BIT_MASK_WAKE_MAX_F2F_8821C 0x7
  15815. #define BIT_WAKE_MAX_F2F_8821C(x) \
  15816. (((x) & BIT_MASK_WAKE_MAX_F2F_8821C) << BIT_SHIFT_WAKE_MAX_F2F_8821C)
  15817. #define BITS_WAKE_MAX_F2F_8821C \
  15818. (BIT_MASK_WAKE_MAX_F2F_8821C << BIT_SHIFT_WAKE_MAX_F2F_8821C)
  15819. #define BIT_CLEAR_WAKE_MAX_F2F_8821C(x) ((x) & (~BITS_WAKE_MAX_F2F_8821C))
  15820. #define BIT_GET_WAKE_MAX_F2F_8821C(x) \
  15821. (((x) >> BIT_SHIFT_WAKE_MAX_F2F_8821C) & BIT_MASK_WAKE_MAX_F2F_8821C)
  15822. #define BIT_SET_WAKE_MAX_F2F_8821C(x, v) \
  15823. (BIT_CLEAR_WAKE_MAX_F2F_8821C(x) | BIT_WAKE_MAX_F2F_8821C(v))
  15824. #define BIT_SHIFT_WAKE_MIN_F2F_8821C 8
  15825. #define BIT_MASK_WAKE_MIN_F2F_8821C 0x7
  15826. #define BIT_WAKE_MIN_F2F_8821C(x) \
  15827. (((x) & BIT_MASK_WAKE_MIN_F2F_8821C) << BIT_SHIFT_WAKE_MIN_F2F_8821C)
  15828. #define BITS_WAKE_MIN_F2F_8821C \
  15829. (BIT_MASK_WAKE_MIN_F2F_8821C << BIT_SHIFT_WAKE_MIN_F2F_8821C)
  15830. #define BIT_CLEAR_WAKE_MIN_F2F_8821C(x) ((x) & (~BITS_WAKE_MIN_F2F_8821C))
  15831. #define BIT_GET_WAKE_MIN_F2F_8821C(x) \
  15832. (((x) >> BIT_SHIFT_WAKE_MIN_F2F_8821C) & BIT_MASK_WAKE_MIN_F2F_8821C)
  15833. #define BIT_SET_WAKE_MIN_F2F_8821C(x, v) \
  15834. (BIT_CLEAR_WAKE_MIN_F2F_8821C(x) | BIT_WAKE_MIN_F2F_8821C(v))
  15835. #define BIT_APP_CPU_ACT_V1_8821C BIT(3)
  15836. #define BIT_APP_OBFF_V1_8821C BIT(2)
  15837. #define BIT_APP_IDLE_V1_8821C BIT(1)
  15838. #define BIT_APP_INIT_V1_8821C BIT(0)
  15839. /* 2 REG_OBFF_CTRL2_TIMER_8821C */
  15840. #define BIT_SHIFT_RX_HIGH_TIMER_IDX_8821C 24
  15841. #define BIT_MASK_RX_HIGH_TIMER_IDX_8821C 0x7
  15842. #define BIT_RX_HIGH_TIMER_IDX_8821C(x) \
  15843. (((x) & BIT_MASK_RX_HIGH_TIMER_IDX_8821C) \
  15844. << BIT_SHIFT_RX_HIGH_TIMER_IDX_8821C)
  15845. #define BITS_RX_HIGH_TIMER_IDX_8821C \
  15846. (BIT_MASK_RX_HIGH_TIMER_IDX_8821C << BIT_SHIFT_RX_HIGH_TIMER_IDX_8821C)
  15847. #define BIT_CLEAR_RX_HIGH_TIMER_IDX_8821C(x) \
  15848. ((x) & (~BITS_RX_HIGH_TIMER_IDX_8821C))
  15849. #define BIT_GET_RX_HIGH_TIMER_IDX_8821C(x) \
  15850. (((x) >> BIT_SHIFT_RX_HIGH_TIMER_IDX_8821C) & \
  15851. BIT_MASK_RX_HIGH_TIMER_IDX_8821C)
  15852. #define BIT_SET_RX_HIGH_TIMER_IDX_8821C(x, v) \
  15853. (BIT_CLEAR_RX_HIGH_TIMER_IDX_8821C(x) | BIT_RX_HIGH_TIMER_IDX_8821C(v))
  15854. #define BIT_SHIFT_RX_MED_TIMER_IDX_8821C 16
  15855. #define BIT_MASK_RX_MED_TIMER_IDX_8821C 0x7
  15856. #define BIT_RX_MED_TIMER_IDX_8821C(x) \
  15857. (((x) & BIT_MASK_RX_MED_TIMER_IDX_8821C) \
  15858. << BIT_SHIFT_RX_MED_TIMER_IDX_8821C)
  15859. #define BITS_RX_MED_TIMER_IDX_8821C \
  15860. (BIT_MASK_RX_MED_TIMER_IDX_8821C << BIT_SHIFT_RX_MED_TIMER_IDX_8821C)
  15861. #define BIT_CLEAR_RX_MED_TIMER_IDX_8821C(x) \
  15862. ((x) & (~BITS_RX_MED_TIMER_IDX_8821C))
  15863. #define BIT_GET_RX_MED_TIMER_IDX_8821C(x) \
  15864. (((x) >> BIT_SHIFT_RX_MED_TIMER_IDX_8821C) & \
  15865. BIT_MASK_RX_MED_TIMER_IDX_8821C)
  15866. #define BIT_SET_RX_MED_TIMER_IDX_8821C(x, v) \
  15867. (BIT_CLEAR_RX_MED_TIMER_IDX_8821C(x) | BIT_RX_MED_TIMER_IDX_8821C(v))
  15868. #define BIT_SHIFT_RX_LOW_TIMER_IDX_8821C 8
  15869. #define BIT_MASK_RX_LOW_TIMER_IDX_8821C 0x7
  15870. #define BIT_RX_LOW_TIMER_IDX_8821C(x) \
  15871. (((x) & BIT_MASK_RX_LOW_TIMER_IDX_8821C) \
  15872. << BIT_SHIFT_RX_LOW_TIMER_IDX_8821C)
  15873. #define BITS_RX_LOW_TIMER_IDX_8821C \
  15874. (BIT_MASK_RX_LOW_TIMER_IDX_8821C << BIT_SHIFT_RX_LOW_TIMER_IDX_8821C)
  15875. #define BIT_CLEAR_RX_LOW_TIMER_IDX_8821C(x) \
  15876. ((x) & (~BITS_RX_LOW_TIMER_IDX_8821C))
  15877. #define BIT_GET_RX_LOW_TIMER_IDX_8821C(x) \
  15878. (((x) >> BIT_SHIFT_RX_LOW_TIMER_IDX_8821C) & \
  15879. BIT_MASK_RX_LOW_TIMER_IDX_8821C)
  15880. #define BIT_SET_RX_LOW_TIMER_IDX_8821C(x, v) \
  15881. (BIT_CLEAR_RX_LOW_TIMER_IDX_8821C(x) | BIT_RX_LOW_TIMER_IDX_8821C(v))
  15882. #define BIT_SHIFT_OBFF_INT_TIMER_IDX_8821C 0
  15883. #define BIT_MASK_OBFF_INT_TIMER_IDX_8821C 0x7
  15884. #define BIT_OBFF_INT_TIMER_IDX_8821C(x) \
  15885. (((x) & BIT_MASK_OBFF_INT_TIMER_IDX_8821C) \
  15886. << BIT_SHIFT_OBFF_INT_TIMER_IDX_8821C)
  15887. #define BITS_OBFF_INT_TIMER_IDX_8821C \
  15888. (BIT_MASK_OBFF_INT_TIMER_IDX_8821C \
  15889. << BIT_SHIFT_OBFF_INT_TIMER_IDX_8821C)
  15890. #define BIT_CLEAR_OBFF_INT_TIMER_IDX_8821C(x) \
  15891. ((x) & (~BITS_OBFF_INT_TIMER_IDX_8821C))
  15892. #define BIT_GET_OBFF_INT_TIMER_IDX_8821C(x) \
  15893. (((x) >> BIT_SHIFT_OBFF_INT_TIMER_IDX_8821C) & \
  15894. BIT_MASK_OBFF_INT_TIMER_IDX_8821C)
  15895. #define BIT_SET_OBFF_INT_TIMER_IDX_8821C(x, v) \
  15896. (BIT_CLEAR_OBFF_INT_TIMER_IDX_8821C(x) | \
  15897. BIT_OBFF_INT_TIMER_IDX_8821C(v))
  15898. /* 2 REG_LTR_CTRL_BASIC_8821C */
  15899. #define BIT_LTR_EN_V1_8821C BIT(31)
  15900. #define BIT_LTR_HW_EN_V1_8821C BIT(30)
  15901. #define BIT_LRT_ACT_CTS_EN_8821C BIT(29)
  15902. #define BIT_LTR_ACT_RXPKT_EN_8821C BIT(28)
  15903. #define BIT_LTR_ACT_RXDMA_EN_8821C BIT(27)
  15904. #define BIT_LTR_IDLE_NO_SNOOP_8821C BIT(26)
  15905. #define BIT_SPDUP_MGTPKT_8821C BIT(25)
  15906. #define BIT_RX_AGG_EN_8821C BIT(24)
  15907. #define BIT_APP_LTR_ACT_8821C BIT(23)
  15908. #define BIT_APP_LTR_IDLE_8821C BIT(22)
  15909. #define BIT_SHIFT_HIGH_RATE_TRIG_SEL_8821C 20
  15910. #define BIT_MASK_HIGH_RATE_TRIG_SEL_8821C 0x3
  15911. #define BIT_HIGH_RATE_TRIG_SEL_8821C(x) \
  15912. (((x) & BIT_MASK_HIGH_RATE_TRIG_SEL_8821C) \
  15913. << BIT_SHIFT_HIGH_RATE_TRIG_SEL_8821C)
  15914. #define BITS_HIGH_RATE_TRIG_SEL_8821C \
  15915. (BIT_MASK_HIGH_RATE_TRIG_SEL_8821C \
  15916. << BIT_SHIFT_HIGH_RATE_TRIG_SEL_8821C)
  15917. #define BIT_CLEAR_HIGH_RATE_TRIG_SEL_8821C(x) \
  15918. ((x) & (~BITS_HIGH_RATE_TRIG_SEL_8821C))
  15919. #define BIT_GET_HIGH_RATE_TRIG_SEL_8821C(x) \
  15920. (((x) >> BIT_SHIFT_HIGH_RATE_TRIG_SEL_8821C) & \
  15921. BIT_MASK_HIGH_RATE_TRIG_SEL_8821C)
  15922. #define BIT_SET_HIGH_RATE_TRIG_SEL_8821C(x, v) \
  15923. (BIT_CLEAR_HIGH_RATE_TRIG_SEL_8821C(x) | \
  15924. BIT_HIGH_RATE_TRIG_SEL_8821C(v))
  15925. #define BIT_SHIFT_MED_RATE_TRIG_SEL_8821C 18
  15926. #define BIT_MASK_MED_RATE_TRIG_SEL_8821C 0x3
  15927. #define BIT_MED_RATE_TRIG_SEL_8821C(x) \
  15928. (((x) & BIT_MASK_MED_RATE_TRIG_SEL_8821C) \
  15929. << BIT_SHIFT_MED_RATE_TRIG_SEL_8821C)
  15930. #define BITS_MED_RATE_TRIG_SEL_8821C \
  15931. (BIT_MASK_MED_RATE_TRIG_SEL_8821C << BIT_SHIFT_MED_RATE_TRIG_SEL_8821C)
  15932. #define BIT_CLEAR_MED_RATE_TRIG_SEL_8821C(x) \
  15933. ((x) & (~BITS_MED_RATE_TRIG_SEL_8821C))
  15934. #define BIT_GET_MED_RATE_TRIG_SEL_8821C(x) \
  15935. (((x) >> BIT_SHIFT_MED_RATE_TRIG_SEL_8821C) & \
  15936. BIT_MASK_MED_RATE_TRIG_SEL_8821C)
  15937. #define BIT_SET_MED_RATE_TRIG_SEL_8821C(x, v) \
  15938. (BIT_CLEAR_MED_RATE_TRIG_SEL_8821C(x) | BIT_MED_RATE_TRIG_SEL_8821C(v))
  15939. #define BIT_SHIFT_LOW_RATE_TRIG_SEL_8821C 16
  15940. #define BIT_MASK_LOW_RATE_TRIG_SEL_8821C 0x3
  15941. #define BIT_LOW_RATE_TRIG_SEL_8821C(x) \
  15942. (((x) & BIT_MASK_LOW_RATE_TRIG_SEL_8821C) \
  15943. << BIT_SHIFT_LOW_RATE_TRIG_SEL_8821C)
  15944. #define BITS_LOW_RATE_TRIG_SEL_8821C \
  15945. (BIT_MASK_LOW_RATE_TRIG_SEL_8821C << BIT_SHIFT_LOW_RATE_TRIG_SEL_8821C)
  15946. #define BIT_CLEAR_LOW_RATE_TRIG_SEL_8821C(x) \
  15947. ((x) & (~BITS_LOW_RATE_TRIG_SEL_8821C))
  15948. #define BIT_GET_LOW_RATE_TRIG_SEL_8821C(x) \
  15949. (((x) >> BIT_SHIFT_LOW_RATE_TRIG_SEL_8821C) & \
  15950. BIT_MASK_LOW_RATE_TRIG_SEL_8821C)
  15951. #define BIT_SET_LOW_RATE_TRIG_SEL_8821C(x, v) \
  15952. (BIT_CLEAR_LOW_RATE_TRIG_SEL_8821C(x) | BIT_LOW_RATE_TRIG_SEL_8821C(v))
  15953. #define BIT_SHIFT_HIGH_RATE_BD_IDX_8821C 8
  15954. #define BIT_MASK_HIGH_RATE_BD_IDX_8821C 0x7f
  15955. #define BIT_HIGH_RATE_BD_IDX_8821C(x) \
  15956. (((x) & BIT_MASK_HIGH_RATE_BD_IDX_8821C) \
  15957. << BIT_SHIFT_HIGH_RATE_BD_IDX_8821C)
  15958. #define BITS_HIGH_RATE_BD_IDX_8821C \
  15959. (BIT_MASK_HIGH_RATE_BD_IDX_8821C << BIT_SHIFT_HIGH_RATE_BD_IDX_8821C)
  15960. #define BIT_CLEAR_HIGH_RATE_BD_IDX_8821C(x) \
  15961. ((x) & (~BITS_HIGH_RATE_BD_IDX_8821C))
  15962. #define BIT_GET_HIGH_RATE_BD_IDX_8821C(x) \
  15963. (((x) >> BIT_SHIFT_HIGH_RATE_BD_IDX_8821C) & \
  15964. BIT_MASK_HIGH_RATE_BD_IDX_8821C)
  15965. #define BIT_SET_HIGH_RATE_BD_IDX_8821C(x, v) \
  15966. (BIT_CLEAR_HIGH_RATE_BD_IDX_8821C(x) | BIT_HIGH_RATE_BD_IDX_8821C(v))
  15967. #define BIT_SHIFT_LOW_RATE_BD_IDX_8821C 0
  15968. #define BIT_MASK_LOW_RATE_BD_IDX_8821C 0x7f
  15969. #define BIT_LOW_RATE_BD_IDX_8821C(x) \
  15970. (((x) & BIT_MASK_LOW_RATE_BD_IDX_8821C) \
  15971. << BIT_SHIFT_LOW_RATE_BD_IDX_8821C)
  15972. #define BITS_LOW_RATE_BD_IDX_8821C \
  15973. (BIT_MASK_LOW_RATE_BD_IDX_8821C << BIT_SHIFT_LOW_RATE_BD_IDX_8821C)
  15974. #define BIT_CLEAR_LOW_RATE_BD_IDX_8821C(x) ((x) & (~BITS_LOW_RATE_BD_IDX_8821C))
  15975. #define BIT_GET_LOW_RATE_BD_IDX_8821C(x) \
  15976. (((x) >> BIT_SHIFT_LOW_RATE_BD_IDX_8821C) & \
  15977. BIT_MASK_LOW_RATE_BD_IDX_8821C)
  15978. #define BIT_SET_LOW_RATE_BD_IDX_8821C(x, v) \
  15979. (BIT_CLEAR_LOW_RATE_BD_IDX_8821C(x) | BIT_LOW_RATE_BD_IDX_8821C(v))
  15980. /* 2 REG_LTR_CTRL2_TIMER_THRESHOLD_8821C */
  15981. #define BIT_SHIFT_RX_EMPTY_TIMER_IDX_8821C 24
  15982. #define BIT_MASK_RX_EMPTY_TIMER_IDX_8821C 0x7
  15983. #define BIT_RX_EMPTY_TIMER_IDX_8821C(x) \
  15984. (((x) & BIT_MASK_RX_EMPTY_TIMER_IDX_8821C) \
  15985. << BIT_SHIFT_RX_EMPTY_TIMER_IDX_8821C)
  15986. #define BITS_RX_EMPTY_TIMER_IDX_8821C \
  15987. (BIT_MASK_RX_EMPTY_TIMER_IDX_8821C \
  15988. << BIT_SHIFT_RX_EMPTY_TIMER_IDX_8821C)
  15989. #define BIT_CLEAR_RX_EMPTY_TIMER_IDX_8821C(x) \
  15990. ((x) & (~BITS_RX_EMPTY_TIMER_IDX_8821C))
  15991. #define BIT_GET_RX_EMPTY_TIMER_IDX_8821C(x) \
  15992. (((x) >> BIT_SHIFT_RX_EMPTY_TIMER_IDX_8821C) & \
  15993. BIT_MASK_RX_EMPTY_TIMER_IDX_8821C)
  15994. #define BIT_SET_RX_EMPTY_TIMER_IDX_8821C(x, v) \
  15995. (BIT_CLEAR_RX_EMPTY_TIMER_IDX_8821C(x) | \
  15996. BIT_RX_EMPTY_TIMER_IDX_8821C(v))
  15997. #define BIT_SHIFT_RX_AFULL_TH_IDX_8821C 20
  15998. #define BIT_MASK_RX_AFULL_TH_IDX_8821C 0x7
  15999. #define BIT_RX_AFULL_TH_IDX_8821C(x) \
  16000. (((x) & BIT_MASK_RX_AFULL_TH_IDX_8821C) \
  16001. << BIT_SHIFT_RX_AFULL_TH_IDX_8821C)
  16002. #define BITS_RX_AFULL_TH_IDX_8821C \
  16003. (BIT_MASK_RX_AFULL_TH_IDX_8821C << BIT_SHIFT_RX_AFULL_TH_IDX_8821C)
  16004. #define BIT_CLEAR_RX_AFULL_TH_IDX_8821C(x) ((x) & (~BITS_RX_AFULL_TH_IDX_8821C))
  16005. #define BIT_GET_RX_AFULL_TH_IDX_8821C(x) \
  16006. (((x) >> BIT_SHIFT_RX_AFULL_TH_IDX_8821C) & \
  16007. BIT_MASK_RX_AFULL_TH_IDX_8821C)
  16008. #define BIT_SET_RX_AFULL_TH_IDX_8821C(x, v) \
  16009. (BIT_CLEAR_RX_AFULL_TH_IDX_8821C(x) | BIT_RX_AFULL_TH_IDX_8821C(v))
  16010. #define BIT_SHIFT_RX_HIGH_TH_IDX_8821C 16
  16011. #define BIT_MASK_RX_HIGH_TH_IDX_8821C 0x7
  16012. #define BIT_RX_HIGH_TH_IDX_8821C(x) \
  16013. (((x) & BIT_MASK_RX_HIGH_TH_IDX_8821C) \
  16014. << BIT_SHIFT_RX_HIGH_TH_IDX_8821C)
  16015. #define BITS_RX_HIGH_TH_IDX_8821C \
  16016. (BIT_MASK_RX_HIGH_TH_IDX_8821C << BIT_SHIFT_RX_HIGH_TH_IDX_8821C)
  16017. #define BIT_CLEAR_RX_HIGH_TH_IDX_8821C(x) ((x) & (~BITS_RX_HIGH_TH_IDX_8821C))
  16018. #define BIT_GET_RX_HIGH_TH_IDX_8821C(x) \
  16019. (((x) >> BIT_SHIFT_RX_HIGH_TH_IDX_8821C) & \
  16020. BIT_MASK_RX_HIGH_TH_IDX_8821C)
  16021. #define BIT_SET_RX_HIGH_TH_IDX_8821C(x, v) \
  16022. (BIT_CLEAR_RX_HIGH_TH_IDX_8821C(x) | BIT_RX_HIGH_TH_IDX_8821C(v))
  16023. #define BIT_SHIFT_RX_MED_TH_IDX_8821C 12
  16024. #define BIT_MASK_RX_MED_TH_IDX_8821C 0x7
  16025. #define BIT_RX_MED_TH_IDX_8821C(x) \
  16026. (((x) & BIT_MASK_RX_MED_TH_IDX_8821C) << BIT_SHIFT_RX_MED_TH_IDX_8821C)
  16027. #define BITS_RX_MED_TH_IDX_8821C \
  16028. (BIT_MASK_RX_MED_TH_IDX_8821C << BIT_SHIFT_RX_MED_TH_IDX_8821C)
  16029. #define BIT_CLEAR_RX_MED_TH_IDX_8821C(x) ((x) & (~BITS_RX_MED_TH_IDX_8821C))
  16030. #define BIT_GET_RX_MED_TH_IDX_8821C(x) \
  16031. (((x) >> BIT_SHIFT_RX_MED_TH_IDX_8821C) & BIT_MASK_RX_MED_TH_IDX_8821C)
  16032. #define BIT_SET_RX_MED_TH_IDX_8821C(x, v) \
  16033. (BIT_CLEAR_RX_MED_TH_IDX_8821C(x) | BIT_RX_MED_TH_IDX_8821C(v))
  16034. #define BIT_SHIFT_RX_LOW_TH_IDX_8821C 8
  16035. #define BIT_MASK_RX_LOW_TH_IDX_8821C 0x7
  16036. #define BIT_RX_LOW_TH_IDX_8821C(x) \
  16037. (((x) & BIT_MASK_RX_LOW_TH_IDX_8821C) << BIT_SHIFT_RX_LOW_TH_IDX_8821C)
  16038. #define BITS_RX_LOW_TH_IDX_8821C \
  16039. (BIT_MASK_RX_LOW_TH_IDX_8821C << BIT_SHIFT_RX_LOW_TH_IDX_8821C)
  16040. #define BIT_CLEAR_RX_LOW_TH_IDX_8821C(x) ((x) & (~BITS_RX_LOW_TH_IDX_8821C))
  16041. #define BIT_GET_RX_LOW_TH_IDX_8821C(x) \
  16042. (((x) >> BIT_SHIFT_RX_LOW_TH_IDX_8821C) & BIT_MASK_RX_LOW_TH_IDX_8821C)
  16043. #define BIT_SET_RX_LOW_TH_IDX_8821C(x, v) \
  16044. (BIT_CLEAR_RX_LOW_TH_IDX_8821C(x) | BIT_RX_LOW_TH_IDX_8821C(v))
  16045. #define BIT_SHIFT_LTR_SPACE_IDX_8821C 4
  16046. #define BIT_MASK_LTR_SPACE_IDX_8821C 0x3
  16047. #define BIT_LTR_SPACE_IDX_8821C(x) \
  16048. (((x) & BIT_MASK_LTR_SPACE_IDX_8821C) << BIT_SHIFT_LTR_SPACE_IDX_8821C)
  16049. #define BITS_LTR_SPACE_IDX_8821C \
  16050. (BIT_MASK_LTR_SPACE_IDX_8821C << BIT_SHIFT_LTR_SPACE_IDX_8821C)
  16051. #define BIT_CLEAR_LTR_SPACE_IDX_8821C(x) ((x) & (~BITS_LTR_SPACE_IDX_8821C))
  16052. #define BIT_GET_LTR_SPACE_IDX_8821C(x) \
  16053. (((x) >> BIT_SHIFT_LTR_SPACE_IDX_8821C) & BIT_MASK_LTR_SPACE_IDX_8821C)
  16054. #define BIT_SET_LTR_SPACE_IDX_8821C(x, v) \
  16055. (BIT_CLEAR_LTR_SPACE_IDX_8821C(x) | BIT_LTR_SPACE_IDX_8821C(v))
  16056. #define BIT_SHIFT_LTR_IDLE_TIMER_IDX_8821C 0
  16057. #define BIT_MASK_LTR_IDLE_TIMER_IDX_8821C 0x7
  16058. #define BIT_LTR_IDLE_TIMER_IDX_8821C(x) \
  16059. (((x) & BIT_MASK_LTR_IDLE_TIMER_IDX_8821C) \
  16060. << BIT_SHIFT_LTR_IDLE_TIMER_IDX_8821C)
  16061. #define BITS_LTR_IDLE_TIMER_IDX_8821C \
  16062. (BIT_MASK_LTR_IDLE_TIMER_IDX_8821C \
  16063. << BIT_SHIFT_LTR_IDLE_TIMER_IDX_8821C)
  16064. #define BIT_CLEAR_LTR_IDLE_TIMER_IDX_8821C(x) \
  16065. ((x) & (~BITS_LTR_IDLE_TIMER_IDX_8821C))
  16066. #define BIT_GET_LTR_IDLE_TIMER_IDX_8821C(x) \
  16067. (((x) >> BIT_SHIFT_LTR_IDLE_TIMER_IDX_8821C) & \
  16068. BIT_MASK_LTR_IDLE_TIMER_IDX_8821C)
  16069. #define BIT_SET_LTR_IDLE_TIMER_IDX_8821C(x, v) \
  16070. (BIT_CLEAR_LTR_IDLE_TIMER_IDX_8821C(x) | \
  16071. BIT_LTR_IDLE_TIMER_IDX_8821C(v))
  16072. /* 2 REG_LTR_IDLE_LATENCY_V1_8821C */
  16073. #define BIT_SHIFT_LTR_IDLE_L_8821C 0
  16074. #define BIT_MASK_LTR_IDLE_L_8821C 0xffffffffL
  16075. #define BIT_LTR_IDLE_L_8821C(x) \
  16076. (((x) & BIT_MASK_LTR_IDLE_L_8821C) << BIT_SHIFT_LTR_IDLE_L_8821C)
  16077. #define BITS_LTR_IDLE_L_8821C \
  16078. (BIT_MASK_LTR_IDLE_L_8821C << BIT_SHIFT_LTR_IDLE_L_8821C)
  16079. #define BIT_CLEAR_LTR_IDLE_L_8821C(x) ((x) & (~BITS_LTR_IDLE_L_8821C))
  16080. #define BIT_GET_LTR_IDLE_L_8821C(x) \
  16081. (((x) >> BIT_SHIFT_LTR_IDLE_L_8821C) & BIT_MASK_LTR_IDLE_L_8821C)
  16082. #define BIT_SET_LTR_IDLE_L_8821C(x, v) \
  16083. (BIT_CLEAR_LTR_IDLE_L_8821C(x) | BIT_LTR_IDLE_L_8821C(v))
  16084. /* 2 REG_LTR_ACTIVE_LATENCY_V1_8821C */
  16085. #define BIT_SHIFT_LTR_ACT_L_8821C 0
  16086. #define BIT_MASK_LTR_ACT_L_8821C 0xffffffffL
  16087. #define BIT_LTR_ACT_L_8821C(x) \
  16088. (((x) & BIT_MASK_LTR_ACT_L_8821C) << BIT_SHIFT_LTR_ACT_L_8821C)
  16089. #define BITS_LTR_ACT_L_8821C \
  16090. (BIT_MASK_LTR_ACT_L_8821C << BIT_SHIFT_LTR_ACT_L_8821C)
  16091. #define BIT_CLEAR_LTR_ACT_L_8821C(x) ((x) & (~BITS_LTR_ACT_L_8821C))
  16092. #define BIT_GET_LTR_ACT_L_8821C(x) \
  16093. (((x) >> BIT_SHIFT_LTR_ACT_L_8821C) & BIT_MASK_LTR_ACT_L_8821C)
  16094. #define BIT_SET_LTR_ACT_L_8821C(x, v) \
  16095. (BIT_CLEAR_LTR_ACT_L_8821C(x) | BIT_LTR_ACT_L_8821C(v))
  16096. /* 2 REG_ANTENNA_TRAINING_CONTROL_REGISTER_8821C */
  16097. #define BIT_SHIFT_TRAIN_STA_ADDR_0_8821C 0
  16098. #define BIT_MASK_TRAIN_STA_ADDR_0_8821C 0xffffffffL
  16099. #define BIT_TRAIN_STA_ADDR_0_8821C(x) \
  16100. (((x) & BIT_MASK_TRAIN_STA_ADDR_0_8821C) \
  16101. << BIT_SHIFT_TRAIN_STA_ADDR_0_8821C)
  16102. #define BITS_TRAIN_STA_ADDR_0_8821C \
  16103. (BIT_MASK_TRAIN_STA_ADDR_0_8821C << BIT_SHIFT_TRAIN_STA_ADDR_0_8821C)
  16104. #define BIT_CLEAR_TRAIN_STA_ADDR_0_8821C(x) \
  16105. ((x) & (~BITS_TRAIN_STA_ADDR_0_8821C))
  16106. #define BIT_GET_TRAIN_STA_ADDR_0_8821C(x) \
  16107. (((x) >> BIT_SHIFT_TRAIN_STA_ADDR_0_8821C) & \
  16108. BIT_MASK_TRAIN_STA_ADDR_0_8821C)
  16109. #define BIT_SET_TRAIN_STA_ADDR_0_8821C(x, v) \
  16110. (BIT_CLEAR_TRAIN_STA_ADDR_0_8821C(x) | BIT_TRAIN_STA_ADDR_0_8821C(v))
  16111. /* 2 REG_ANTENNA_TRAINING_CONTROL_REGISTER_1_8821C */
  16112. #define BIT_APPEND_MACID_IN_RESP_EN_1_8821C BIT(18)
  16113. #define BIT_ADDR2_MATCH_EN_1_8821C BIT(17)
  16114. #define BIT_ANTTRN_EN_1_8821C BIT(16)
  16115. #define BIT_SHIFT_TRAIN_STA_ADDR_1_8821C 0
  16116. #define BIT_MASK_TRAIN_STA_ADDR_1_8821C 0xffff
  16117. #define BIT_TRAIN_STA_ADDR_1_8821C(x) \
  16118. (((x) & BIT_MASK_TRAIN_STA_ADDR_1_8821C) \
  16119. << BIT_SHIFT_TRAIN_STA_ADDR_1_8821C)
  16120. #define BITS_TRAIN_STA_ADDR_1_8821C \
  16121. (BIT_MASK_TRAIN_STA_ADDR_1_8821C << BIT_SHIFT_TRAIN_STA_ADDR_1_8821C)
  16122. #define BIT_CLEAR_TRAIN_STA_ADDR_1_8821C(x) \
  16123. ((x) & (~BITS_TRAIN_STA_ADDR_1_8821C))
  16124. #define BIT_GET_TRAIN_STA_ADDR_1_8821C(x) \
  16125. (((x) >> BIT_SHIFT_TRAIN_STA_ADDR_1_8821C) & \
  16126. BIT_MASK_TRAIN_STA_ADDR_1_8821C)
  16127. #define BIT_SET_TRAIN_STA_ADDR_1_8821C(x, v) \
  16128. (BIT_CLEAR_TRAIN_STA_ADDR_1_8821C(x) | BIT_TRAIN_STA_ADDR_1_8821C(v))
  16129. /* 2 REG_WMAC_PKTCNT_RWD_8821C */
  16130. #define BIT_SHIFT_PKTCNT_BSSIDMAP_8821C 4
  16131. #define BIT_MASK_PKTCNT_BSSIDMAP_8821C 0xf
  16132. #define BIT_PKTCNT_BSSIDMAP_8821C(x) \
  16133. (((x) & BIT_MASK_PKTCNT_BSSIDMAP_8821C) \
  16134. << BIT_SHIFT_PKTCNT_BSSIDMAP_8821C)
  16135. #define BITS_PKTCNT_BSSIDMAP_8821C \
  16136. (BIT_MASK_PKTCNT_BSSIDMAP_8821C << BIT_SHIFT_PKTCNT_BSSIDMAP_8821C)
  16137. #define BIT_CLEAR_PKTCNT_BSSIDMAP_8821C(x) ((x) & (~BITS_PKTCNT_BSSIDMAP_8821C))
  16138. #define BIT_GET_PKTCNT_BSSIDMAP_8821C(x) \
  16139. (((x) >> BIT_SHIFT_PKTCNT_BSSIDMAP_8821C) & \
  16140. BIT_MASK_PKTCNT_BSSIDMAP_8821C)
  16141. #define BIT_SET_PKTCNT_BSSIDMAP_8821C(x, v) \
  16142. (BIT_CLEAR_PKTCNT_BSSIDMAP_8821C(x) | BIT_PKTCNT_BSSIDMAP_8821C(v))
  16143. #define BIT_PKTCNT_CNTRST_8821C BIT(1)
  16144. #define BIT_PKTCNT_CNTEN_8821C BIT(0)
  16145. /* 2 REG_WMAC_PKTCNT_CTRL_8821C */
  16146. #define BIT_WMAC_PKTCNT_TRST_8821C BIT(9)
  16147. #define BIT_WMAC_PKTCNT_FEN_8821C BIT(8)
  16148. #define BIT_SHIFT_WMAC_PKTCNT_CFGAD_8821C 0
  16149. #define BIT_MASK_WMAC_PKTCNT_CFGAD_8821C 0xff
  16150. #define BIT_WMAC_PKTCNT_CFGAD_8821C(x) \
  16151. (((x) & BIT_MASK_WMAC_PKTCNT_CFGAD_8821C) \
  16152. << BIT_SHIFT_WMAC_PKTCNT_CFGAD_8821C)
  16153. #define BITS_WMAC_PKTCNT_CFGAD_8821C \
  16154. (BIT_MASK_WMAC_PKTCNT_CFGAD_8821C << BIT_SHIFT_WMAC_PKTCNT_CFGAD_8821C)
  16155. #define BIT_CLEAR_WMAC_PKTCNT_CFGAD_8821C(x) \
  16156. ((x) & (~BITS_WMAC_PKTCNT_CFGAD_8821C))
  16157. #define BIT_GET_WMAC_PKTCNT_CFGAD_8821C(x) \
  16158. (((x) >> BIT_SHIFT_WMAC_PKTCNT_CFGAD_8821C) & \
  16159. BIT_MASK_WMAC_PKTCNT_CFGAD_8821C)
  16160. #define BIT_SET_WMAC_PKTCNT_CFGAD_8821C(x, v) \
  16161. (BIT_CLEAR_WMAC_PKTCNT_CFGAD_8821C(x) | BIT_WMAC_PKTCNT_CFGAD_8821C(v))
  16162. /* 2 REG_IQ_DUMP_8821C */
  16163. #define BIT_SHIFT_DUMP_OK_ADDR_8821C 16
  16164. #define BIT_MASK_DUMP_OK_ADDR_8821C 0xffff
  16165. #define BIT_DUMP_OK_ADDR_8821C(x) \
  16166. (((x) & BIT_MASK_DUMP_OK_ADDR_8821C) << BIT_SHIFT_DUMP_OK_ADDR_8821C)
  16167. #define BITS_DUMP_OK_ADDR_8821C \
  16168. (BIT_MASK_DUMP_OK_ADDR_8821C << BIT_SHIFT_DUMP_OK_ADDR_8821C)
  16169. #define BIT_CLEAR_DUMP_OK_ADDR_8821C(x) ((x) & (~BITS_DUMP_OK_ADDR_8821C))
  16170. #define BIT_GET_DUMP_OK_ADDR_8821C(x) \
  16171. (((x) >> BIT_SHIFT_DUMP_OK_ADDR_8821C) & BIT_MASK_DUMP_OK_ADDR_8821C)
  16172. #define BIT_SET_DUMP_OK_ADDR_8821C(x, v) \
  16173. (BIT_CLEAR_DUMP_OK_ADDR_8821C(x) | BIT_DUMP_OK_ADDR_8821C(v))
  16174. #define BIT_SHIFT_R_TRIG_TIME_SEL_8821C 8
  16175. #define BIT_MASK_R_TRIG_TIME_SEL_8821C 0x7f
  16176. #define BIT_R_TRIG_TIME_SEL_8821C(x) \
  16177. (((x) & BIT_MASK_R_TRIG_TIME_SEL_8821C) \
  16178. << BIT_SHIFT_R_TRIG_TIME_SEL_8821C)
  16179. #define BITS_R_TRIG_TIME_SEL_8821C \
  16180. (BIT_MASK_R_TRIG_TIME_SEL_8821C << BIT_SHIFT_R_TRIG_TIME_SEL_8821C)
  16181. #define BIT_CLEAR_R_TRIG_TIME_SEL_8821C(x) ((x) & (~BITS_R_TRIG_TIME_SEL_8821C))
  16182. #define BIT_GET_R_TRIG_TIME_SEL_8821C(x) \
  16183. (((x) >> BIT_SHIFT_R_TRIG_TIME_SEL_8821C) & \
  16184. BIT_MASK_R_TRIG_TIME_SEL_8821C)
  16185. #define BIT_SET_R_TRIG_TIME_SEL_8821C(x, v) \
  16186. (BIT_CLEAR_R_TRIG_TIME_SEL_8821C(x) | BIT_R_TRIG_TIME_SEL_8821C(v))
  16187. #define BIT_SHIFT_R_MAC_TRIG_SEL_8821C 6
  16188. #define BIT_MASK_R_MAC_TRIG_SEL_8821C 0x3
  16189. #define BIT_R_MAC_TRIG_SEL_8821C(x) \
  16190. (((x) & BIT_MASK_R_MAC_TRIG_SEL_8821C) \
  16191. << BIT_SHIFT_R_MAC_TRIG_SEL_8821C)
  16192. #define BITS_R_MAC_TRIG_SEL_8821C \
  16193. (BIT_MASK_R_MAC_TRIG_SEL_8821C << BIT_SHIFT_R_MAC_TRIG_SEL_8821C)
  16194. #define BIT_CLEAR_R_MAC_TRIG_SEL_8821C(x) ((x) & (~BITS_R_MAC_TRIG_SEL_8821C))
  16195. #define BIT_GET_R_MAC_TRIG_SEL_8821C(x) \
  16196. (((x) >> BIT_SHIFT_R_MAC_TRIG_SEL_8821C) & \
  16197. BIT_MASK_R_MAC_TRIG_SEL_8821C)
  16198. #define BIT_SET_R_MAC_TRIG_SEL_8821C(x, v) \
  16199. (BIT_CLEAR_R_MAC_TRIG_SEL_8821C(x) | BIT_R_MAC_TRIG_SEL_8821C(v))
  16200. #define BIT_MAC_TRIG_REG_8821C BIT(5)
  16201. #define BIT_SHIFT_R_LEVEL_PULSE_SEL_8821C 3
  16202. #define BIT_MASK_R_LEVEL_PULSE_SEL_8821C 0x3
  16203. #define BIT_R_LEVEL_PULSE_SEL_8821C(x) \
  16204. (((x) & BIT_MASK_R_LEVEL_PULSE_SEL_8821C) \
  16205. << BIT_SHIFT_R_LEVEL_PULSE_SEL_8821C)
  16206. #define BITS_R_LEVEL_PULSE_SEL_8821C \
  16207. (BIT_MASK_R_LEVEL_PULSE_SEL_8821C << BIT_SHIFT_R_LEVEL_PULSE_SEL_8821C)
  16208. #define BIT_CLEAR_R_LEVEL_PULSE_SEL_8821C(x) \
  16209. ((x) & (~BITS_R_LEVEL_PULSE_SEL_8821C))
  16210. #define BIT_GET_R_LEVEL_PULSE_SEL_8821C(x) \
  16211. (((x) >> BIT_SHIFT_R_LEVEL_PULSE_SEL_8821C) & \
  16212. BIT_MASK_R_LEVEL_PULSE_SEL_8821C)
  16213. #define BIT_SET_R_LEVEL_PULSE_SEL_8821C(x, v) \
  16214. (BIT_CLEAR_R_LEVEL_PULSE_SEL_8821C(x) | BIT_R_LEVEL_PULSE_SEL_8821C(v))
  16215. #define BIT_EN_LA_MAC_8821C BIT(2)
  16216. #define BIT_R_EN_IQDUMP_8821C BIT(1)
  16217. #define BIT_R_IQDATA_DUMP_8821C BIT(0)
  16218. /* 2 REG_IQ_DUMP_1_8821C */
  16219. #define BIT_SHIFT_R_WMAC_MASK_LA_MAC_1_8821C 0
  16220. #define BIT_MASK_R_WMAC_MASK_LA_MAC_1_8821C 0xffffffffL
  16221. #define BIT_R_WMAC_MASK_LA_MAC_1_8821C(x) \
  16222. (((x) & BIT_MASK_R_WMAC_MASK_LA_MAC_1_8821C) \
  16223. << BIT_SHIFT_R_WMAC_MASK_LA_MAC_1_8821C)
  16224. #define BITS_R_WMAC_MASK_LA_MAC_1_8821C \
  16225. (BIT_MASK_R_WMAC_MASK_LA_MAC_1_8821C \
  16226. << BIT_SHIFT_R_WMAC_MASK_LA_MAC_1_8821C)
  16227. #define BIT_CLEAR_R_WMAC_MASK_LA_MAC_1_8821C(x) \
  16228. ((x) & (~BITS_R_WMAC_MASK_LA_MAC_1_8821C))
  16229. #define BIT_GET_R_WMAC_MASK_LA_MAC_1_8821C(x) \
  16230. (((x) >> BIT_SHIFT_R_WMAC_MASK_LA_MAC_1_8821C) & \
  16231. BIT_MASK_R_WMAC_MASK_LA_MAC_1_8821C)
  16232. #define BIT_SET_R_WMAC_MASK_LA_MAC_1_8821C(x, v) \
  16233. (BIT_CLEAR_R_WMAC_MASK_LA_MAC_1_8821C(x) | \
  16234. BIT_R_WMAC_MASK_LA_MAC_1_8821C(v))
  16235. /* 2 REG_IQ_DUMP_2_8821C */
  16236. #define BIT_SHIFT_R_WMAC_MATCH_REF_MAC_2_8821C 0
  16237. #define BIT_MASK_R_WMAC_MATCH_REF_MAC_2_8821C 0xffffffffL
  16238. #define BIT_R_WMAC_MATCH_REF_MAC_2_8821C(x) \
  16239. (((x) & BIT_MASK_R_WMAC_MATCH_REF_MAC_2_8821C) \
  16240. << BIT_SHIFT_R_WMAC_MATCH_REF_MAC_2_8821C)
  16241. #define BITS_R_WMAC_MATCH_REF_MAC_2_8821C \
  16242. (BIT_MASK_R_WMAC_MATCH_REF_MAC_2_8821C \
  16243. << BIT_SHIFT_R_WMAC_MATCH_REF_MAC_2_8821C)
  16244. #define BIT_CLEAR_R_WMAC_MATCH_REF_MAC_2_8821C(x) \
  16245. ((x) & (~BITS_R_WMAC_MATCH_REF_MAC_2_8821C))
  16246. #define BIT_GET_R_WMAC_MATCH_REF_MAC_2_8821C(x) \
  16247. (((x) >> BIT_SHIFT_R_WMAC_MATCH_REF_MAC_2_8821C) & \
  16248. BIT_MASK_R_WMAC_MATCH_REF_MAC_2_8821C)
  16249. #define BIT_SET_R_WMAC_MATCH_REF_MAC_2_8821C(x, v) \
  16250. (BIT_CLEAR_R_WMAC_MATCH_REF_MAC_2_8821C(x) | \
  16251. BIT_R_WMAC_MATCH_REF_MAC_2_8821C(v))
  16252. /* 2 REG_WMAC_FTM_CTL_8821C */
  16253. #define BIT_RXFTM_TXACK_SC_8821C BIT(6)
  16254. #define BIT_RXFTM_TXACK_BW_8821C BIT(5)
  16255. #define BIT_RXFTM_EN_8821C BIT(3)
  16256. #define BIT_RXFTMREQ_BYDRV_8821C BIT(2)
  16257. #define BIT_RXFTMREQ_EN_8821C BIT(1)
  16258. #define BIT_FTM_EN_8821C BIT(0)
  16259. /* 2 REG_WMAC_IQ_MDPK_FUNC_8821C */
  16260. /* 2 REG_WMAC_OPTION_FUNCTION_8821C */
  16261. #define BIT_SHIFT_R_OFDM_LEN_8821C 26
  16262. #define BIT_MASK_R_OFDM_LEN_8821C 0x3f
  16263. #define BIT_R_OFDM_LEN_8821C(x) \
  16264. (((x) & BIT_MASK_R_OFDM_LEN_8821C) << BIT_SHIFT_R_OFDM_LEN_8821C)
  16265. #define BITS_R_OFDM_LEN_8821C \
  16266. (BIT_MASK_R_OFDM_LEN_8821C << BIT_SHIFT_R_OFDM_LEN_8821C)
  16267. #define BIT_CLEAR_R_OFDM_LEN_8821C(x) ((x) & (~BITS_R_OFDM_LEN_8821C))
  16268. #define BIT_GET_R_OFDM_LEN_8821C(x) \
  16269. (((x) >> BIT_SHIFT_R_OFDM_LEN_8821C) & BIT_MASK_R_OFDM_LEN_8821C)
  16270. #define BIT_SET_R_OFDM_LEN_8821C(x, v) \
  16271. (BIT_CLEAR_R_OFDM_LEN_8821C(x) | BIT_R_OFDM_LEN_8821C(v))
  16272. #define BIT_SHIFT_R_CCK_LEN_8821C 0
  16273. #define BIT_MASK_R_CCK_LEN_8821C 0xffff
  16274. #define BIT_R_CCK_LEN_8821C(x) \
  16275. (((x) & BIT_MASK_R_CCK_LEN_8821C) << BIT_SHIFT_R_CCK_LEN_8821C)
  16276. #define BITS_R_CCK_LEN_8821C \
  16277. (BIT_MASK_R_CCK_LEN_8821C << BIT_SHIFT_R_CCK_LEN_8821C)
  16278. #define BIT_CLEAR_R_CCK_LEN_8821C(x) ((x) & (~BITS_R_CCK_LEN_8821C))
  16279. #define BIT_GET_R_CCK_LEN_8821C(x) \
  16280. (((x) >> BIT_SHIFT_R_CCK_LEN_8821C) & BIT_MASK_R_CCK_LEN_8821C)
  16281. #define BIT_SET_R_CCK_LEN_8821C(x, v) \
  16282. (BIT_CLEAR_R_CCK_LEN_8821C(x) | BIT_R_CCK_LEN_8821C(v))
  16283. /* 2 REG_WMAC_OPTION_FUNCTION_1_8821C */
  16284. #define BIT_SHIFT_R_WMAC_RXFIFO_FULL_TH_1_8821C 24
  16285. #define BIT_MASK_R_WMAC_RXFIFO_FULL_TH_1_8821C 0xff
  16286. #define BIT_R_WMAC_RXFIFO_FULL_TH_1_8821C(x) \
  16287. (((x) & BIT_MASK_R_WMAC_RXFIFO_FULL_TH_1_8821C) \
  16288. << BIT_SHIFT_R_WMAC_RXFIFO_FULL_TH_1_8821C)
  16289. #define BITS_R_WMAC_RXFIFO_FULL_TH_1_8821C \
  16290. (BIT_MASK_R_WMAC_RXFIFO_FULL_TH_1_8821C \
  16291. << BIT_SHIFT_R_WMAC_RXFIFO_FULL_TH_1_8821C)
  16292. #define BIT_CLEAR_R_WMAC_RXFIFO_FULL_TH_1_8821C(x) \
  16293. ((x) & (~BITS_R_WMAC_RXFIFO_FULL_TH_1_8821C))
  16294. #define BIT_GET_R_WMAC_RXFIFO_FULL_TH_1_8821C(x) \
  16295. (((x) >> BIT_SHIFT_R_WMAC_RXFIFO_FULL_TH_1_8821C) & \
  16296. BIT_MASK_R_WMAC_RXFIFO_FULL_TH_1_8821C)
  16297. #define BIT_SET_R_WMAC_RXFIFO_FULL_TH_1_8821C(x, v) \
  16298. (BIT_CLEAR_R_WMAC_RXFIFO_FULL_TH_1_8821C(x) | \
  16299. BIT_R_WMAC_RXFIFO_FULL_TH_1_8821C(v))
  16300. #define BIT_R_WMAC_RX_SYNCFIFO_SYNC_1_8821C BIT(23)
  16301. #define BIT_R_WMAC_RXRST_DLY_1_8821C BIT(22)
  16302. #define BIT_R_WMAC_SRCH_TXRPT_REF_DROP_1_8821C BIT(21)
  16303. #define BIT_R_WMAC_SRCH_TXRPT_UA1_1_8821C BIT(20)
  16304. #define BIT_R_WMAC_SRCH_TXRPT_TYPE_1_8821C BIT(19)
  16305. #define BIT_R_WMAC_NDP_RST_1_8821C BIT(18)
  16306. #define BIT_R_WMAC_POWINT_EN_1_8821C BIT(17)
  16307. #define BIT_R_WMAC_SRCH_TXRPT_PERPKT_1_8821C BIT(16)
  16308. #define BIT_R_WMAC_SRCH_TXRPT_MID_1_8821C BIT(15)
  16309. #define BIT_R_WMAC_PFIN_TOEN_1_8821C BIT(14)
  16310. #define BIT_R_WMAC_FIL_SECERR_1_8821C BIT(13)
  16311. #define BIT_R_WMAC_FIL_CTLPKTLEN_1_8821C BIT(12)
  16312. #define BIT_R_WMAC_FIL_FCTYPE_1_8821C BIT(11)
  16313. #define BIT_R_WMAC_FIL_FCPROVER_1_8821C BIT(10)
  16314. #define BIT_R_WMAC_PHYSTS_SNIF_1_8821C BIT(9)
  16315. #define BIT_R_WMAC_PHYSTS_PLCP_1_8821C BIT(8)
  16316. #define BIT_R_MAC_TCR_VBONF_RD_1_8821C BIT(7)
  16317. #define BIT_R_WMAC_TCR_MPAR_NDP_1_8821C BIT(6)
  16318. #define BIT_R_WMAC_NDP_FILTER_1_8821C BIT(5)
  16319. #define BIT_R_WMAC_RXLEN_SEL_1_8821C BIT(4)
  16320. #define BIT_R_WMAC_RXLEN_SEL1_1_8821C BIT(3)
  16321. #define BIT_R_OFDM_FILTER_1_8821C BIT(2)
  16322. #define BIT_R_WMAC_CHK_OFDM_LEN_1_8821C BIT(1)
  16323. #define BIT_R_WMAC_CHK_CCK_LEN_1_8821C BIT(0)
  16324. /* 2 REG_WMAC_OPTION_FUNCTION_2_8821C */
  16325. #define BIT_SHIFT_R_WMAC_RX_FIL_LEN_2_8821C 0
  16326. #define BIT_MASK_R_WMAC_RX_FIL_LEN_2_8821C 0xffff
  16327. #define BIT_R_WMAC_RX_FIL_LEN_2_8821C(x) \
  16328. (((x) & BIT_MASK_R_WMAC_RX_FIL_LEN_2_8821C) \
  16329. << BIT_SHIFT_R_WMAC_RX_FIL_LEN_2_8821C)
  16330. #define BITS_R_WMAC_RX_FIL_LEN_2_8821C \
  16331. (BIT_MASK_R_WMAC_RX_FIL_LEN_2_8821C \
  16332. << BIT_SHIFT_R_WMAC_RX_FIL_LEN_2_8821C)
  16333. #define BIT_CLEAR_R_WMAC_RX_FIL_LEN_2_8821C(x) \
  16334. ((x) & (~BITS_R_WMAC_RX_FIL_LEN_2_8821C))
  16335. #define BIT_GET_R_WMAC_RX_FIL_LEN_2_8821C(x) \
  16336. (((x) >> BIT_SHIFT_R_WMAC_RX_FIL_LEN_2_8821C) & \
  16337. BIT_MASK_R_WMAC_RX_FIL_LEN_2_8821C)
  16338. #define BIT_SET_R_WMAC_RX_FIL_LEN_2_8821C(x, v) \
  16339. (BIT_CLEAR_R_WMAC_RX_FIL_LEN_2_8821C(x) | \
  16340. BIT_R_WMAC_RX_FIL_LEN_2_8821C(v))
  16341. /* 2 REG_RX_FILTER_FUNCTION_8821C */
  16342. #define BIT_R_WMAC_MHRDDY_LATCH_8821C BIT(14)
  16343. #define BIT_R_WMAC_MHRDDY_CLR_8821C BIT(13)
  16344. #define BIT_R_RXPKTCTL_FSM_BASED_MPDURDY1_8821C BIT(12)
  16345. #define BIT_WMAC_DIS_VHT_PLCP_CHK_MU_8821C BIT(11)
  16346. #define BIT_R_CHK_DELIMIT_LEN_8821C BIT(10)
  16347. #define BIT_R_REAPTER_ADDR_MATCH_8821C BIT(9)
  16348. #define BIT_R_RXPKTCTL_FSM_BASED_MPDURDY_8821C BIT(8)
  16349. #define BIT_R_LATCH_MACHRDY_8821C BIT(7)
  16350. #define BIT_R_WMAC_RXFIL_REND_8821C BIT(6)
  16351. #define BIT_R_WMAC_MPDURDY_CLR_8821C BIT(5)
  16352. #define BIT_R_WMAC_CLRRXSEC_8821C BIT(4)
  16353. #define BIT_R_WMAC_RXFIL_RDEL_8821C BIT(3)
  16354. #define BIT_R_WMAC_RXFIL_FCSE_8821C BIT(2)
  16355. #define BIT_R_WMAC_RXFIL_MESH_DEL_8821C BIT(1)
  16356. #define BIT_R_WMAC_RXFIL_MASKM_8821C BIT(0)
  16357. /* 2 REG_NOT_VALID_8821C */
  16358. /* 2 REG_NDP_SIG_8821C */
  16359. #define BIT_SHIFT_R_WMAC_TXNDP_SIGB_8821C 0
  16360. #define BIT_MASK_R_WMAC_TXNDP_SIGB_8821C 0x1fffff
  16361. #define BIT_R_WMAC_TXNDP_SIGB_8821C(x) \
  16362. (((x) & BIT_MASK_R_WMAC_TXNDP_SIGB_8821C) \
  16363. << BIT_SHIFT_R_WMAC_TXNDP_SIGB_8821C)
  16364. #define BITS_R_WMAC_TXNDP_SIGB_8821C \
  16365. (BIT_MASK_R_WMAC_TXNDP_SIGB_8821C << BIT_SHIFT_R_WMAC_TXNDP_SIGB_8821C)
  16366. #define BIT_CLEAR_R_WMAC_TXNDP_SIGB_8821C(x) \
  16367. ((x) & (~BITS_R_WMAC_TXNDP_SIGB_8821C))
  16368. #define BIT_GET_R_WMAC_TXNDP_SIGB_8821C(x) \
  16369. (((x) >> BIT_SHIFT_R_WMAC_TXNDP_SIGB_8821C) & \
  16370. BIT_MASK_R_WMAC_TXNDP_SIGB_8821C)
  16371. #define BIT_SET_R_WMAC_TXNDP_SIGB_8821C(x, v) \
  16372. (BIT_CLEAR_R_WMAC_TXNDP_SIGB_8821C(x) | BIT_R_WMAC_TXNDP_SIGB_8821C(v))
  16373. /* 2 REG_TXCMD_INFO_FOR_RSP_PKT_8821C */
  16374. #define BIT_SHIFT_R_MAC_DBG_SHIFT_8821C 8
  16375. #define BIT_MASK_R_MAC_DBG_SHIFT_8821C 0x7
  16376. #define BIT_R_MAC_DBG_SHIFT_8821C(x) \
  16377. (((x) & BIT_MASK_R_MAC_DBG_SHIFT_8821C) \
  16378. << BIT_SHIFT_R_MAC_DBG_SHIFT_8821C)
  16379. #define BITS_R_MAC_DBG_SHIFT_8821C \
  16380. (BIT_MASK_R_MAC_DBG_SHIFT_8821C << BIT_SHIFT_R_MAC_DBG_SHIFT_8821C)
  16381. #define BIT_CLEAR_R_MAC_DBG_SHIFT_8821C(x) ((x) & (~BITS_R_MAC_DBG_SHIFT_8821C))
  16382. #define BIT_GET_R_MAC_DBG_SHIFT_8821C(x) \
  16383. (((x) >> BIT_SHIFT_R_MAC_DBG_SHIFT_8821C) & \
  16384. BIT_MASK_R_MAC_DBG_SHIFT_8821C)
  16385. #define BIT_SET_R_MAC_DBG_SHIFT_8821C(x, v) \
  16386. (BIT_CLEAR_R_MAC_DBG_SHIFT_8821C(x) | BIT_R_MAC_DBG_SHIFT_8821C(v))
  16387. #define BIT_SHIFT_R_MAC_DBG_SEL_8821C 0
  16388. #define BIT_MASK_R_MAC_DBG_SEL_8821C 0x3
  16389. #define BIT_R_MAC_DBG_SEL_8821C(x) \
  16390. (((x) & BIT_MASK_R_MAC_DBG_SEL_8821C) << BIT_SHIFT_R_MAC_DBG_SEL_8821C)
  16391. #define BITS_R_MAC_DBG_SEL_8821C \
  16392. (BIT_MASK_R_MAC_DBG_SEL_8821C << BIT_SHIFT_R_MAC_DBG_SEL_8821C)
  16393. #define BIT_CLEAR_R_MAC_DBG_SEL_8821C(x) ((x) & (~BITS_R_MAC_DBG_SEL_8821C))
  16394. #define BIT_GET_R_MAC_DBG_SEL_8821C(x) \
  16395. (((x) >> BIT_SHIFT_R_MAC_DBG_SEL_8821C) & BIT_MASK_R_MAC_DBG_SEL_8821C)
  16396. #define BIT_SET_R_MAC_DBG_SEL_8821C(x, v) \
  16397. (BIT_CLEAR_R_MAC_DBG_SEL_8821C(x) | BIT_R_MAC_DBG_SEL_8821C(v))
  16398. /* 2 REG_TXCMD_INFO_FOR_RSP_PKT_1_8821C */
  16399. #define BIT_SHIFT_R_MAC_DEBUG_1_8821C 0
  16400. #define BIT_MASK_R_MAC_DEBUG_1_8821C 0xffffffffL
  16401. #define BIT_R_MAC_DEBUG_1_8821C(x) \
  16402. (((x) & BIT_MASK_R_MAC_DEBUG_1_8821C) << BIT_SHIFT_R_MAC_DEBUG_1_8821C)
  16403. #define BITS_R_MAC_DEBUG_1_8821C \
  16404. (BIT_MASK_R_MAC_DEBUG_1_8821C << BIT_SHIFT_R_MAC_DEBUG_1_8821C)
  16405. #define BIT_CLEAR_R_MAC_DEBUG_1_8821C(x) ((x) & (~BITS_R_MAC_DEBUG_1_8821C))
  16406. #define BIT_GET_R_MAC_DEBUG_1_8821C(x) \
  16407. (((x) >> BIT_SHIFT_R_MAC_DEBUG_1_8821C) & BIT_MASK_R_MAC_DEBUG_1_8821C)
  16408. #define BIT_SET_R_MAC_DEBUG_1_8821C(x, v) \
  16409. (BIT_CLEAR_R_MAC_DEBUG_1_8821C(x) | BIT_R_MAC_DEBUG_1_8821C(v))
  16410. /* 2 REG_WSEC_OPTION_8821C */
  16411. #define BIT_RXDEC_BM_MGNT_8821C BIT(22)
  16412. #define BIT_TXENC_BM_MGNT_8821C BIT(21)
  16413. #define BIT_RXDEC_UNI_MGNT_8821C BIT(20)
  16414. #define BIT_TXENC_UNI_MGNT_8821C BIT(19)
  16415. /* 2 REG_RTS_ADDRESS_0_8821C */
  16416. /* 2 REG_RTS_ADDRESS_0_1_8821C */
  16417. /* 2 REG_RTS_ADDRESS_1_8821C */
  16418. /* 2 REG_RTS_ADDRESS_1_1_8821C */
  16419. /* 2 REG_WL2LTECOEX_INDIRECT_ACCESS_CTRL_V1_8821C */
  16420. #define BIT_LTECOEX_ACCESS_START_V1_8821C BIT(31)
  16421. #define BIT_LTECOEX_WRITE_MODE_V1_8821C BIT(30)
  16422. #define BIT_LTECOEX_READY_BIT_V1_8821C BIT(29)
  16423. #define BIT_SHIFT_WRITE_BYTE_EN_V1_8821C 16
  16424. #define BIT_MASK_WRITE_BYTE_EN_V1_8821C 0xf
  16425. #define BIT_WRITE_BYTE_EN_V1_8821C(x) \
  16426. (((x) & BIT_MASK_WRITE_BYTE_EN_V1_8821C) \
  16427. << BIT_SHIFT_WRITE_BYTE_EN_V1_8821C)
  16428. #define BITS_WRITE_BYTE_EN_V1_8821C \
  16429. (BIT_MASK_WRITE_BYTE_EN_V1_8821C << BIT_SHIFT_WRITE_BYTE_EN_V1_8821C)
  16430. #define BIT_CLEAR_WRITE_BYTE_EN_V1_8821C(x) \
  16431. ((x) & (~BITS_WRITE_BYTE_EN_V1_8821C))
  16432. #define BIT_GET_WRITE_BYTE_EN_V1_8821C(x) \
  16433. (((x) >> BIT_SHIFT_WRITE_BYTE_EN_V1_8821C) & \
  16434. BIT_MASK_WRITE_BYTE_EN_V1_8821C)
  16435. #define BIT_SET_WRITE_BYTE_EN_V1_8821C(x, v) \
  16436. (BIT_CLEAR_WRITE_BYTE_EN_V1_8821C(x) | BIT_WRITE_BYTE_EN_V1_8821C(v))
  16437. #define BIT_SHIFT_LTECOEX_REG_ADDR_V1_8821C 0
  16438. #define BIT_MASK_LTECOEX_REG_ADDR_V1_8821C 0xffff
  16439. #define BIT_LTECOEX_REG_ADDR_V1_8821C(x) \
  16440. (((x) & BIT_MASK_LTECOEX_REG_ADDR_V1_8821C) \
  16441. << BIT_SHIFT_LTECOEX_REG_ADDR_V1_8821C)
  16442. #define BITS_LTECOEX_REG_ADDR_V1_8821C \
  16443. (BIT_MASK_LTECOEX_REG_ADDR_V1_8821C \
  16444. << BIT_SHIFT_LTECOEX_REG_ADDR_V1_8821C)
  16445. #define BIT_CLEAR_LTECOEX_REG_ADDR_V1_8821C(x) \
  16446. ((x) & (~BITS_LTECOEX_REG_ADDR_V1_8821C))
  16447. #define BIT_GET_LTECOEX_REG_ADDR_V1_8821C(x) \
  16448. (((x) >> BIT_SHIFT_LTECOEX_REG_ADDR_V1_8821C) & \
  16449. BIT_MASK_LTECOEX_REG_ADDR_V1_8821C)
  16450. #define BIT_SET_LTECOEX_REG_ADDR_V1_8821C(x, v) \
  16451. (BIT_CLEAR_LTECOEX_REG_ADDR_V1_8821C(x) | \
  16452. BIT_LTECOEX_REG_ADDR_V1_8821C(v))
  16453. /* 2 REG_WL2LTECOEX_INDIRECT_ACCESS_WRITE_DATA_V1_8821C */
  16454. #define BIT_SHIFT_LTECOEX_W_DATA_V1_8821C 0
  16455. #define BIT_MASK_LTECOEX_W_DATA_V1_8821C 0xffffffffL
  16456. #define BIT_LTECOEX_W_DATA_V1_8821C(x) \
  16457. (((x) & BIT_MASK_LTECOEX_W_DATA_V1_8821C) \
  16458. << BIT_SHIFT_LTECOEX_W_DATA_V1_8821C)
  16459. #define BITS_LTECOEX_W_DATA_V1_8821C \
  16460. (BIT_MASK_LTECOEX_W_DATA_V1_8821C << BIT_SHIFT_LTECOEX_W_DATA_V1_8821C)
  16461. #define BIT_CLEAR_LTECOEX_W_DATA_V1_8821C(x) \
  16462. ((x) & (~BITS_LTECOEX_W_DATA_V1_8821C))
  16463. #define BIT_GET_LTECOEX_W_DATA_V1_8821C(x) \
  16464. (((x) >> BIT_SHIFT_LTECOEX_W_DATA_V1_8821C) & \
  16465. BIT_MASK_LTECOEX_W_DATA_V1_8821C)
  16466. #define BIT_SET_LTECOEX_W_DATA_V1_8821C(x, v) \
  16467. (BIT_CLEAR_LTECOEX_W_DATA_V1_8821C(x) | BIT_LTECOEX_W_DATA_V1_8821C(v))
  16468. /* 2 REG_WL2LTECOEX_INDIRECT_ACCESS_READ_DATA_V1_8821C */
  16469. #define BIT_SHIFT_LTECOEX_R_DATA_V1_8821C 0
  16470. #define BIT_MASK_LTECOEX_R_DATA_V1_8821C 0xffffffffL
  16471. #define BIT_LTECOEX_R_DATA_V1_8821C(x) \
  16472. (((x) & BIT_MASK_LTECOEX_R_DATA_V1_8821C) \
  16473. << BIT_SHIFT_LTECOEX_R_DATA_V1_8821C)
  16474. #define BITS_LTECOEX_R_DATA_V1_8821C \
  16475. (BIT_MASK_LTECOEX_R_DATA_V1_8821C << BIT_SHIFT_LTECOEX_R_DATA_V1_8821C)
  16476. #define BIT_CLEAR_LTECOEX_R_DATA_V1_8821C(x) \
  16477. ((x) & (~BITS_LTECOEX_R_DATA_V1_8821C))
  16478. #define BIT_GET_LTECOEX_R_DATA_V1_8821C(x) \
  16479. (((x) >> BIT_SHIFT_LTECOEX_R_DATA_V1_8821C) & \
  16480. BIT_MASK_LTECOEX_R_DATA_V1_8821C)
  16481. #define BIT_SET_LTECOEX_R_DATA_V1_8821C(x, v) \
  16482. (BIT_CLEAR_LTECOEX_R_DATA_V1_8821C(x) | BIT_LTECOEX_R_DATA_V1_8821C(v))
  16483. /* 2 REG_NOT_VALID_8821C */
  16484. /* 2 REG_NOT_VALID_8821C */
  16485. /* 2 REG_NOT_VALID_8821C */
  16486. /* 2 REG_NOT_VALID_8821C */
  16487. /* 2 REG_NOT_VALID_8821C */
  16488. /* 2 REG_NOT_VALID_8821C */
  16489. /* 2 REG_NOT_VALID_8821C */
  16490. /* 2 REG_NOT_VALID_8821C */
  16491. /* 2 REG_NOT_VALID_8821C */
  16492. /* 2 REG_NOT_VALID_8821C */
  16493. /* 2 REG_NOT_VALID_8821C */
  16494. /* 2 REG_NOT_VALID_8821C */
  16495. /* 2 REG_NOT_VALID_8821C */
  16496. /* 2 REG_NOT_VALID_8821C */
  16497. /* 2 REG_NOT_VALID_8821C */
  16498. /* 2 REG_NOT_VALID_8821C */
  16499. /* 2 REG_NOT_VALID_8821C */
  16500. /* 2 REG_NOT_VALID_8821C */
  16501. /* 2 REG_NOT_VALID_8821C */
  16502. /* 2 REG_NOT_VALID_8821C */
  16503. /* 2 REG_NOT_VALID_8821C */
  16504. /* 2 REG_NOT_VALID_8821C */
  16505. /* 2 REG_NOT_VALID_8821C */
  16506. /* 2 REG_NOT_VALID_8821C */
  16507. /* 2 REG_NOT_VALID_8821C */
  16508. /* 2 REG_NOT_VALID_8821C */
  16509. /* 2 REG_NOT_VALID_8821C */
  16510. /* 2 REG_NOT_VALID_8821C */
  16511. /* 2 REG_NOT_VALID_8821C */
  16512. /* 2 REG_NOT_VALID_8821C */
  16513. /* 2 REG_NOT_VALID_8821C */
  16514. /* 2 REG_NOT_VALID_8821C */
  16515. /* 2 REG_NOT_VALID_8821C */
  16516. /* 2 REG_NOT_VALID_8821C */
  16517. /* 2 REG_NOT_VALID_8821C */
  16518. /* 2 REG_NOT_VALID_8821C */
  16519. /* 2 REG_NOT_VALID_8821C */
  16520. /* 2 REG_NOT_VALID_8821C */
  16521. /* 2 REG_NOT_VALID_8821C */
  16522. /* 2 REG_NOT_VALID_8821C */
  16523. /* 2 REG_NOT_VALID_8821C */
  16524. /* 2 REG_NOT_VALID_8821C */
  16525. /* 2 REG_NOT_VALID_8821C */
  16526. /* 2 REG_NOT_VALID_8821C */
  16527. /* 2 REG_NOT_VALID_8821C */
  16528. /* 2 REG_NOT_VALID_8821C */
  16529. /* 2 REG_NOT_VALID_8821C */
  16530. /* 2 REG_NOT_VALID_8821C */
  16531. /* 2 REG_NOT_VALID_8821C */
  16532. /* 2 REG_NOT_VALID_8821C */
  16533. /* 2 REG_NOT_VALID_8821C */
  16534. /* 2 REG_NOT_VALID_8821C */
  16535. /* 2 REG_NOT_VALID_8821C */
  16536. /* 2 REG_NOT_VALID_8821C */
  16537. /* 2 REG_NOT_VALID_8821C */
  16538. /* 2 REG_NOT_VALID_8821C */
  16539. /* 2 REG_NOT_VALID_8821C */
  16540. /* 2 REG_NOT_VALID_8821C */
  16541. /* 2 REG_NOT_VALID_8821C */
  16542. /* 2 REG_NOT_VALID_8821C */
  16543. /* 2 REG_NOT_VALID_8821C */
  16544. /* 2 REG_SDIO_TX_CTRL_8821C */
  16545. #define BIT_SHIFT_SDIO_INT_TIMEOUT_8821C 16
  16546. #define BIT_MASK_SDIO_INT_TIMEOUT_8821C 0xffff
  16547. #define BIT_SDIO_INT_TIMEOUT_8821C(x) \
  16548. (((x) & BIT_MASK_SDIO_INT_TIMEOUT_8821C) \
  16549. << BIT_SHIFT_SDIO_INT_TIMEOUT_8821C)
  16550. #define BITS_SDIO_INT_TIMEOUT_8821C \
  16551. (BIT_MASK_SDIO_INT_TIMEOUT_8821C << BIT_SHIFT_SDIO_INT_TIMEOUT_8821C)
  16552. #define BIT_CLEAR_SDIO_INT_TIMEOUT_8821C(x) \
  16553. ((x) & (~BITS_SDIO_INT_TIMEOUT_8821C))
  16554. #define BIT_GET_SDIO_INT_TIMEOUT_8821C(x) \
  16555. (((x) >> BIT_SHIFT_SDIO_INT_TIMEOUT_8821C) & \
  16556. BIT_MASK_SDIO_INT_TIMEOUT_8821C)
  16557. #define BIT_SET_SDIO_INT_TIMEOUT_8821C(x, v) \
  16558. (BIT_CLEAR_SDIO_INT_TIMEOUT_8821C(x) | BIT_SDIO_INT_TIMEOUT_8821C(v))
  16559. #define BIT_IO_ERR_STATUS_8821C BIT(15)
  16560. #define BIT_REPLY_ERRCRC_IN_DATA_8821C BIT(9)
  16561. #define BIT_EN_CMD53_OVERLAP_8821C BIT(8)
  16562. #define BIT_REPLY_ERR_IN_R5_8821C BIT(7)
  16563. #define BIT_R18A_EN_8821C BIT(6)
  16564. #define BIT_SDIO_CMD_FORCE_VLD_8821C BIT(5)
  16565. #define BIT_INIT_CMD_EN_8821C BIT(4)
  16566. #define BIT_EN_RXDMA_MASK_INT_8821C BIT(2)
  16567. #define BIT_EN_MASK_TIMER_8821C BIT(1)
  16568. #define BIT_CMD_ERR_STOP_INT_EN_8821C BIT(0)
  16569. /* 2 REG_SDIO_HIMR_8821C */
  16570. #define BIT_SDIO_CRCERR_MSK_8821C BIT(31)
  16571. #define BIT_SDIO_HSISR3_IND_MSK_8821C BIT(30)
  16572. #define BIT_SDIO_HSISR2_IND_MSK_8821C BIT(29)
  16573. #define BIT_SDIO_HEISR_IND_MSK_8821C BIT(28)
  16574. #define BIT_SDIO_CTWEND_MSK_8821C BIT(27)
  16575. #define BIT_SDIO_ATIMEND_E_MSK_8821C BIT(26)
  16576. #define BIT_SDIIO_ATIMEND_MSK_8821C BIT(25)
  16577. #define BIT_SDIO_OCPINT_MSK_8821C BIT(24)
  16578. #define BIT_SDIO_PSTIMEOUT_MSK_8821C BIT(23)
  16579. #define BIT_SDIO_GTINT4_MSK_8821C BIT(22)
  16580. #define BIT_SDIO_GTINT3_MSK_8821C BIT(21)
  16581. #define BIT_SDIO_HSISR_IND_MSK_8821C BIT(20)
  16582. #define BIT_SDIO_CPWM2_MSK_8821C BIT(19)
  16583. #define BIT_SDIO_CPWM1_MSK_8821C BIT(18)
  16584. #define BIT_SDIO_C2HCMD_INT_MSK_8821C BIT(17)
  16585. #define BIT_SDIO_BCNERLY_INT_MSK_8821C BIT(16)
  16586. #define BIT_SDIO_TXBCNERR_MSK_8821C BIT(7)
  16587. #define BIT_SDIO_TXBCNOK_MSK_8821C BIT(6)
  16588. #define BIT_SDIO_RXFOVW_MSK_8821C BIT(5)
  16589. #define BIT_SDIO_TXFOVW_MSK_8821C BIT(4)
  16590. #define BIT_SDIO_RXERR_MSK_8821C BIT(3)
  16591. #define BIT_SDIO_TXERR_MSK_8821C BIT(2)
  16592. #define BIT_SDIO_AVAL_MSK_8821C BIT(1)
  16593. #define BIT_RX_REQUEST_MSK_8821C BIT(0)
  16594. /* 2 REG_SDIO_HISR_8821C */
  16595. #define BIT_SDIO_CRCERR_8821C BIT(31)
  16596. #define BIT_SDIO_HSISR3_IND_8821C BIT(30)
  16597. #define BIT_SDIO_HSISR2_IND_8821C BIT(29)
  16598. #define BIT_SDIO_HEISR_IND_8821C BIT(28)
  16599. #define BIT_SDIO_CTWEND_8821C BIT(27)
  16600. #define BIT_SDIO_ATIMEND_E_8821C BIT(26)
  16601. #define BIT_SDIO_ATIMEND_8821C BIT(25)
  16602. #define BIT_SDIO_OCPINT_8821C BIT(24)
  16603. #define BIT_SDIO_PSTIMEOUT_8821C BIT(23)
  16604. #define BIT_SDIO_GTINT4_8821C BIT(22)
  16605. #define BIT_SDIO_GTINT3_8821C BIT(21)
  16606. #define BIT_SDIO_HSISR_IND_8821C BIT(20)
  16607. #define BIT_SDIO_CPWM2_8821C BIT(19)
  16608. #define BIT_SDIO_CPWM1_8821C BIT(18)
  16609. #define BIT_SDIO_C2HCMD_INT_8821C BIT(17)
  16610. #define BIT_SDIO_BCNERLY_INT_8821C BIT(16)
  16611. #define BIT_SDIO_TXBCNERR_8821C BIT(7)
  16612. #define BIT_SDIO_TXBCNOK_8821C BIT(6)
  16613. #define BIT_SDIO_RXFOVW_8821C BIT(5)
  16614. #define BIT_SDIO_TXFOVW_8821C BIT(4)
  16615. #define BIT_SDIO_RXERR_8821C BIT(3)
  16616. #define BIT_SDIO_TXERR_8821C BIT(2)
  16617. #define BIT_SDIO_AVAL_8821C BIT(1)
  16618. #define BIT_RX_REQUEST_8821C BIT(0)
  16619. /* 2 REG_SDIO_RX_REQ_LEN_8821C */
  16620. #define BIT_SHIFT_RX_REQ_LEN_V1_8821C 0
  16621. #define BIT_MASK_RX_REQ_LEN_V1_8821C 0x3ffff
  16622. #define BIT_RX_REQ_LEN_V1_8821C(x) \
  16623. (((x) & BIT_MASK_RX_REQ_LEN_V1_8821C) << BIT_SHIFT_RX_REQ_LEN_V1_8821C)
  16624. #define BITS_RX_REQ_LEN_V1_8821C \
  16625. (BIT_MASK_RX_REQ_LEN_V1_8821C << BIT_SHIFT_RX_REQ_LEN_V1_8821C)
  16626. #define BIT_CLEAR_RX_REQ_LEN_V1_8821C(x) ((x) & (~BITS_RX_REQ_LEN_V1_8821C))
  16627. #define BIT_GET_RX_REQ_LEN_V1_8821C(x) \
  16628. (((x) >> BIT_SHIFT_RX_REQ_LEN_V1_8821C) & BIT_MASK_RX_REQ_LEN_V1_8821C)
  16629. #define BIT_SET_RX_REQ_LEN_V1_8821C(x, v) \
  16630. (BIT_CLEAR_RX_REQ_LEN_V1_8821C(x) | BIT_RX_REQ_LEN_V1_8821C(v))
  16631. /* 2 REG_SDIO_FREE_TXPG_SEQ_V1_8821C */
  16632. #define BIT_SHIFT_FREE_TXPG_SEQ_8821C 0
  16633. #define BIT_MASK_FREE_TXPG_SEQ_8821C 0xff
  16634. #define BIT_FREE_TXPG_SEQ_8821C(x) \
  16635. (((x) & BIT_MASK_FREE_TXPG_SEQ_8821C) << BIT_SHIFT_FREE_TXPG_SEQ_8821C)
  16636. #define BITS_FREE_TXPG_SEQ_8821C \
  16637. (BIT_MASK_FREE_TXPG_SEQ_8821C << BIT_SHIFT_FREE_TXPG_SEQ_8821C)
  16638. #define BIT_CLEAR_FREE_TXPG_SEQ_8821C(x) ((x) & (~BITS_FREE_TXPG_SEQ_8821C))
  16639. #define BIT_GET_FREE_TXPG_SEQ_8821C(x) \
  16640. (((x) >> BIT_SHIFT_FREE_TXPG_SEQ_8821C) & BIT_MASK_FREE_TXPG_SEQ_8821C)
  16641. #define BIT_SET_FREE_TXPG_SEQ_8821C(x, v) \
  16642. (BIT_CLEAR_FREE_TXPG_SEQ_8821C(x) | BIT_FREE_TXPG_SEQ_8821C(v))
  16643. /* 2 REG_SDIO_FREE_TXPG_8821C */
  16644. #define BIT_SHIFT_MID_FREEPG_V1_8821C 16
  16645. #define BIT_MASK_MID_FREEPG_V1_8821C 0xfff
  16646. #define BIT_MID_FREEPG_V1_8821C(x) \
  16647. (((x) & BIT_MASK_MID_FREEPG_V1_8821C) << BIT_SHIFT_MID_FREEPG_V1_8821C)
  16648. #define BITS_MID_FREEPG_V1_8821C \
  16649. (BIT_MASK_MID_FREEPG_V1_8821C << BIT_SHIFT_MID_FREEPG_V1_8821C)
  16650. #define BIT_CLEAR_MID_FREEPG_V1_8821C(x) ((x) & (~BITS_MID_FREEPG_V1_8821C))
  16651. #define BIT_GET_MID_FREEPG_V1_8821C(x) \
  16652. (((x) >> BIT_SHIFT_MID_FREEPG_V1_8821C) & BIT_MASK_MID_FREEPG_V1_8821C)
  16653. #define BIT_SET_MID_FREEPG_V1_8821C(x, v) \
  16654. (BIT_CLEAR_MID_FREEPG_V1_8821C(x) | BIT_MID_FREEPG_V1_8821C(v))
  16655. #define BIT_SHIFT_HIQ_FREEPG_V1_8821C 0
  16656. #define BIT_MASK_HIQ_FREEPG_V1_8821C 0xfff
  16657. #define BIT_HIQ_FREEPG_V1_8821C(x) \
  16658. (((x) & BIT_MASK_HIQ_FREEPG_V1_8821C) << BIT_SHIFT_HIQ_FREEPG_V1_8821C)
  16659. #define BITS_HIQ_FREEPG_V1_8821C \
  16660. (BIT_MASK_HIQ_FREEPG_V1_8821C << BIT_SHIFT_HIQ_FREEPG_V1_8821C)
  16661. #define BIT_CLEAR_HIQ_FREEPG_V1_8821C(x) ((x) & (~BITS_HIQ_FREEPG_V1_8821C))
  16662. #define BIT_GET_HIQ_FREEPG_V1_8821C(x) \
  16663. (((x) >> BIT_SHIFT_HIQ_FREEPG_V1_8821C) & BIT_MASK_HIQ_FREEPG_V1_8821C)
  16664. #define BIT_SET_HIQ_FREEPG_V1_8821C(x, v) \
  16665. (BIT_CLEAR_HIQ_FREEPG_V1_8821C(x) | BIT_HIQ_FREEPG_V1_8821C(v))
  16666. /* 2 REG_SDIO_FREE_TXPG2_8821C */
  16667. #define BIT_SHIFT_PUB_FREEPG_V1_8821C 16
  16668. #define BIT_MASK_PUB_FREEPG_V1_8821C 0xfff
  16669. #define BIT_PUB_FREEPG_V1_8821C(x) \
  16670. (((x) & BIT_MASK_PUB_FREEPG_V1_8821C) << BIT_SHIFT_PUB_FREEPG_V1_8821C)
  16671. #define BITS_PUB_FREEPG_V1_8821C \
  16672. (BIT_MASK_PUB_FREEPG_V1_8821C << BIT_SHIFT_PUB_FREEPG_V1_8821C)
  16673. #define BIT_CLEAR_PUB_FREEPG_V1_8821C(x) ((x) & (~BITS_PUB_FREEPG_V1_8821C))
  16674. #define BIT_GET_PUB_FREEPG_V1_8821C(x) \
  16675. (((x) >> BIT_SHIFT_PUB_FREEPG_V1_8821C) & BIT_MASK_PUB_FREEPG_V1_8821C)
  16676. #define BIT_SET_PUB_FREEPG_V1_8821C(x, v) \
  16677. (BIT_CLEAR_PUB_FREEPG_V1_8821C(x) | BIT_PUB_FREEPG_V1_8821C(v))
  16678. #define BIT_SHIFT_LOW_FREEPG_V1_8821C 0
  16679. #define BIT_MASK_LOW_FREEPG_V1_8821C 0xfff
  16680. #define BIT_LOW_FREEPG_V1_8821C(x) \
  16681. (((x) & BIT_MASK_LOW_FREEPG_V1_8821C) << BIT_SHIFT_LOW_FREEPG_V1_8821C)
  16682. #define BITS_LOW_FREEPG_V1_8821C \
  16683. (BIT_MASK_LOW_FREEPG_V1_8821C << BIT_SHIFT_LOW_FREEPG_V1_8821C)
  16684. #define BIT_CLEAR_LOW_FREEPG_V1_8821C(x) ((x) & (~BITS_LOW_FREEPG_V1_8821C))
  16685. #define BIT_GET_LOW_FREEPG_V1_8821C(x) \
  16686. (((x) >> BIT_SHIFT_LOW_FREEPG_V1_8821C) & BIT_MASK_LOW_FREEPG_V1_8821C)
  16687. #define BIT_SET_LOW_FREEPG_V1_8821C(x, v) \
  16688. (BIT_CLEAR_LOW_FREEPG_V1_8821C(x) | BIT_LOW_FREEPG_V1_8821C(v))
  16689. /* 2 REG_SDIO_OQT_FREE_TXPG_V1_8821C */
  16690. #define BIT_SHIFT_NOAC_OQT_FREEPG_V1_8821C 24
  16691. #define BIT_MASK_NOAC_OQT_FREEPG_V1_8821C 0xff
  16692. #define BIT_NOAC_OQT_FREEPG_V1_8821C(x) \
  16693. (((x) & BIT_MASK_NOAC_OQT_FREEPG_V1_8821C) \
  16694. << BIT_SHIFT_NOAC_OQT_FREEPG_V1_8821C)
  16695. #define BITS_NOAC_OQT_FREEPG_V1_8821C \
  16696. (BIT_MASK_NOAC_OQT_FREEPG_V1_8821C \
  16697. << BIT_SHIFT_NOAC_OQT_FREEPG_V1_8821C)
  16698. #define BIT_CLEAR_NOAC_OQT_FREEPG_V1_8821C(x) \
  16699. ((x) & (~BITS_NOAC_OQT_FREEPG_V1_8821C))
  16700. #define BIT_GET_NOAC_OQT_FREEPG_V1_8821C(x) \
  16701. (((x) >> BIT_SHIFT_NOAC_OQT_FREEPG_V1_8821C) & \
  16702. BIT_MASK_NOAC_OQT_FREEPG_V1_8821C)
  16703. #define BIT_SET_NOAC_OQT_FREEPG_V1_8821C(x, v) \
  16704. (BIT_CLEAR_NOAC_OQT_FREEPG_V1_8821C(x) | \
  16705. BIT_NOAC_OQT_FREEPG_V1_8821C(v))
  16706. #define BIT_SHIFT_AC_OQT_FREEPG_V1_8821C 16
  16707. #define BIT_MASK_AC_OQT_FREEPG_V1_8821C 0xff
  16708. #define BIT_AC_OQT_FREEPG_V1_8821C(x) \
  16709. (((x) & BIT_MASK_AC_OQT_FREEPG_V1_8821C) \
  16710. << BIT_SHIFT_AC_OQT_FREEPG_V1_8821C)
  16711. #define BITS_AC_OQT_FREEPG_V1_8821C \
  16712. (BIT_MASK_AC_OQT_FREEPG_V1_8821C << BIT_SHIFT_AC_OQT_FREEPG_V1_8821C)
  16713. #define BIT_CLEAR_AC_OQT_FREEPG_V1_8821C(x) \
  16714. ((x) & (~BITS_AC_OQT_FREEPG_V1_8821C))
  16715. #define BIT_GET_AC_OQT_FREEPG_V1_8821C(x) \
  16716. (((x) >> BIT_SHIFT_AC_OQT_FREEPG_V1_8821C) & \
  16717. BIT_MASK_AC_OQT_FREEPG_V1_8821C)
  16718. #define BIT_SET_AC_OQT_FREEPG_V1_8821C(x, v) \
  16719. (BIT_CLEAR_AC_OQT_FREEPG_V1_8821C(x) | BIT_AC_OQT_FREEPG_V1_8821C(v))
  16720. #define BIT_SHIFT_EXQ_FREEPG_V1_8821C 0
  16721. #define BIT_MASK_EXQ_FREEPG_V1_8821C 0xfff
  16722. #define BIT_EXQ_FREEPG_V1_8821C(x) \
  16723. (((x) & BIT_MASK_EXQ_FREEPG_V1_8821C) << BIT_SHIFT_EXQ_FREEPG_V1_8821C)
  16724. #define BITS_EXQ_FREEPG_V1_8821C \
  16725. (BIT_MASK_EXQ_FREEPG_V1_8821C << BIT_SHIFT_EXQ_FREEPG_V1_8821C)
  16726. #define BIT_CLEAR_EXQ_FREEPG_V1_8821C(x) ((x) & (~BITS_EXQ_FREEPG_V1_8821C))
  16727. #define BIT_GET_EXQ_FREEPG_V1_8821C(x) \
  16728. (((x) >> BIT_SHIFT_EXQ_FREEPG_V1_8821C) & BIT_MASK_EXQ_FREEPG_V1_8821C)
  16729. #define BIT_SET_EXQ_FREEPG_V1_8821C(x, v) \
  16730. (BIT_CLEAR_EXQ_FREEPG_V1_8821C(x) | BIT_EXQ_FREEPG_V1_8821C(v))
  16731. /* 2 REG_SDIO_HTSFR_INFO_8821C */
  16732. #define BIT_SHIFT_HTSFR1_8821C 16
  16733. #define BIT_MASK_HTSFR1_8821C 0xffff
  16734. #define BIT_HTSFR1_8821C(x) \
  16735. (((x) & BIT_MASK_HTSFR1_8821C) << BIT_SHIFT_HTSFR1_8821C)
  16736. #define BITS_HTSFR1_8821C (BIT_MASK_HTSFR1_8821C << BIT_SHIFT_HTSFR1_8821C)
  16737. #define BIT_CLEAR_HTSFR1_8821C(x) ((x) & (~BITS_HTSFR1_8821C))
  16738. #define BIT_GET_HTSFR1_8821C(x) \
  16739. (((x) >> BIT_SHIFT_HTSFR1_8821C) & BIT_MASK_HTSFR1_8821C)
  16740. #define BIT_SET_HTSFR1_8821C(x, v) \
  16741. (BIT_CLEAR_HTSFR1_8821C(x) | BIT_HTSFR1_8821C(v))
  16742. #define BIT_SHIFT_HTSFR0_8821C 0
  16743. #define BIT_MASK_HTSFR0_8821C 0xffff
  16744. #define BIT_HTSFR0_8821C(x) \
  16745. (((x) & BIT_MASK_HTSFR0_8821C) << BIT_SHIFT_HTSFR0_8821C)
  16746. #define BITS_HTSFR0_8821C (BIT_MASK_HTSFR0_8821C << BIT_SHIFT_HTSFR0_8821C)
  16747. #define BIT_CLEAR_HTSFR0_8821C(x) ((x) & (~BITS_HTSFR0_8821C))
  16748. #define BIT_GET_HTSFR0_8821C(x) \
  16749. (((x) >> BIT_SHIFT_HTSFR0_8821C) & BIT_MASK_HTSFR0_8821C)
  16750. #define BIT_SET_HTSFR0_8821C(x, v) \
  16751. (BIT_CLEAR_HTSFR0_8821C(x) | BIT_HTSFR0_8821C(v))
  16752. /* 2 REG_SDIO_HCPWM1_V2_8821C */
  16753. #define BIT_TOGGLE_8821C BIT(7)
  16754. #define BIT_CUR_PS_8821C BIT(0)
  16755. /* 2 REG_SDIO_HCPWM2_V2_8821C */
  16756. /* 2 REG_SDIO_INDIRECT_REG_CFG_8821C */
  16757. #define BIT_INDIRECT_REG_RDY_8821C BIT(20)
  16758. #define BIT_INDIRECT_REG_R_8821C BIT(19)
  16759. #define BIT_INDIRECT_REG_W_8821C BIT(18)
  16760. #define BIT_SHIFT_INDIRECT_REG_SIZE_8821C 16
  16761. #define BIT_MASK_INDIRECT_REG_SIZE_8821C 0x3
  16762. #define BIT_INDIRECT_REG_SIZE_8821C(x) \
  16763. (((x) & BIT_MASK_INDIRECT_REG_SIZE_8821C) \
  16764. << BIT_SHIFT_INDIRECT_REG_SIZE_8821C)
  16765. #define BITS_INDIRECT_REG_SIZE_8821C \
  16766. (BIT_MASK_INDIRECT_REG_SIZE_8821C << BIT_SHIFT_INDIRECT_REG_SIZE_8821C)
  16767. #define BIT_CLEAR_INDIRECT_REG_SIZE_8821C(x) \
  16768. ((x) & (~BITS_INDIRECT_REG_SIZE_8821C))
  16769. #define BIT_GET_INDIRECT_REG_SIZE_8821C(x) \
  16770. (((x) >> BIT_SHIFT_INDIRECT_REG_SIZE_8821C) & \
  16771. BIT_MASK_INDIRECT_REG_SIZE_8821C)
  16772. #define BIT_SET_INDIRECT_REG_SIZE_8821C(x, v) \
  16773. (BIT_CLEAR_INDIRECT_REG_SIZE_8821C(x) | BIT_INDIRECT_REG_SIZE_8821C(v))
  16774. #define BIT_SHIFT_INDIRECT_REG_ADDR_8821C 0
  16775. #define BIT_MASK_INDIRECT_REG_ADDR_8821C 0xffff
  16776. #define BIT_INDIRECT_REG_ADDR_8821C(x) \
  16777. (((x) & BIT_MASK_INDIRECT_REG_ADDR_8821C) \
  16778. << BIT_SHIFT_INDIRECT_REG_ADDR_8821C)
  16779. #define BITS_INDIRECT_REG_ADDR_8821C \
  16780. (BIT_MASK_INDIRECT_REG_ADDR_8821C << BIT_SHIFT_INDIRECT_REG_ADDR_8821C)
  16781. #define BIT_CLEAR_INDIRECT_REG_ADDR_8821C(x) \
  16782. ((x) & (~BITS_INDIRECT_REG_ADDR_8821C))
  16783. #define BIT_GET_INDIRECT_REG_ADDR_8821C(x) \
  16784. (((x) >> BIT_SHIFT_INDIRECT_REG_ADDR_8821C) & \
  16785. BIT_MASK_INDIRECT_REG_ADDR_8821C)
  16786. #define BIT_SET_INDIRECT_REG_ADDR_8821C(x, v) \
  16787. (BIT_CLEAR_INDIRECT_REG_ADDR_8821C(x) | BIT_INDIRECT_REG_ADDR_8821C(v))
  16788. /* 2 REG_SDIO_INDIRECT_REG_DATA_8821C */
  16789. #define BIT_SHIFT_INDIRECT_REG_DATA_8821C 0
  16790. #define BIT_MASK_INDIRECT_REG_DATA_8821C 0xffffffffL
  16791. #define BIT_INDIRECT_REG_DATA_8821C(x) \
  16792. (((x) & BIT_MASK_INDIRECT_REG_DATA_8821C) \
  16793. << BIT_SHIFT_INDIRECT_REG_DATA_8821C)
  16794. #define BITS_INDIRECT_REG_DATA_8821C \
  16795. (BIT_MASK_INDIRECT_REG_DATA_8821C << BIT_SHIFT_INDIRECT_REG_DATA_8821C)
  16796. #define BIT_CLEAR_INDIRECT_REG_DATA_8821C(x) \
  16797. ((x) & (~BITS_INDIRECT_REG_DATA_8821C))
  16798. #define BIT_GET_INDIRECT_REG_DATA_8821C(x) \
  16799. (((x) >> BIT_SHIFT_INDIRECT_REG_DATA_8821C) & \
  16800. BIT_MASK_INDIRECT_REG_DATA_8821C)
  16801. #define BIT_SET_INDIRECT_REG_DATA_8821C(x, v) \
  16802. (BIT_CLEAR_INDIRECT_REG_DATA_8821C(x) | BIT_INDIRECT_REG_DATA_8821C(v))
  16803. /* 2 REG_SDIO_H2C_8821C */
  16804. #define BIT_SHIFT_SDIO_H2C_MSG_8821C 0
  16805. #define BIT_MASK_SDIO_H2C_MSG_8821C 0xffffffffL
  16806. #define BIT_SDIO_H2C_MSG_8821C(x) \
  16807. (((x) & BIT_MASK_SDIO_H2C_MSG_8821C) << BIT_SHIFT_SDIO_H2C_MSG_8821C)
  16808. #define BITS_SDIO_H2C_MSG_8821C \
  16809. (BIT_MASK_SDIO_H2C_MSG_8821C << BIT_SHIFT_SDIO_H2C_MSG_8821C)
  16810. #define BIT_CLEAR_SDIO_H2C_MSG_8821C(x) ((x) & (~BITS_SDIO_H2C_MSG_8821C))
  16811. #define BIT_GET_SDIO_H2C_MSG_8821C(x) \
  16812. (((x) >> BIT_SHIFT_SDIO_H2C_MSG_8821C) & BIT_MASK_SDIO_H2C_MSG_8821C)
  16813. #define BIT_SET_SDIO_H2C_MSG_8821C(x, v) \
  16814. (BIT_CLEAR_SDIO_H2C_MSG_8821C(x) | BIT_SDIO_H2C_MSG_8821C(v))
  16815. /* 2 REG_SDIO_C2H_8821C */
  16816. #define BIT_SHIFT_SDIO_C2H_MSG_8821C 0
  16817. #define BIT_MASK_SDIO_C2H_MSG_8821C 0xffffffffL
  16818. #define BIT_SDIO_C2H_MSG_8821C(x) \
  16819. (((x) & BIT_MASK_SDIO_C2H_MSG_8821C) << BIT_SHIFT_SDIO_C2H_MSG_8821C)
  16820. #define BITS_SDIO_C2H_MSG_8821C \
  16821. (BIT_MASK_SDIO_C2H_MSG_8821C << BIT_SHIFT_SDIO_C2H_MSG_8821C)
  16822. #define BIT_CLEAR_SDIO_C2H_MSG_8821C(x) ((x) & (~BITS_SDIO_C2H_MSG_8821C))
  16823. #define BIT_GET_SDIO_C2H_MSG_8821C(x) \
  16824. (((x) >> BIT_SHIFT_SDIO_C2H_MSG_8821C) & BIT_MASK_SDIO_C2H_MSG_8821C)
  16825. #define BIT_SET_SDIO_C2H_MSG_8821C(x, v) \
  16826. (BIT_CLEAR_SDIO_C2H_MSG_8821C(x) | BIT_SDIO_C2H_MSG_8821C(v))
  16827. /* 2 REG_SDIO_HRPWM1_8821C */
  16828. #define BIT_TOGGLE_8821C BIT(7)
  16829. #define BIT_ACK_8821C BIT(6)
  16830. #define BIT_REQ_PS_8821C BIT(0)
  16831. /* 2 REG_SDIO_HRPWM2_8821C */
  16832. /* 2 REG_SDIO_HPS_CLKR_8821C */
  16833. /* 2 REG_SDIO_BUS_CTRL_8821C */
  16834. #define BIT_PAD_CLK_XHGE_EN_8821C BIT(3)
  16835. #define BIT_INTER_CLK_EN_8821C BIT(2)
  16836. #define BIT_EN_RPT_TXCRC_8821C BIT(1)
  16837. #define BIT_DIS_RXDMA_STS_8821C BIT(0)
  16838. /* 2 REG_SDIO_HSUS_CTRL_8821C */
  16839. #define BIT_INTR_CTRL_8821C BIT(4)
  16840. #define BIT_SDIO_VOLTAGE_8821C BIT(3)
  16841. #define BIT_BYPASS_INIT_8821C BIT(2)
  16842. #define BIT_HCI_RESUME_RDY_8821C BIT(1)
  16843. #define BIT_HCI_SUS_REQ_8821C BIT(0)
  16844. /* 2 REG_SDIO_RESPONSE_TIMER_8821C */
  16845. #define BIT_SHIFT_CMDIN_2RESP_TIMER_8821C 0
  16846. #define BIT_MASK_CMDIN_2RESP_TIMER_8821C 0xffff
  16847. #define BIT_CMDIN_2RESP_TIMER_8821C(x) \
  16848. (((x) & BIT_MASK_CMDIN_2RESP_TIMER_8821C) \
  16849. << BIT_SHIFT_CMDIN_2RESP_TIMER_8821C)
  16850. #define BITS_CMDIN_2RESP_TIMER_8821C \
  16851. (BIT_MASK_CMDIN_2RESP_TIMER_8821C << BIT_SHIFT_CMDIN_2RESP_TIMER_8821C)
  16852. #define BIT_CLEAR_CMDIN_2RESP_TIMER_8821C(x) \
  16853. ((x) & (~BITS_CMDIN_2RESP_TIMER_8821C))
  16854. #define BIT_GET_CMDIN_2RESP_TIMER_8821C(x) \
  16855. (((x) >> BIT_SHIFT_CMDIN_2RESP_TIMER_8821C) & \
  16856. BIT_MASK_CMDIN_2RESP_TIMER_8821C)
  16857. #define BIT_SET_CMDIN_2RESP_TIMER_8821C(x, v) \
  16858. (BIT_CLEAR_CMDIN_2RESP_TIMER_8821C(x) | BIT_CMDIN_2RESP_TIMER_8821C(v))
  16859. /* 2 REG_SDIO_CMD_CRC_8821C */
  16860. #define BIT_SHIFT_SDIO_CMD_CRC_V1_8821C 0
  16861. #define BIT_MASK_SDIO_CMD_CRC_V1_8821C 0xff
  16862. #define BIT_SDIO_CMD_CRC_V1_8821C(x) \
  16863. (((x) & BIT_MASK_SDIO_CMD_CRC_V1_8821C) \
  16864. << BIT_SHIFT_SDIO_CMD_CRC_V1_8821C)
  16865. #define BITS_SDIO_CMD_CRC_V1_8821C \
  16866. (BIT_MASK_SDIO_CMD_CRC_V1_8821C << BIT_SHIFT_SDIO_CMD_CRC_V1_8821C)
  16867. #define BIT_CLEAR_SDIO_CMD_CRC_V1_8821C(x) ((x) & (~BITS_SDIO_CMD_CRC_V1_8821C))
  16868. #define BIT_GET_SDIO_CMD_CRC_V1_8821C(x) \
  16869. (((x) >> BIT_SHIFT_SDIO_CMD_CRC_V1_8821C) & \
  16870. BIT_MASK_SDIO_CMD_CRC_V1_8821C)
  16871. #define BIT_SET_SDIO_CMD_CRC_V1_8821C(x, v) \
  16872. (BIT_CLEAR_SDIO_CMD_CRC_V1_8821C(x) | BIT_SDIO_CMD_CRC_V1_8821C(v))
  16873. /* 2 REG_SDIO_HSISR_8821C */
  16874. #define BIT_DRV_WLAN_INT_CLR_8821C BIT(1)
  16875. #define BIT_DRV_WLAN_INT_8821C BIT(0)
  16876. /* 2 REG_SDIO_ERR_RPT_8821C */
  16877. #define BIT_HR_FF_OVF_8821C BIT(6)
  16878. #define BIT_HR_FF_UDN_8821C BIT(5)
  16879. #define BIT_TXDMA_BUSY_ERR_8821C BIT(4)
  16880. #define BIT_TXDMA_VLD_ERR_8821C BIT(3)
  16881. #define BIT_QSEL_UNKNOWN_ERR_8821C BIT(2)
  16882. #define BIT_QSEL_MIS_ERR_8821C BIT(1)
  16883. #define BIT_SDIO_OVERRD_ERR_8821C BIT(0)
  16884. /* 2 REG_SDIO_CMD_ERRCNT_8821C */
  16885. #define BIT_SHIFT_CMD_CRC_ERR_CNT_8821C 0
  16886. #define BIT_MASK_CMD_CRC_ERR_CNT_8821C 0xff
  16887. #define BIT_CMD_CRC_ERR_CNT_8821C(x) \
  16888. (((x) & BIT_MASK_CMD_CRC_ERR_CNT_8821C) \
  16889. << BIT_SHIFT_CMD_CRC_ERR_CNT_8821C)
  16890. #define BITS_CMD_CRC_ERR_CNT_8821C \
  16891. (BIT_MASK_CMD_CRC_ERR_CNT_8821C << BIT_SHIFT_CMD_CRC_ERR_CNT_8821C)
  16892. #define BIT_CLEAR_CMD_CRC_ERR_CNT_8821C(x) ((x) & (~BITS_CMD_CRC_ERR_CNT_8821C))
  16893. #define BIT_GET_CMD_CRC_ERR_CNT_8821C(x) \
  16894. (((x) >> BIT_SHIFT_CMD_CRC_ERR_CNT_8821C) & \
  16895. BIT_MASK_CMD_CRC_ERR_CNT_8821C)
  16896. #define BIT_SET_CMD_CRC_ERR_CNT_8821C(x, v) \
  16897. (BIT_CLEAR_CMD_CRC_ERR_CNT_8821C(x) | BIT_CMD_CRC_ERR_CNT_8821C(v))
  16898. /* 2 REG_SDIO_DATA_ERRCNT_8821C */
  16899. #define BIT_SHIFT_DATA_CRC_ERR_CNT_8821C 0
  16900. #define BIT_MASK_DATA_CRC_ERR_CNT_8821C 0xff
  16901. #define BIT_DATA_CRC_ERR_CNT_8821C(x) \
  16902. (((x) & BIT_MASK_DATA_CRC_ERR_CNT_8821C) \
  16903. << BIT_SHIFT_DATA_CRC_ERR_CNT_8821C)
  16904. #define BITS_DATA_CRC_ERR_CNT_8821C \
  16905. (BIT_MASK_DATA_CRC_ERR_CNT_8821C << BIT_SHIFT_DATA_CRC_ERR_CNT_8821C)
  16906. #define BIT_CLEAR_DATA_CRC_ERR_CNT_8821C(x) \
  16907. ((x) & (~BITS_DATA_CRC_ERR_CNT_8821C))
  16908. #define BIT_GET_DATA_CRC_ERR_CNT_8821C(x) \
  16909. (((x) >> BIT_SHIFT_DATA_CRC_ERR_CNT_8821C) & \
  16910. BIT_MASK_DATA_CRC_ERR_CNT_8821C)
  16911. #define BIT_SET_DATA_CRC_ERR_CNT_8821C(x, v) \
  16912. (BIT_CLEAR_DATA_CRC_ERR_CNT_8821C(x) | BIT_DATA_CRC_ERR_CNT_8821C(v))
  16913. /* 2 REG_SDIO_CMD_ERR_CONTENT_8821C */
  16914. #define BIT_SHIFT_SDIO_CMD_ERR_CONTENT_8821C 0
  16915. #define BIT_MASK_SDIO_CMD_ERR_CONTENT_8821C 0xffffffffffL
  16916. #define BIT_SDIO_CMD_ERR_CONTENT_8821C(x) \
  16917. (((x) & BIT_MASK_SDIO_CMD_ERR_CONTENT_8821C) \
  16918. << BIT_SHIFT_SDIO_CMD_ERR_CONTENT_8821C)
  16919. #define BITS_SDIO_CMD_ERR_CONTENT_8821C \
  16920. (BIT_MASK_SDIO_CMD_ERR_CONTENT_8821C \
  16921. << BIT_SHIFT_SDIO_CMD_ERR_CONTENT_8821C)
  16922. #define BIT_CLEAR_SDIO_CMD_ERR_CONTENT_8821C(x) \
  16923. ((x) & (~BITS_SDIO_CMD_ERR_CONTENT_8821C))
  16924. #define BIT_GET_SDIO_CMD_ERR_CONTENT_8821C(x) \
  16925. (((x) >> BIT_SHIFT_SDIO_CMD_ERR_CONTENT_8821C) & \
  16926. BIT_MASK_SDIO_CMD_ERR_CONTENT_8821C)
  16927. #define BIT_SET_SDIO_CMD_ERR_CONTENT_8821C(x, v) \
  16928. (BIT_CLEAR_SDIO_CMD_ERR_CONTENT_8821C(x) | \
  16929. BIT_SDIO_CMD_ERR_CONTENT_8821C(v))
  16930. /* 2 REG_SDIO_CRC_ERR_IDX_8821C */
  16931. #define BIT_D3_CRC_ERR_8821C BIT(4)
  16932. #define BIT_D2_CRC_ERR_8821C BIT(3)
  16933. #define BIT_D1_CRC_ERR_8821C BIT(2)
  16934. #define BIT_D0_CRC_ERR_8821C BIT(1)
  16935. #define BIT_CMD_CRC_ERR_8821C BIT(0)
  16936. /* 2 REG_SDIO_DATA_CRC_8821C */
  16937. #define BIT_SHIFT_SDIO_DATA_CRC_8821C 0
  16938. #define BIT_MASK_SDIO_DATA_CRC_8821C 0xffff
  16939. #define BIT_SDIO_DATA_CRC_8821C(x) \
  16940. (((x) & BIT_MASK_SDIO_DATA_CRC_8821C) << BIT_SHIFT_SDIO_DATA_CRC_8821C)
  16941. #define BITS_SDIO_DATA_CRC_8821C \
  16942. (BIT_MASK_SDIO_DATA_CRC_8821C << BIT_SHIFT_SDIO_DATA_CRC_8821C)
  16943. #define BIT_CLEAR_SDIO_DATA_CRC_8821C(x) ((x) & (~BITS_SDIO_DATA_CRC_8821C))
  16944. #define BIT_GET_SDIO_DATA_CRC_8821C(x) \
  16945. (((x) >> BIT_SHIFT_SDIO_DATA_CRC_8821C) & BIT_MASK_SDIO_DATA_CRC_8821C)
  16946. #define BIT_SET_SDIO_DATA_CRC_8821C(x, v) \
  16947. (BIT_CLEAR_SDIO_DATA_CRC_8821C(x) | BIT_SDIO_DATA_CRC_8821C(v))
  16948. /* 2 REG_SDIO_DATA_REPLY_TIME_8821C */
  16949. #define BIT_SHIFT_SDIO_DATA_REPLY_TIME_8821C 0
  16950. #define BIT_MASK_SDIO_DATA_REPLY_TIME_8821C 0x7
  16951. #define BIT_SDIO_DATA_REPLY_TIME_8821C(x) \
  16952. (((x) & BIT_MASK_SDIO_DATA_REPLY_TIME_8821C) \
  16953. << BIT_SHIFT_SDIO_DATA_REPLY_TIME_8821C)
  16954. #define BITS_SDIO_DATA_REPLY_TIME_8821C \
  16955. (BIT_MASK_SDIO_DATA_REPLY_TIME_8821C \
  16956. << BIT_SHIFT_SDIO_DATA_REPLY_TIME_8821C)
  16957. #define BIT_CLEAR_SDIO_DATA_REPLY_TIME_8821C(x) \
  16958. ((x) & (~BITS_SDIO_DATA_REPLY_TIME_8821C))
  16959. #define BIT_GET_SDIO_DATA_REPLY_TIME_8821C(x) \
  16960. (((x) >> BIT_SHIFT_SDIO_DATA_REPLY_TIME_8821C) & \
  16961. BIT_MASK_SDIO_DATA_REPLY_TIME_8821C)
  16962. #define BIT_SET_SDIO_DATA_REPLY_TIME_8821C(x, v) \
  16963. (BIT_CLEAR_SDIO_DATA_REPLY_TIME_8821C(x) | \
  16964. BIT_SDIO_DATA_REPLY_TIME_8821C(v))
  16965. #endif