rtl8821ce_recv.c 13 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463
  1. /******************************************************************************
  2. *
  3. * Copyright(c) 2016 - 2017 Realtek Corporation.
  4. *
  5. * This program is free software; you can redistribute it and/or modify it
  6. * under the terms of version 2 of the GNU General Public License as
  7. * published by the Free Software Foundation.
  8. *
  9. * This program is distributed in the hope that it will be useful, but WITHOUT
  10. * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  11. * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
  12. * more details.
  13. *
  14. *****************************************************************************/
  15. #define _RTL8821CE_RECV_C_
  16. #include <drv_types.h> /* PADAPTER and etc. */
  17. #include <hal_data.h> /* HAL_DATA_TYPE */
  18. #include "../../hal_halmac.h" /* rtw_halmac_get_rx_desc_size() */
  19. #include "../rtl8821c.h"
  20. #include "rtl8821ce.h"
  21. /* Debug Buffer Descriptor Ring */
  22. /*#define BUF_DESC_DEBUG*/
  23. #ifdef BUF_DESC_DEBUG
  24. #define buf_desc_debug(...) RTW_INFO("BUF_DESC:" __VA_ARGS__)
  25. #else
  26. #define buf_desc_debug(...) do {} while (0)
  27. #endif
  28. /*
  29. * Wait until rx data is ready
  30. * return value: _SUCCESS if Rx packet is ready, _FAIL if not ready
  31. */
  32. static u32 rtl8821ce_wait_rxrdy(_adapter *padapter,
  33. u8 *rx_bd, u16 rx_q_idx)
  34. {
  35. struct recv_priv *r_priv = &padapter->recvpriv;
  36. u8 first_seg = 0, last_seg = 0;
  37. u16 total_len = 0, read_cnt = 0;
  38. static BOOLEAN start_rx = _FALSE;
  39. u16 status = _SUCCESS;
  40. HAL_DATA_TYPE *pHalData = GET_HAL_DATA(padapter);
  41. if (rx_bd == NULL)
  42. return _FAIL;
  43. total_len = (u2Byte)GET_RX_BD_TOTALRXPKTSIZE(rx_bd);
  44. first_seg = (u1Byte)GET_RX_BD_FS(rx_bd);
  45. last_seg = (u1Byte)GET_RX_BD_LS(rx_bd);
  46. buf_desc_debug("RX:%s enter: rx_bd addr = %p, total_len=%d, first_seg=%d, last_seg=%d, read_cnt %d, index %d, address %p\n",
  47. __func__,
  48. (u8 *)&r_priv->rx_ring[rx_q_idx].desc[r_priv->rx_ring[rx_q_idx].idx],
  49. total_len, first_seg, last_seg, read_cnt,
  50. r_priv->rx_ring[rx_q_idx].idx, rx_bd);
  51. #if defined(USING_RX_TAG)
  52. /* Rx Tag not ported */
  53. if (!start_rx) {
  54. start_rx = _TRUE;
  55. pHalData->RxTag = 1;
  56. } else {
  57. while (total_len != (pHalData->RxTag + 1)) {
  58. read_cnt++;
  59. total_len = (u2Byte)GET_RX_BD_TOTALRXPKTSIZE(rx_bd);
  60. first_seg = (u1Byte)GET_RX_BD_FS(rx_bd);
  61. last_seg = (u1Byte)GET_RX_BD_LS(rx_bd);
  62. if (read_cnt > 10000) {
  63. pHalData->RxTag = total_len;
  64. break;
  65. }
  66. if (total_len == 0 && pHalData->RxTag == 0x1fff)
  67. break;
  68. }
  69. pHalData->RxTag = total_len;
  70. }
  71. #else
  72. while (total_len == 0) {
  73. read_cnt++;
  74. total_len = (u2Byte) GET_RX_BD_TOTALRXPKTSIZE(rx_bd);
  75. first_seg = (u1Byte) GET_RX_BD_FS(rx_bd);
  76. last_seg = (u1Byte) GET_RX_BD_LS(rx_bd);
  77. if (read_cnt > 20) {
  78. status = _FAIL;
  79. break;
  80. }
  81. }
  82. #endif
  83. buf_desc_debug("RX:%s exit total_len=%d, rx_tag = %d, first_seg=%d, last_seg=%d, read_cnt %d\n",
  84. __func__, total_len, pHalData->RxTag,
  85. first_seg, last_seg, read_cnt);
  86. return status;
  87. }
  88. /*
  89. * Check the number of rxdec to be handled between
  90. * "index of RX queue descriptor maintained by host (write pointer)" and
  91. * "index of RX queue descriptor maintained by hardware (read pointer)"
  92. */
  93. static u16 rtl8821ce_check_rxdesc_remain(_adapter *padapter, int rx_queue_idx)
  94. {
  95. struct recv_priv *r_priv = &padapter->recvpriv;
  96. u16 desc_idx_hw = 0, desc_idx_host = 0, num_rxdesc_to_handle = 0;
  97. u32 tmp_4bytes = 0;
  98. static BOOLEAN start_rx = FALSE;
  99. tmp_4bytes = rtw_read32(padapter, REG_RXQ_RXBD_IDX_8821C);
  100. desc_idx_hw = (u16)((tmp_4bytes >> 16) & 0x7ff);
  101. desc_idx_host = (u16)(tmp_4bytes & 0x7ff);
  102. /*
  103. * make sure driver does not handle packet if hardware pointer
  104. * keeps in zero in initial state
  105. */
  106. buf_desc_debug("RX:%s(%d) reg_value %x\n", __func__, __LINE__,
  107. tmp_4bytes);
  108. if (desc_idx_hw > 0)
  109. start_rx = TRUE;
  110. if (!start_rx)
  111. return 0;
  112. if (desc_idx_hw < desc_idx_host)
  113. /* hw idx is turn around */
  114. num_rxdesc_to_handle = RX_BD_NUM_8821CE - desc_idx_host + desc_idx_hw;
  115. else
  116. num_rxdesc_to_handle = desc_idx_hw - desc_idx_host;
  117. if (num_rxdesc_to_handle == 0)
  118. return 0;
  119. r_priv->rx_ring[rx_queue_idx].idx = desc_idx_host;
  120. buf_desc_debug("RX:%s reg_val %x, hw_idx %x, host_idx %x, desc to handle = %d\n",
  121. __func__, tmp_4bytes, desc_idx_hw, desc_idx_host, num_rxdesc_to_handle);
  122. return num_rxdesc_to_handle;
  123. }
  124. static void rtl8821ce_rx_mpdu(_adapter *padapter)
  125. {
  126. struct recv_priv *r_priv = &padapter->recvpriv;
  127. struct dvobj_priv *pdvobjpriv = adapter_to_dvobj(padapter);
  128. _queue *pfree_recv_queue = &r_priv->free_recv_queue;
  129. HAL_DATA_TYPE *pHalData = GET_HAL_DATA(padapter);
  130. union recv_frame *precvframe = NULL;
  131. struct rx_pkt_attrib *pattrib = NULL;
  132. int rx_q_idx = RX_MPDU_QUEUE;
  133. u32 count = r_priv->rxringcount;
  134. u16 remaing_rxdesc = 0;
  135. u8 *rx_bd;
  136. struct sk_buff *skb;
  137. u32 desc_size;
  138. rtw_halmac_get_rx_desc_size(adapter_to_dvobj(padapter), &desc_size);
  139. /* RX NORMAL PKT */
  140. remaing_rxdesc = rtl8821ce_check_rxdesc_remain(padapter, rx_q_idx);
  141. while (remaing_rxdesc) {
  142. /* rx descriptor */
  143. rx_bd = (u8 *)&r_priv->rx_ring[rx_q_idx].buf_desc[r_priv->rx_ring[rx_q_idx].idx];
  144. /* rx packet */
  145. skb = r_priv->rx_ring[rx_q_idx].rx_buf[r_priv->rx_ring[rx_q_idx].idx];
  146. buf_desc_debug("RX:%s(%d), rx_bd addr = %x, total_len = %d, ring idx = %d\n",
  147. __func__, __LINE__, (u32)rx_bd,
  148. GET_RX_BD_TOTALRXPKTSIZE(rx_bd),
  149. r_priv->rx_ring[rx_q_idx].idx);
  150. buf_desc_debug("RX:%s(%d), skb(rx_buf)=%x, buf addr(virtual = %x, phisycal = %x)\n",
  151. __func__, __LINE__, (u32)skb,
  152. (u32)(skb_tail_pointer(skb)),
  153. GET_RX_BD_PHYSICAL_ADDR_LOW(rx_bd));
  154. /* wait until packet is ready. this operation is similar to
  155. * check own bit and should be called before pci_unmap_single
  156. * which release memory mapping
  157. */
  158. if (rtl8821ce_wait_rxrdy(padapter, rx_bd, rx_q_idx) !=
  159. _SUCCESS)
  160. buf_desc_debug("RX:%s(%d) packet not ready\n",
  161. __func__, __LINE__);
  162. {
  163. precvframe = rtw_alloc_recvframe(pfree_recv_queue);
  164. if (precvframe == NULL)
  165. goto done;
  166. _rtw_init_listhead(&precvframe->u.hdr.list);
  167. precvframe->u.hdr.len = 0;
  168. pci_unmap_single(pdvobjpriv->ppcidev,
  169. *((dma_addr_t *)skb->cb),
  170. r_priv->rxbuffersize,
  171. PCI_DMA_FROMDEVICE);
  172. rtl8821c_query_rx_desc(precvframe, skb->data);
  173. pattrib = &precvframe->u.hdr.attrib;
  174. #ifdef CONFIG_RX_PACKET_APPEND_FCS
  175. {
  176. struct mlme_priv *mlmepriv =
  177. &padapter->mlmepriv;
  178. if (check_fwstate(mlmepriv,
  179. WIFI_MONITOR_STATE) == _FALSE)
  180. if (pattrib->pkt_rpt_type == NORMAL_RX)
  181. pattrib->pkt_len -=
  182. IEEE80211_FCS_LEN;
  183. }
  184. #endif
  185. buf_desc_debug("RX:%s(%d), pkt_len = %d, pattrib->drvinfo_sz = %d, pattrib->qos = %d, pattrib->shift_sz = %d\n",
  186. __func__, __LINE__, pattrib->pkt_len,
  187. pattrib->drvinfo_sz, pattrib->qos,
  188. pattrib->shift_sz);
  189. if (rtw_os_alloc_recvframe(padapter, precvframe,
  190. (skb->data + desc_size +
  191. pattrib->drvinfo_sz + pattrib->shift_sz),
  192. skb) == _FAIL) {
  193. rtw_free_recvframe(precvframe,
  194. &r_priv->free_recv_queue);
  195. RTW_INFO("rtl8821ce_rx_mpdu:can't allocate memory for skb copy\n");
  196. *((dma_addr_t *) skb->cb) =
  197. pci_map_single(pdvobjpriv->ppcidev,
  198. skb_tail_pointer(skb),
  199. r_priv->rxbuffersize,
  200. PCI_DMA_FROMDEVICE);
  201. goto done;
  202. }
  203. recvframe_put(precvframe, pattrib->pkt_len);
  204. if (pattrib->pkt_rpt_type == NORMAL_RX) {
  205. /* Normal rx packet */
  206. pre_recv_entry(precvframe, pattrib->physt ? ((u8 *)(skb->data) + desc_size) : NULL);
  207. } else {
  208. if (pattrib->pkt_rpt_type == C2H_PACKET)
  209. c2h_pre_handler_rtl8821c(padapter, skb->data, desc_size + pattrib->pkt_len);
  210. rtw_free_recvframe(precvframe, pfree_recv_queue);
  211. }
  212. *((dma_addr_t *) skb->cb) =
  213. pci_map_single(pdvobjpriv->ppcidev,
  214. skb_tail_pointer(skb),
  215. r_priv->rxbuffersize,
  216. PCI_DMA_FROMDEVICE);
  217. }
  218. done:
  219. SET_RX_BD_PHYSICAL_ADDR_LOW(rx_bd, *((dma_addr_t *)skb->cb));
  220. #ifdef CONFIG_64BIT_DMA
  221. SET_RX_BD_PHYSICAL_ADDR_HIGH(rx_bd, (*((dma_addr_t *)skb->cb)>>32));
  222. #endif
  223. SET_RX_BD_RXBUFFSIZE(rx_bd, r_priv->rxbuffersize);
  224. r_priv->rx_ring[rx_q_idx].idx =
  225. (r_priv->rx_ring[rx_q_idx].idx + 1) %
  226. r_priv->rxringcount;
  227. rtw_write16(padapter, REG_RXQ_RXBD_IDX,
  228. r_priv->rx_ring[rx_q_idx].idx);
  229. buf_desc_debug("RX:%s(%d) reg_value %x\n", __func__, __LINE__,
  230. rtw_read32(padapter, REG_RXQ_RXBD_IDX));
  231. remaing_rxdesc--;
  232. }
  233. }
  234. static void rtl8821ce_recv_tasklet(void *priv)
  235. {
  236. _irqL irqL;
  237. _adapter *padapter = (_adapter *)priv;
  238. HAL_DATA_TYPE *pHalData = GET_HAL_DATA(padapter);
  239. struct dvobj_priv *pdvobjpriv = adapter_to_dvobj(padapter);
  240. rtl8821ce_rx_mpdu(padapter);
  241. _enter_critical(&pdvobjpriv->irq_th_lock, &irqL);
  242. pHalData->IntrMask[0] |= (BIT_RXOK_MSK_8821C | BIT_RDU_MSK_8821C);
  243. pHalData->IntrMask[1] |= BIT_FOVW_MSK_8821C;
  244. rtw_write32(padapter, REG_HIMR0_8821C, pHalData->IntrMask[0]);
  245. rtw_write32(padapter, REG_HIMR1_8821C, pHalData->IntrMask[1]);
  246. _exit_critical(&pdvobjpriv->irq_th_lock, &irqL);
  247. }
  248. static void rtl8821ce_xmit_beacon(PADAPTER Adapter)
  249. {
  250. #if defined(CONFIG_AP_MODE) && defined(CONFIG_NATIVEAP_MLME)
  251. struct mlme_priv *pmlmepriv = &Adapter->mlmepriv;
  252. if (MLME_IS_AP(Adapter) || MLME_IS_MESH(Adapter)) {
  253. /* send_beacon(Adapter); */
  254. if (pmlmepriv->update_bcn == _TRUE)
  255. tx_beacon_hdl(Adapter, NULL);
  256. }
  257. #endif
  258. }
  259. static void rtl8821ce_prepare_bcn_tasklet(void *priv)
  260. {
  261. _adapter *padapter = (_adapter *)priv;
  262. rtl8821ce_xmit_beacon(padapter);
  263. }
  264. s32 rtl8821ce_init_recv_priv(_adapter *padapter)
  265. {
  266. struct recv_priv *precvpriv = &padapter->recvpriv;
  267. s32 ret = _SUCCESS;
  268. #ifdef PLATFORM_LINUX
  269. tasklet_init(&precvpriv->recv_tasklet,
  270. (void(*)(unsigned long))rtl8821ce_recv_tasklet,
  271. (unsigned long)padapter);
  272. tasklet_init(&precvpriv->irq_prepare_beacon_tasklet,
  273. (void(*)(unsigned long))rtl8821ce_prepare_bcn_tasklet,
  274. (unsigned long)padapter);
  275. #endif
  276. return ret;
  277. }
  278. void rtl8821ce_free_recv_priv(_adapter *padapter)
  279. {
  280. }
  281. int rtl8821ce_init_rxbd_ring(_adapter *padapter)
  282. {
  283. struct recv_priv *r_priv = &padapter->recvpriv;
  284. struct dvobj_priv *pdvobjpriv = adapter_to_dvobj(padapter);
  285. struct pci_dev *pdev = pdvobjpriv->ppcidev;
  286. struct net_device *dev = padapter->pnetdev;
  287. dma_addr_t *mapping = NULL;
  288. struct sk_buff *skb = NULL;
  289. u8 *rx_desc = NULL;
  290. int i, rx_queue_idx;
  291. /* rx_queue_idx 0:RX_MPDU_QUEUE */
  292. /* rx_queue_idx 1:RX_CMD_QUEUE */
  293. for (rx_queue_idx = 0; rx_queue_idx < 1; rx_queue_idx++) {
  294. r_priv->rx_ring[rx_queue_idx].buf_desc =
  295. pci_alloc_consistent(pdev,
  296. sizeof(*r_priv->rx_ring[rx_queue_idx].buf_desc) *
  297. r_priv->rxringcount,
  298. &r_priv->rx_ring[rx_queue_idx].dma);
  299. if (!r_priv->rx_ring[rx_queue_idx].buf_desc ||
  300. (unsigned long)r_priv->rx_ring[rx_queue_idx].buf_desc &
  301. 0xFF) {
  302. RTW_INFO("Cannot allocate RX ring\n");
  303. return _FAIL;
  304. }
  305. _rtw_memset(r_priv->rx_ring[rx_queue_idx].buf_desc, 0,
  306. sizeof(*r_priv->rx_ring[rx_queue_idx].buf_desc) *
  307. r_priv->rxringcount);
  308. r_priv->rx_ring[rx_queue_idx].idx = 0;
  309. for (i = 0; i < r_priv->rxringcount; i++) {
  310. skb = dev_alloc_skb(r_priv->rxbuffersize);
  311. if (!skb) {
  312. RTW_INFO("Cannot allocate skb for RX ring\n");
  313. return _FAIL;
  314. }
  315. rx_desc =
  316. (u8 *)(&r_priv->rx_ring[rx_queue_idx].buf_desc[i]);
  317. r_priv->rx_ring[rx_queue_idx].rx_buf[i] = skb;
  318. mapping = (dma_addr_t *)skb->cb;
  319. /* just set skb->cb to mapping addr
  320. * for pci_unmap_single use
  321. */
  322. *mapping = pci_map_single(pdev, skb_tail_pointer(skb),
  323. r_priv->rxbuffersize,
  324. PCI_DMA_FROMDEVICE);
  325. /* Reset FS, LS, Total len */
  326. SET_RX_BD_LS(rx_desc, 0);
  327. SET_RX_BD_FS(rx_desc, 0);
  328. SET_RX_BD_TOTALRXPKTSIZE(rx_desc, 0);
  329. SET_RX_BD_RXBUFFSIZE(rx_desc, r_priv->rxbuffersize);
  330. SET_RX_BD_PHYSICAL_ADDR_LOW(rx_desc, *mapping);
  331. #ifdef CONFIG_64BIT_DMA
  332. SET_RX_BD_PHYSICAL_ADDR_HIGH(rx_desc, *mapping >> 32);
  333. #endif
  334. buf_desc_debug("RX:rx buffer desc addr[%d] = %x, skb(rx_buf) = %x, buffer addr (virtual = %x, physical = %x)\n",
  335. i, (u32)&r_priv->rx_ring[rx_queue_idx].buf_desc[i],
  336. (u32)r_priv->rx_ring[rx_queue_idx].rx_buf[i],
  337. (u32)(skb_tail_pointer(skb)), (u32)(*mapping));
  338. }
  339. }
  340. return _SUCCESS;
  341. }
  342. void rtl8821ce_free_rxbd_ring(_adapter *padapter)
  343. {
  344. struct recv_priv *r_priv = &padapter->recvpriv;
  345. struct dvobj_priv *pdvobjpriv = adapter_to_dvobj(padapter);
  346. struct pci_dev *pdev = pdvobjpriv->ppcidev;
  347. int i, rx_queue_idx;
  348. /* rx_queue_idx 0:RX_MPDU_QUEUE */
  349. /* rx_queue_idx 1:RX_CMD_QUEUE */
  350. for (rx_queue_idx = 0; rx_queue_idx < 1; rx_queue_idx++) {
  351. for (i = 0; i < r_priv->rxringcount; i++) {
  352. struct sk_buff *skb;
  353. skb = r_priv->rx_ring[rx_queue_idx].rx_buf[i];
  354. if (!skb)
  355. continue;
  356. pci_unmap_single(pdev,
  357. *((dma_addr_t *) skb->cb),
  358. r_priv->rxbuffersize,
  359. PCI_DMA_FROMDEVICE);
  360. kfree_skb(skb);
  361. }
  362. pci_free_consistent(pdev,
  363. sizeof(*r_priv->rx_ring[rx_queue_idx].buf_desc) *
  364. r_priv->rxringcount,
  365. r_priv->rx_ring[rx_queue_idx].buf_desc,
  366. r_priv->rx_ring[rx_queue_idx].dma);
  367. r_priv->rx_ring[rx_queue_idx].buf_desc = NULL;
  368. }
  369. }