| 123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111 |
- /******************************************************************************
- *
- * Copyright(c) 2007 - 2017 Realtek Corporation.
- *
- * This program is free software; you can redistribute it and/or modify it
- * under the terms of version 2 of the GNU General Public License as
- * published by the Free Software Foundation.
- *
- * This program is distributed in the hope that it will be useful, but WITHOUT
- * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
- * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
- * more details.
- *
- * The full GNU General Public License is included in this distribution in the
- * file called LICENSE.
- *
- * Contact Information:
- * wlanfae <wlanfae@realtek.com>
- * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park,
- * Hsinchu 300, Taiwan.
- *
- * Larry Finger <Larry.Finger@lwfinger.net>
- *
- *****************************************************************************/
- #ifndef __HALRF_KFREE_H__
- #define __HALRF_KFREE_H__
- #define KFREE_VERSION "1.0"
- #define KFREE_BAND_NUM 6
- #define KFREE_CH_NUM 3
- #if (DM_ODM_SUPPORT_TYPE & (ODM_WIN | ODM_AP))
- #define BB_GAIN_NUM 6
- #endif
- #define KFREE_FLAG_ON BIT(0)
- #define KFREE_FLAG_THERMAL_K_ON BIT(1)
- #define KFREE_FLAG_ON_2G BIT(2)
- #define KFREE_FLAG_ON_5G BIT(3)
- #define PA_BIAS_FLAG_ON BIT(4)
- #define PPG_THERMAL_OFFSET_21C 0x1EF
- #define PPG_2G_TXAB_21C 0x1EE
- #define PPG_5GL1_TXA_21C 0x1EC
- #define PPG_5GL2_TXA_21C 0x1E8
- #define PPG_5GM1_TXA_21C 0x1E4
- #define PPG_5GM2_TXA_21C 0x1E0
- #define PPG_5GH1_TXA_21C 0x1DC
- #define PPG_THERMAL_OFFSET_22B 0x3EF
- #define PPG_2G_TXAB_22B 0x3EE
- #define PPG_2G_TXCD_22B 0x3ED
- #define PPG_5GL1_TXA_22B 0x3EC
- #define PPG_5GL1_TXB_22B 0x3EB
- #define PPG_5GL1_TXC_22B 0x3EA
- #define PPG_5GL1_TXD_22B 0x3E9
- #define PPG_5GL2_TXA_22B 0x3E8
- #define PPG_5GL2_TXB_22B 0x3E7
- #define PPG_5GL2_TXC_22B 0x3E6
- #define PPG_5GL2_TXD_22B 0x3E5
- #define PPG_5GM1_TXA_22B 0x3E4
- #define PPG_5GM1_TXB_22B 0x3E3
- #define PPG_5GM1_TXC_22B 0x3E2
- #define PPG_5GM1_TXD_22B 0x3E1
- #define PPG_5GM2_TXA_22B 0x3E0
- #define PPG_5GM2_TXB_22B 0x3DF
- #define PPG_5GM2_TXC_22B 0x3DE
- #define PPG_5GM2_TXD_22B 0x3DD
- #define PPG_5GH1_TXA_22B 0x3DC
- #define PPG_5GH1_TXB_22B 0x3DB
- #define PPG_5GH1_TXC_22B 0x3DA
- #define PPG_5GH1_TXD_22B 0x3D9
- #define PPG_PABIAS_2GA_22B 0x3D5
- #define PPG_PABIAS_2GB_22B 0x3D6
- struct odm_power_trim_data {
- u8 flag;
- u8 pa_bias_flag;
- s8 bb_gain[KFREE_BAND_NUM][MAX_RF_PATH];
- s8 thermal;
- };
- enum phydm_kfree_channeltosw {
- PHYDM_2G = 0,
- PHYDM_5GLB1 = 1,
- PHYDM_5GLB2 = 2,
- PHYDM_5GMB1 = 3,
- PHYDM_5GMB2 = 4,
- PHYDM_5GHB = 5,
- };
- void phydm_get_thermal_trim_offset(void *dm_void);
- void phydm_get_power_trim_offset(void *dm_void);
- void phydm_get_pa_bias_offset(void *dm_void);
- s8 phydm_get_thermal_offset(void *dm_void);
- void phydm_clear_kfree_to_rf(void *dm_void, u8 e_rf_path, u8 data);
- void phydm_config_kfree(void *dm_void, u8 channel_to_sw);
- #endif /*#ifndef __HALRF_KFREE_H__*/
|