| 1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462146314641465146614671468146914701471147214731474147514761477147814791480148114821483148414851486148714881489149014911492149314941495149614971498149915001501150215031504150515061507150815091510151115121513151415151516151715181519152015211522152315241525152615271528152915301531153215331534153515361537153815391540154115421543154415451546154715481549155015511552155315541555155615571558155915601561156215631564156515661567156815691570157115721573157415751576157715781579158015811582158315841585158615871588158915901591159215931594159515961597159815991600160116021603160416051606160716081609161016111612161316141615161616171618161916201621162216231624162516261627162816291630163116321633163416351636163716381639164016411642164316441645164616471648164916501651165216531654165516561657165816591660166116621663166416651666166716681669167016711672167316741675167616771678167916801681168216831684168516861687168816891690169116921693169416951696169716981699170017011702170317041705170617071708170917101711171217131714171517161717171817191720172117221723172417251726172717281729173017311732173317341735173617371738173917401741174217431744174517461747174817491750175117521753175417551756175717581759176017611762176317641765176617671768176917701771177217731774177517761777177817791780178117821783178417851786178717881789179017911792179317941795179617971798179918001801180218031804180518061807180818091810181118121813181418151816181718181819182018211822182318241825182618271828182918301831183218331834183518361837183818391840184118421843184418451846184718481849185018511852185318541855185618571858185918601861186218631864186518661867186818691870187118721873187418751876187718781879188018811882188318841885188618871888188918901891189218931894189518961897189818991900190119021903190419051906190719081909191019111912191319141915191619171918191919201921192219231924192519261927192819291930193119321933193419351936193719381939194019411942194319441945194619471948194919501951195219531954195519561957195819591960196119621963196419651966196719681969197019711972197319741975197619771978197919801981198219831984198519861987198819891990199119921993199419951996199719981999200020012002200320042005200620072008200920102011201220132014201520162017201820192020202120222023202420252026202720282029203020312032203320342035203620372038203920402041204220432044204520462047204820492050205120522053205420552056205720582059206020612062206320642065206620672068206920702071207220732074207520762077207820792080208120822083208420852086208720882089209020912092209320942095209620972098209921002101210221032104210521062107210821092110211121122113211421152116211721182119212021212122212321242125212621272128212921302131213221332134213521362137213821392140214121422143214421452146214721482149215021512152215321542155215621572158215921602161216221632164216521662167216821692170217121722173217421752176217721782179218021812182218321842185218621872188218921902191219221932194219521962197219821992200220122022203220422052206220722082209221022112212221322142215221622172218221922202221222222232224222522262227222822292230223122322233223422352236223722382239224022412242224322442245224622472248224922502251225222532254225522562257225822592260226122622263226422652266226722682269227022712272227322742275227622772278227922802281228222832284228522862287228822892290229122922293229422952296229722982299230023012302230323042305230623072308230923102311231223132314231523162317231823192320232123222323232423252326232723282329233023312332233323342335233623372338233923402341234223432344234523462347234823492350235123522353235423552356235723582359236023612362236323642365236623672368236923702371237223732374237523762377237823792380238123822383238423852386238723882389239023912392239323942395239623972398239924002401240224032404240524062407240824092410241124122413241424152416241724182419242024212422242324242425242624272428242924302431243224332434243524362437243824392440244124422443244424452446244724482449245024512452245324542455245624572458245924602461246224632464246524662467246824692470247124722473247424752476247724782479248024812482248324842485248624872488248924902491249224932494249524962497249824992500250125022503250425052506250725082509251025112512251325142515251625172518251925202521252225232524252525262527252825292530253125322533253425352536253725382539254025412542254325442545254625472548254925502551255225532554255525562557255825592560256125622563256425652566256725682569257025712572257325742575257625772578257925802581258225832584258525862587258825892590259125922593259425952596259725982599260026012602260326042605260626072608260926102611261226132614261526162617261826192620262126222623262426252626262726282629263026312632263326342635263626372638263926402641264226432644264526462647264826492650265126522653265426552656265726582659266026612662266326642665266626672668266926702671267226732674267526762677267826792680268126822683268426852686268726882689269026912692269326942695269626972698269927002701270227032704270527062707270827092710271127122713271427152716271727182719272027212722272327242725272627272728272927302731273227332734273527362737273827392740274127422743274427452746274727482749275027512752275327542755275627572758275927602761276227632764276527662767276827692770277127722773277427752776277727782779278027812782278327842785278627872788278927902791279227932794279527962797279827992800280128022803280428052806280728082809281028112812281328142815281628172818281928202821282228232824282528262827282828292830283128322833283428352836283728382839284028412842284328442845284628472848284928502851285228532854285528562857285828592860286128622863286428652866286728682869287028712872287328742875287628772878287928802881288228832884288528862887288828892890289128922893289428952896289728982899290029012902290329042905290629072908290929102911291229132914291529162917291829192920292129222923292429252926292729282929293029312932293329342935293629372938293929402941294229432944294529462947294829492950295129522953295429552956295729582959296029612962296329642965296629672968296929702971297229732974297529762977297829792980298129822983298429852986298729882989299029912992299329942995299629972998299930003001300230033004300530063007300830093010301130123013301430153016301730183019302030213022302330243025302630273028302930303031303230333034303530363037303830393040304130423043304430453046304730483049305030513052305330543055305630573058305930603061306230633064306530663067306830693070307130723073307430753076307730783079308030813082308330843085308630873088308930903091309230933094309530963097309830993100310131023103310431053106310731083109311031113112311331143115311631173118311931203121312231233124312531263127312831293130313131323133313431353136313731383139314031413142314331443145314631473148314931503151315231533154315531563157315831593160316131623163316431653166316731683169317031713172317331743175317631773178317931803181318231833184318531863187318831893190319131923193319431953196319731983199320032013202320332043205320632073208320932103211321232133214321532163217321832193220322132223223322432253226322732283229323032313232323332343235323632373238323932403241324232433244324532463247324832493250325132523253325432553256325732583259326032613262326332643265326632673268326932703271327232733274327532763277327832793280328132823283328432853286328732883289329032913292329332943295329632973298329933003301330233033304330533063307330833093310331133123313331433153316331733183319332033213322332333243325332633273328332933303331333233333334333533363337333833393340334133423343334433453346334733483349335033513352335333543355335633573358335933603361336233633364336533663367336833693370337133723373337433753376337733783379338033813382338333843385338633873388338933903391339233933394339533963397339833993400340134023403340434053406340734083409341034113412341334143415341634173418341934203421342234233424342534263427342834293430343134323433343434353436343734383439344034413442344334443445344634473448344934503451345234533454345534563457345834593460346134623463346434653466346734683469347034713472347334743475347634773478347934803481348234833484348534863487348834893490349134923493349434953496349734983499350035013502350335043505350635073508350935103511351235133514351535163517351835193520352135223523352435253526352735283529353035313532353335343535353635373538353935403541354235433544354535463547354835493550355135523553355435553556355735583559356035613562356335643565356635673568356935703571357235733574357535763577357835793580358135823583358435853586358735883589359035913592359335943595359635973598359936003601360236033604360536063607360836093610361136123613361436153616361736183619362036213622362336243625362636273628362936303631363236333634363536363637363836393640364136423643364436453646364736483649365036513652365336543655365636573658365936603661366236633664366536663667366836693670367136723673367436753676367736783679368036813682368336843685368636873688368936903691369236933694369536963697369836993700370137023703370437053706370737083709371037113712371337143715371637173718371937203721372237233724372537263727372837293730373137323733373437353736373737383739374037413742374337443745374637473748374937503751375237533754375537563757375837593760376137623763376437653766376737683769377037713772377337743775377637773778377937803781378237833784378537863787378837893790379137923793379437953796379737983799380038013802380338043805380638073808380938103811381238133814381538163817381838193820382138223823382438253826382738283829383038313832383338343835383638373838383938403841384238433844384538463847384838493850385138523853385438553856385738583859386038613862386338643865386638673868386938703871387238733874387538763877387838793880388138823883388438853886388738883889389038913892389338943895389638973898389939003901390239033904390539063907390839093910391139123913391439153916391739183919392039213922392339243925392639273928392939303931393239333934393539363937393839393940394139423943394439453946394739483949395039513952395339543955395639573958395939603961396239633964396539663967396839693970397139723973397439753976397739783979398039813982398339843985398639873988398939903991399239933994399539963997399839994000400140024003400440054006400740084009401040114012401340144015401640174018401940204021402240234024402540264027402840294030403140324033403440354036403740384039404040414042404340444045404640474048404940504051405240534054405540564057405840594060406140624063406440654066406740684069407040714072407340744075407640774078407940804081408240834084408540864087408840894090409140924093409440954096409740984099410041014102410341044105410641074108410941104111411241134114411541164117411841194120412141224123412441254126412741284129413041314132413341344135413641374138413941404141414241434144414541464147414841494150415141524153415441554156415741584159416041614162416341644165416641674168416941704171417241734174417541764177417841794180418141824183418441854186418741884189419041914192419341944195419641974198419942004201420242034204420542064207420842094210421142124213421442154216421742184219422042214222422342244225422642274228422942304231423242334234423542364237423842394240424142424243424442454246424742484249425042514252425342544255425642574258425942604261426242634264426542664267426842694270427142724273427442754276427742784279428042814282428342844285428642874288428942904291429242934294429542964297429842994300430143024303430443054306430743084309431043114312431343144315431643174318431943204321432243234324432543264327432843294330433143324333433443354336433743384339434043414342434343444345434643474348434943504351435243534354435543564357435843594360436143624363436443654366436743684369437043714372437343744375437643774378437943804381438243834384438543864387438843894390439143924393439443954396439743984399440044014402440344044405440644074408440944104411441244134414441544164417441844194420442144224423442444254426442744284429443044314432443344344435443644374438443944404441444244434444444544464447444844494450445144524453445444554456445744584459446044614462446344644465446644674468446944704471447244734474447544764477447844794480448144824483448444854486448744884489449044914492449344944495449644974498449945004501450245034504450545064507450845094510451145124513451445154516451745184519452045214522452345244525452645274528452945304531453245334534453545364537453845394540454145424543454445454546454745484549455045514552455345544555455645574558455945604561456245634564456545664567456845694570457145724573457445754576457745784579458045814582458345844585458645874588458945904591459245934594459545964597459845994600460146024603460446054606460746084609461046114612461346144615461646174618461946204621462246234624462546264627462846294630463146324633463446354636463746384639464046414642464346444645464646474648464946504651465246534654465546564657465846594660466146624663466446654666466746684669467046714672467346744675467646774678467946804681468246834684468546864687468846894690469146924693469446954696469746984699470047014702470347044705470647074708470947104711471247134714471547164717471847194720472147224723472447254726472747284729473047314732473347344735473647374738473947404741474247434744474547464747474847494750475147524753475447554756475747584759476047614762476347644765476647674768476947704771477247734774477547764777477847794780478147824783478447854786478747884789479047914792479347944795479647974798479948004801480248034804480548064807480848094810481148124813481448154816481748184819482048214822482348244825482648274828482948304831483248334834483548364837483848394840484148424843484448454846484748484849485048514852485348544855485648574858485948604861486248634864486548664867486848694870487148724873487448754876487748784879488048814882488348844885488648874888488948904891489248934894489548964897489848994900490149024903490449054906490749084909491049114912491349144915491649174918491949204921492249234924492549264927492849294930493149324933493449354936493749384939494049414942494349444945494649474948494949504951495249534954495549564957495849594960496149624963496449654966496749684969497049714972497349744975497649774978497949804981498249834984498549864987498849894990499149924993499449954996499749984999500050015002500350045005500650075008500950105011501250135014501550165017501850195020502150225023502450255026502750285029503050315032503350345035503650375038503950405041504250435044504550465047504850495050505150525053505450555056505750585059506050615062506350645065506650675068506950705071507250735074507550765077507850795080508150825083508450855086508750885089509050915092509350945095509650975098509951005101510251035104510551065107510851095110511151125113511451155116511751185119512051215122512351245125512651275128512951305131513251335134513551365137513851395140514151425143514451455146514751485149515051515152515351545155515651575158515951605161516251635164516551665167516851695170517151725173517451755176517751785179518051815182518351845185518651875188518951905191519251935194519551965197519851995200520152025203520452055206520752085209521052115212521352145215521652175218521952205221522252235224522552265227522852295230523152325233523452355236523752385239524052415242524352445245524652475248524952505251525252535254525552565257525852595260526152625263526452655266526752685269527052715272527352745275527652775278527952805281528252835284528552865287528852895290529152925293529452955296529752985299530053015302530353045305530653075308530953105311531253135314531553165317531853195320532153225323532453255326532753285329533053315332533353345335533653375338533953405341534253435344534553465347534853495350535153525353535453555356535753585359536053615362536353645365536653675368536953705371537253735374537553765377537853795380538153825383538453855386538753885389539053915392539353945395539653975398539954005401540254035404540554065407540854095410541154125413541454155416541754185419542054215422542354245425542654275428542954305431543254335434543554365437543854395440544154425443544454455446544754485449545054515452545354545455545654575458545954605461546254635464546554665467546854695470547154725473547454755476547754785479548054815482548354845485548654875488548954905491549254935494549554965497549854995500550155025503550455055506550755085509551055115512551355145515551655175518551955205521552255235524552555265527552855295530553155325533553455355536553755385539554055415542554355445545554655475548554955505551555255535554555555565557555855595560556155625563556455655566556755685569557055715572557355745575557655775578557955805581558255835584558555865587558855895590559155925593559455955596559755985599560056015602560356045605560656075608560956105611561256135614561556165617561856195620562156225623562456255626562756285629563056315632563356345635563656375638563956405641564256435644564556465647564856495650565156525653565456555656565756585659566056615662566356645665566656675668566956705671567256735674567556765677567856795680568156825683568456855686568756885689569056915692569356945695569656975698569957005701570257035704570557065707570857095710571157125713571457155716571757185719572057215722572357245725572657275728572957305731573257335734573557365737573857395740574157425743574457455746574757485749575057515752575357545755575657575758575957605761576257635764576557665767576857695770577157725773577457755776577757785779578057815782578357845785578657875788578957905791579257935794579557965797579857995800580158025803580458055806580758085809581058115812581358145815581658175818581958205821582258235824582558265827582858295830583158325833583458355836583758385839584058415842584358445845584658475848584958505851585258535854585558565857585858595860586158625863586458655866586758685869587058715872587358745875587658775878587958805881588258835884588558865887588858895890589158925893589458955896589758985899590059015902590359045905590659075908590959105911591259135914591559165917591859195920592159225923592459255926592759285929593059315932593359345935593659375938593959405941594259435944594559465947594859495950595159525953595459555956595759585959596059615962596359645965596659675968596959705971597259735974597559765977597859795980598159825983598459855986598759885989599059915992599359945995599659975998599960006001600260036004600560066007600860096010601160126013601460156016601760186019602060216022602360246025602660276028602960306031603260336034603560366037603860396040604160426043604460456046604760486049605060516052605360546055605660576058605960606061606260636064606560666067606860696070607160726073607460756076607760786079608060816082608360846085608660876088608960906091609260936094609560966097609860996100610161026103610461056106610761086109611061116112611361146115611661176118611961206121612261236124612561266127612861296130613161326133613461356136613761386139614061416142614361446145614661476148614961506151615261536154615561566157615861596160616161626163616461656166616761686169617061716172617361746175617661776178617961806181618261836184618561866187618861896190619161926193619461956196619761986199620062016202620362046205620662076208620962106211621262136214621562166217621862196220622162226223622462256226622762286229623062316232623362346235623662376238623962406241624262436244624562466247624862496250625162526253625462556256625762586259626062616262626362646265626662676268626962706271627262736274627562766277627862796280628162826283628462856286628762886289629062916292629362946295629662976298629963006301630263036304630563066307630863096310631163126313631463156316631763186319632063216322632363246325632663276328632963306331633263336334633563366337633863396340634163426343634463456346634763486349635063516352635363546355635663576358635963606361636263636364636563666367636863696370637163726373637463756376637763786379638063816382638363846385638663876388638963906391639263936394639563966397639863996400640164026403640464056406640764086409641064116412641364146415641664176418641964206421642264236424642564266427642864296430643164326433643464356436643764386439644064416442644364446445644664476448644964506451645264536454645564566457645864596460646164626463646464656466646764686469647064716472647364746475647664776478647964806481648264836484648564866487648864896490649164926493649464956496649764986499650065016502650365046505650665076508650965106511651265136514651565166517651865196520652165226523652465256526652765286529653065316532653365346535653665376538653965406541654265436544654565466547654865496550655165526553655465556556655765586559656065616562656365646565656665676568656965706571657265736574657565766577657865796580658165826583658465856586658765886589659065916592659365946595659665976598659966006601660266036604660566066607660866096610661166126613661466156616661766186619662066216622662366246625662666276628662966306631663266336634663566366637663866396640664166426643664466456646664766486649665066516652665366546655665666576658665966606661666266636664666566666667666866696670667166726673667466756676667766786679668066816682668366846685668666876688668966906691669266936694669566966697669866996700670167026703670467056706670767086709671067116712671367146715671667176718671967206721672267236724672567266727672867296730673167326733673467356736673767386739674067416742674367446745674667476748674967506751675267536754675567566757675867596760676167626763676467656766676767686769677067716772677367746775677667776778677967806781678267836784678567866787678867896790679167926793679467956796679767986799680068016802680368046805680668076808680968106811681268136814681568166817681868196820682168226823682468256826682768286829683068316832683368346835683668376838683968406841684268436844684568466847684868496850685168526853685468556856685768586859686068616862686368646865686668676868686968706871687268736874687568766877687868796880688168826883688468856886688768886889689068916892689368946895689668976898689969006901690269036904690569066907690869096910691169126913691469156916691769186919692069216922692369246925692669276928692969306931693269336934693569366937693869396940694169426943694469456946694769486949695069516952695369546955695669576958695969606961696269636964696569666967696869696970697169726973697469756976697769786979698069816982698369846985698669876988698969906991699269936994699569966997699869997000700170027003700470057006700770087009701070117012701370147015701670177018701970207021702270237024702570267027702870297030703170327033703470357036703770387039704070417042704370447045704670477048704970507051705270537054705570567057705870597060706170627063706470657066706770687069707070717072707370747075707670777078707970807081708270837084708570867087708870897090709170927093709470957096709770987099710071017102710371047105710671077108710971107111711271137114711571167117711871197120712171227123712471257126712771287129713071317132713371347135713671377138713971407141714271437144714571467147714871497150715171527153715471557156715771587159716071617162716371647165716671677168716971707171717271737174717571767177717871797180718171827183718471857186718771887189719071917192719371947195719671977198719972007201720272037204720572067207720872097210721172127213721472157216721772187219722072217222722372247225722672277228722972307231723272337234723572367237723872397240724172427243724472457246724772487249725072517252725372547255725672577258725972607261726272637264726572667267726872697270727172727273727472757276727772787279728072817282728372847285728672877288728972907291729272937294729572967297729872997300730173027303730473057306730773087309731073117312731373147315731673177318731973207321732273237324732573267327732873297330733173327333733473357336733773387339734073417342734373447345734673477348734973507351735273537354735573567357735873597360736173627363736473657366736773687369737073717372737373747375737673777378737973807381738273837384738573867387738873897390739173927393739473957396739773987399740074017402740374047405740674077408740974107411741274137414741574167417741874197420742174227423742474257426742774287429743074317432743374347435743674377438743974407441744274437444744574467447744874497450745174527453745474557456745774587459746074617462746374647465746674677468746974707471747274737474747574767477747874797480748174827483748474857486748774887489749074917492749374947495749674977498749975007501750275037504750575067507750875097510751175127513751475157516751775187519752075217522752375247525752675277528752975307531753275337534753575367537753875397540754175427543754475457546754775487549755075517552755375547555755675577558755975607561756275637564756575667567756875697570757175727573757475757576757775787579758075817582758375847585758675877588758975907591759275937594759575967597759875997600760176027603760476057606760776087609761076117612761376147615761676177618761976207621762276237624762576267627762876297630763176327633763476357636763776387639764076417642764376447645764676477648764976507651765276537654765576567657765876597660766176627663766476657666766776687669767076717672767376747675767676777678767976807681768276837684768576867687768876897690769176927693769476957696769776987699770077017702770377047705770677077708770977107711771277137714771577167717771877197720772177227723772477257726772777287729773077317732773377347735773677377738773977407741774277437744774577467747774877497750775177527753775477557756775777587759776077617762776377647765776677677768776977707771777277737774777577767777777877797780778177827783778477857786778777887789779077917792779377947795779677977798779978007801780278037804780578067807780878097810781178127813781478157816781778187819782078217822782378247825782678277828782978307831783278337834783578367837783878397840784178427843784478457846784778487849785078517852785378547855785678577858785978607861786278637864786578667867786878697870787178727873787478757876787778787879788078817882788378847885788678877888788978907891789278937894789578967897789878997900790179027903790479057906790779087909791079117912791379147915791679177918791979207921792279237924792579267927792879297930793179327933793479357936793779387939794079417942794379447945794679477948794979507951795279537954795579567957795879597960796179627963796479657966796779687969797079717972797379747975797679777978797979807981798279837984798579867987798879897990799179927993799479957996799779987999800080018002800380048005800680078008800980108011801280138014801580168017801880198020802180228023802480258026802780288029803080318032803380348035803680378038803980408041804280438044804580468047804880498050805180528053805480558056805780588059806080618062806380648065806680678068806980708071807280738074807580768077807880798080808180828083808480858086808780888089809080918092809380948095809680978098809981008101810281038104810581068107810881098110811181128113811481158116811781188119812081218122812381248125812681278128812981308131813281338134813581368137813881398140814181428143814481458146814781488149815081518152815381548155815681578158815981608161816281638164816581668167816881698170817181728173817481758176817781788179818081818182818381848185818681878188818981908191819281938194819581968197819881998200820182028203820482058206820782088209821082118212821382148215821682178218821982208221822282238224822582268227822882298230823182328233823482358236823782388239824082418242824382448245824682478248824982508251825282538254825582568257825882598260826182628263826482658266826782688269827082718272827382748275827682778278827982808281828282838284828582868287828882898290829182928293829482958296829782988299830083018302830383048305830683078308830983108311831283138314831583168317831883198320832183228323832483258326832783288329833083318332833383348335833683378338833983408341834283438344834583468347834883498350835183528353835483558356835783588359836083618362836383648365836683678368836983708371837283738374837583768377837883798380838183828383838483858386838783888389839083918392839383948395839683978398839984008401840284038404840584068407840884098410841184128413841484158416841784188419842084218422842384248425842684278428842984308431843284338434843584368437843884398440844184428443844484458446844784488449845084518452845384548455845684578458845984608461846284638464846584668467846884698470847184728473847484758476847784788479848084818482848384848485848684878488848984908491849284938494849584968497849884998500850185028503850485058506850785088509851085118512851385148515851685178518851985208521852285238524852585268527852885298530853185328533853485358536853785388539854085418542854385448545854685478548854985508551855285538554855585568557855885598560856185628563856485658566856785688569857085718572857385748575857685778578857985808581858285838584858585868587858885898590859185928593859485958596859785988599860086018602860386048605860686078608860986108611861286138614861586168617861886198620862186228623862486258626862786288629863086318632863386348635863686378638863986408641864286438644864586468647864886498650865186528653865486558656865786588659866086618662866386648665866686678668866986708671867286738674867586768677867886798680868186828683868486858686868786888689869086918692869386948695869686978698869987008701870287038704870587068707870887098710871187128713871487158716871787188719872087218722872387248725872687278728872987308731873287338734873587368737873887398740874187428743874487458746874787488749875087518752875387548755875687578758875987608761876287638764876587668767876887698770877187728773877487758776877787788779878087818782878387848785878687878788878987908791879287938794879587968797879887998800880188028803880488058806880788088809881088118812881388148815881688178818881988208821882288238824882588268827882888298830883188328833883488358836883788388839884088418842884388448845884688478848884988508851885288538854885588568857885888598860886188628863886488658866886788688869887088718872887388748875887688778878887988808881888288838884888588868887888888898890889188928893889488958896889788988899890089018902890389048905890689078908890989108911891289138914891589168917891889198920892189228923892489258926892789288929893089318932893389348935893689378938893989408941894289438944894589468947894889498950895189528953895489558956895789588959896089618962896389648965896689678968896989708971897289738974897589768977897889798980898189828983898489858986898789888989899089918992899389948995899689978998899990009001900290039004900590069007900890099010901190129013901490159016901790189019902090219022902390249025902690279028902990309031903290339034903590369037903890399040904190429043904490459046904790489049905090519052905390549055905690579058905990609061906290639064906590669067906890699070907190729073907490759076907790789079908090819082908390849085908690879088908990909091909290939094909590969097909890999100910191029103910491059106910791089109911091119112911391149115911691179118911991209121912291239124912591269127912891299130913191329133913491359136913791389139914091419142914391449145914691479148914991509151915291539154915591569157915891599160916191629163916491659166916791689169917091719172917391749175917691779178917991809181918291839184918591869187918891899190919191929193919491959196919791989199920092019202920392049205920692079208920992109211921292139214921592169217921892199220922192229223922492259226922792289229923092319232923392349235923692379238923992409241924292439244924592469247924892499250925192529253925492559256925792589259926092619262926392649265926692679268926992709271927292739274927592769277927892799280928192829283928492859286928792889289929092919292929392949295929692979298929993009301930293039304930593069307930893099310931193129313931493159316931793189319932093219322932393249325932693279328932993309331933293339334933593369337933893399340934193429343934493459346934793489349935093519352935393549355935693579358935993609361936293639364936593669367936893699370937193729373937493759376937793789379938093819382938393849385938693879388938993909391939293939394939593969397939893999400940194029403940494059406940794089409941094119412941394149415941694179418941994209421942294239424942594269427942894299430943194329433943494359436943794389439944094419442944394449445944694479448944994509451945294539454945594569457945894599460946194629463946494659466946794689469947094719472947394749475947694779478947994809481948294839484948594869487948894899490949194929493949494959496949794989499950095019502950395049505950695079508950995109511951295139514951595169517951895199520952195229523952495259526952795289529953095319532953395349535953695379538953995409541954295439544954595469547954895499550955195529553955495559556955795589559956095619562956395649565956695679568956995709571957295739574957595769577957895799580958195829583958495859586958795889589959095919592959395949595959695979598959996009601960296039604960596069607960896099610961196129613961496159616961796189619962096219622962396249625962696279628962996309631963296339634963596369637963896399640964196429643964496459646964796489649965096519652965396549655965696579658965996609661966296639664966596669667966896699670967196729673967496759676967796789679968096819682968396849685968696879688968996909691969296939694969596969697969896999700970197029703970497059706970797089709971097119712971397149715971697179718971997209721972297239724972597269727972897299730973197329733973497359736973797389739974097419742974397449745974697479748974997509751975297539754975597569757975897599760976197629763976497659766976797689769977097719772977397749775977697779778977997809781978297839784978597869787978897899790979197929793979497959796979797989799980098019802980398049805980698079808980998109811981298139814981598169817981898199820982198229823982498259826982798289829983098319832983398349835983698379838983998409841984298439844984598469847984898499850985198529853985498559856985798589859986098619862986398649865986698679868986998709871987298739874987598769877987898799880988198829883988498859886988798889889989098919892989398949895989698979898989999009901990299039904990599069907990899099910991199129913991499159916991799189919992099219922992399249925992699279928992999309931993299339934993599369937993899399940994199429943994499459946994799489949995099519952995399549955995699579958995999609961996299639964996599669967996899699970997199729973997499759976997799789979998099819982998399849985998699879988998999909991999299939994999599969997999899991000010001100021000310004100051000610007100081000910010100111001210013100141001510016100171001810019100201002110022100231002410025100261002710028100291003010031100321003310034100351003610037100381003910040100411004210043100441004510046100471004810049100501005110052100531005410055100561005710058100591006010061100621006310064100651006610067100681006910070100711007210073100741007510076100771007810079100801008110082100831008410085100861008710088100891009010091100921009310094100951009610097100981009910100101011010210103101041010510106101071010810109101101011110112101131011410115101161011710118101191012010121101221012310124101251012610127101281012910130101311013210133101341013510136101371013810139101401014110142101431014410145101461014710148101491015010151101521015310154101551015610157101581015910160101611016210163101641016510166101671016810169101701017110172101731017410175101761017710178101791018010181101821018310184101851018610187101881018910190101911019210193101941019510196101971019810199102001020110202102031020410205102061020710208102091021010211102121021310214102151021610217102181021910220102211022210223102241022510226102271022810229102301023110232102331023410235102361023710238102391024010241102421024310244102451024610247102481024910250102511025210253102541025510256102571025810259102601026110262102631026410265102661026710268102691027010271102721027310274102751027610277102781027910280102811028210283102841028510286102871028810289102901029110292102931029410295102961029710298102991030010301103021030310304103051030610307103081030910310103111031210313103141031510316103171031810319103201032110322103231032410325103261032710328103291033010331103321033310334103351033610337103381033910340103411034210343103441034510346103471034810349103501035110352103531035410355103561035710358103591036010361103621036310364103651036610367103681036910370103711037210373103741037510376103771037810379103801038110382103831038410385103861038710388103891039010391103921039310394103951039610397103981039910400104011040210403104041040510406104071040810409104101041110412104131041410415104161041710418104191042010421104221042310424104251042610427104281042910430104311043210433104341043510436104371043810439104401044110442104431044410445104461044710448104491045010451104521045310454104551045610457104581045910460104611046210463104641046510466104671046810469104701047110472104731047410475104761047710478104791048010481104821048310484104851048610487104881048910490104911049210493104941049510496104971049810499105001050110502105031050410505105061050710508105091051010511105121051310514105151051610517105181051910520105211052210523105241052510526105271052810529105301053110532105331053410535105361053710538105391054010541105421054310544105451054610547105481054910550105511055210553105541055510556105571055810559105601056110562105631056410565105661056710568105691057010571105721057310574105751057610577105781057910580105811058210583105841058510586105871058810589105901059110592105931059410595105961059710598105991060010601106021060310604106051060610607106081060910610106111061210613106141061510616106171061810619106201062110622106231062410625106261062710628106291063010631106321063310634106351063610637106381063910640106411064210643106441064510646106471064810649106501065110652106531065410655106561065710658106591066010661106621066310664106651066610667106681066910670106711067210673106741067510676106771067810679106801068110682106831068410685106861068710688106891069010691106921069310694106951069610697106981069910700107011070210703107041070510706107071070810709107101071110712107131071410715107161071710718107191072010721107221072310724107251072610727107281072910730107311073210733107341073510736107371073810739107401074110742107431074410745107461074710748107491075010751107521075310754107551075610757107581075910760107611076210763107641076510766107671076810769107701077110772107731077410775107761077710778107791078010781107821078310784107851078610787107881078910790107911079210793107941079510796107971079810799108001080110802108031080410805108061080710808108091081010811108121081310814108151081610817108181081910820108211082210823108241082510826108271082810829108301083110832108331083410835108361083710838108391084010841108421084310844108451084610847108481084910850108511085210853108541085510856108571085810859108601086110862108631086410865108661086710868108691087010871108721087310874108751087610877108781087910880108811088210883108841088510886108871088810889108901089110892108931089410895108961089710898108991090010901109021090310904109051090610907109081090910910109111091210913109141091510916109171091810919109201092110922109231092410925109261092710928109291093010931109321093310934109351093610937109381093910940109411094210943109441094510946109471094810949109501095110952109531095410955109561095710958109591096010961109621096310964109651096610967109681096910970109711097210973109741097510976109771097810979109801098110982109831098410985109861098710988109891099010991109921099310994109951099610997109981099911000110011100211003110041100511006110071100811009110101101111012110131101411015110161101711018110191102011021110221102311024110251102611027110281102911030110311103211033110341103511036110371103811039110401104111042110431104411045110461104711048110491105011051110521105311054110551105611057110581105911060110611106211063110641106511066110671106811069110701107111072110731107411075110761107711078110791108011081110821108311084110851108611087110881108911090110911109211093110941109511096110971109811099111001110111102111031110411105111061110711108111091111011111111121111311114111151111611117111181111911120111211112211123111241112511126111271112811129111301113111132111331113411135111361113711138111391114011141111421114311144111451114611147111481114911150111511115211153111541115511156111571115811159111601116111162111631116411165111661116711168111691117011171111721117311174111751117611177111781117911180111811118211183111841118511186111871118811189111901119111192111931119411195111961119711198111991120011201112021120311204112051120611207112081120911210112111121211213112141121511216112171121811219112201122111222112231122411225112261122711228112291123011231112321123311234112351123611237112381123911240112411124211243112441124511246112471124811249112501125111252112531125411255112561125711258112591126011261112621126311264112651126611267112681126911270112711127211273112741127511276112771127811279112801128111282112831128411285112861128711288112891129011291112921129311294112951129611297112981129911300113011130211303113041130511306113071130811309113101131111312113131131411315113161131711318113191132011321113221132311324113251132611327113281132911330113311133211333113341133511336113371133811339113401134111342113431134411345113461134711348113491135011351113521135311354113551135611357113581135911360113611136211363113641136511366113671136811369113701137111372113731137411375113761137711378113791138011381113821138311384113851138611387113881138911390113911139211393113941139511396113971139811399114001140111402114031140411405114061140711408114091141011411114121141311414114151141611417114181141911420114211142211423114241142511426114271142811429114301143111432114331143411435114361143711438114391144011441114421144311444114451144611447114481144911450114511145211453114541145511456114571145811459114601146111462114631146411465114661146711468114691147011471114721147311474114751147611477114781147911480114811148211483114841148511486114871148811489114901149111492114931149411495114961149711498114991150011501115021150311504115051150611507115081150911510115111151211513115141151511516115171151811519115201152111522115231152411525115261152711528115291153011531115321153311534115351153611537115381153911540115411154211543115441154511546115471154811549115501155111552115531155411555115561155711558115591156011561115621156311564115651156611567115681156911570115711157211573115741157511576115771157811579115801158111582115831158411585115861158711588115891159011591115921159311594115951159611597115981159911600116011160211603116041160511606116071160811609116101161111612116131161411615116161161711618116191162011621116221162311624116251162611627116281162911630116311163211633116341163511636116371163811639116401164111642116431164411645116461164711648116491165011651116521165311654116551165611657116581165911660116611166211663116641166511666116671166811669116701167111672116731167411675116761167711678116791168011681116821168311684116851168611687116881168911690116911169211693116941169511696116971169811699117001170111702117031170411705117061170711708117091171011711117121171311714117151171611717117181171911720117211172211723117241172511726117271172811729117301173111732117331173411735117361173711738117391174011741117421174311744117451174611747117481174911750117511175211753117541175511756117571175811759117601176111762117631176411765117661176711768117691177011771117721177311774117751177611777117781177911780117811178211783117841178511786117871178811789117901179111792117931179411795117961179711798117991180011801118021180311804118051180611807118081180911810118111181211813118141181511816118171181811819118201182111822118231182411825118261182711828118291183011831118321183311834118351183611837118381183911840118411184211843118441184511846118471184811849118501185111852118531185411855118561185711858118591186011861118621186311864118651186611867118681186911870118711187211873118741187511876118771187811879118801188111882118831188411885118861188711888118891189011891118921189311894118951189611897118981189911900119011190211903119041190511906119071190811909119101191111912119131191411915119161191711918119191192011921119221192311924119251192611927119281192911930119311193211933119341193511936119371193811939119401194111942119431194411945119461194711948119491195011951119521195311954119551195611957119581195911960119611196211963119641196511966119671196811969119701197111972119731197411975119761197711978119791198011981119821198311984119851198611987119881198911990119911199211993119941199511996119971199811999120001200112002120031200412005120061200712008120091201012011120121201312014120151201612017120181201912020120211202212023120241202512026120271202812029120301203112032120331203412035120361203712038120391204012041120421204312044120451204612047120481204912050120511205212053120541205512056120571205812059120601206112062120631206412065120661206712068120691207012071120721207312074120751207612077120781207912080120811208212083120841208512086120871208812089120901209112092120931209412095120961209712098120991210012101121021210312104121051210612107121081210912110121111211212113121141211512116121171211812119121201212112122121231212412125121261212712128121291213012131121321213312134121351213612137121381213912140121411214212143121441214512146121471214812149121501215112152121531215412155121561215712158121591216012161121621216312164121651216612167121681216912170121711217212173121741217512176121771217812179121801218112182121831218412185121861218712188121891219012191121921219312194121951219612197121981219912200122011220212203122041220512206122071220812209122101221112212122131221412215122161221712218122191222012221122221222312224122251222612227122281222912230122311223212233122341223512236122371223812239122401224112242122431224412245122461224712248122491225012251122521225312254122551225612257122581225912260122611226212263122641226512266122671226812269122701227112272122731227412275122761227712278122791228012281122821228312284122851228612287122881228912290122911229212293122941229512296122971229812299123001230112302123031230412305123061230712308123091231012311123121231312314123151231612317123181231912320123211232212323123241232512326123271232812329123301233112332123331233412335123361233712338123391234012341123421234312344123451234612347123481234912350123511235212353123541235512356123571235812359123601236112362123631236412365123661236712368123691237012371123721237312374123751237612377123781237912380123811238212383123841238512386123871238812389123901239112392123931239412395123961239712398123991240012401124021240312404124051240612407124081240912410124111241212413124141241512416124171241812419124201242112422124231242412425124261242712428124291243012431124321243312434124351243612437124381243912440124411244212443124441244512446124471244812449124501245112452124531245412455124561245712458124591246012461124621246312464124651246612467124681246912470124711247212473124741247512476124771247812479124801248112482124831248412485124861248712488124891249012491124921249312494124951249612497124981249912500125011250212503125041250512506125071250812509125101251112512125131251412515125161251712518125191252012521125221252312524125251252612527125281252912530125311253212533125341253512536125371253812539125401254112542125431254412545125461254712548125491255012551125521255312554125551255612557125581255912560125611256212563125641256512566125671256812569125701257112572125731257412575125761257712578125791258012581125821258312584125851258612587125881258912590125911259212593125941259512596125971259812599126001260112602126031260412605126061260712608126091261012611126121261312614126151261612617126181261912620126211262212623126241262512626126271262812629126301263112632126331263412635126361263712638126391264012641126421264312644126451264612647126481264912650126511265212653126541265512656126571265812659126601266112662126631266412665126661266712668126691267012671126721267312674126751267612677126781267912680126811268212683126841268512686126871268812689126901269112692126931269412695126961269712698126991270012701127021270312704127051270612707127081270912710127111271212713127141271512716127171271812719127201272112722127231272412725127261272712728127291273012731127321273312734127351273612737127381273912740127411274212743127441274512746127471274812749127501275112752127531275412755127561275712758127591276012761127621276312764127651276612767127681276912770127711277212773127741277512776127771277812779127801278112782127831278412785127861278712788127891279012791127921279312794127951279612797127981279912800128011280212803128041280512806128071280812809128101281112812128131281412815128161281712818128191282012821128221282312824128251282612827128281282912830128311283212833128341283512836128371283812839128401284112842128431284412845128461284712848128491285012851128521285312854128551285612857128581285912860128611286212863128641286512866128671286812869128701287112872128731287412875128761287712878128791288012881128821288312884128851288612887128881288912890128911289212893128941289512896128971289812899129001290112902129031290412905129061290712908129091291012911129121291312914129151291612917129181291912920129211292212923129241292512926129271292812929129301293112932129331293412935129361293712938129391294012941129421294312944129451294612947129481294912950129511295212953129541295512956129571295812959129601296112962129631296412965129661296712968129691297012971129721297312974129751297612977129781297912980129811298212983129841298512986129871298812989129901299112992129931299412995129961299712998129991300013001130021300313004130051300613007130081300913010130111301213013130141301513016130171301813019130201302113022130231302413025130261302713028130291303013031130321303313034130351303613037130381303913040130411304213043130441304513046130471304813049130501305113052130531305413055130561305713058130591306013061130621306313064130651306613067130681306913070130711307213073130741307513076130771307813079130801308113082130831308413085130861308713088130891309013091130921309313094130951309613097130981309913100131011310213103131041310513106131071310813109131101311113112131131311413115131161311713118131191312013121131221312313124131251312613127131281312913130131311313213133131341313513136131371313813139131401314113142131431314413145131461314713148131491315013151131521315313154131551315613157131581315913160131611316213163131641316513166131671316813169131701317113172131731317413175131761317713178131791318013181131821318313184131851318613187131881318913190131911319213193131941319513196131971319813199132001320113202132031320413205132061320713208132091321013211132121321313214132151321613217132181321913220132211322213223132241322513226132271322813229132301323113232132331323413235132361323713238132391324013241132421324313244132451324613247132481324913250132511325213253132541325513256132571325813259132601326113262132631326413265132661326713268132691327013271132721327313274132751327613277132781327913280132811328213283132841328513286132871328813289132901329113292132931329413295132961329713298132991330013301133021330313304133051330613307133081330913310133111331213313133141331513316133171331813319133201332113322133231332413325133261332713328133291333013331133321333313334133351333613337133381333913340133411334213343133441334513346133471334813349133501335113352133531335413355133561335713358133591336013361133621336313364133651336613367133681336913370133711337213373133741337513376133771337813379133801338113382133831338413385133861338713388133891339013391133921339313394133951339613397133981339913400134011340213403134041340513406134071340813409134101341113412134131341413415134161341713418134191342013421134221342313424134251342613427134281342913430134311343213433134341343513436134371343813439134401344113442134431344413445134461344713448134491345013451134521345313454134551345613457134581345913460134611346213463134641346513466134671346813469134701347113472134731347413475134761347713478134791348013481134821348313484134851348613487134881348913490134911349213493134941349513496134971349813499135001350113502135031350413505135061350713508135091351013511135121351313514135151351613517135181351913520135211352213523135241352513526135271352813529135301353113532135331353413535135361353713538135391354013541135421354313544135451354613547135481354913550135511355213553135541355513556135571355813559135601356113562135631356413565135661356713568135691357013571135721357313574135751357613577135781357913580135811358213583135841358513586135871358813589135901359113592135931359413595135961359713598135991360013601136021360313604136051360613607136081360913610136111361213613136141361513616136171361813619136201362113622136231362413625136261362713628136291363013631136321363313634136351363613637136381363913640136411364213643136441364513646136471364813649136501365113652136531365413655136561365713658136591366013661136621366313664136651366613667136681366913670136711367213673136741367513676136771367813679136801368113682136831368413685136861368713688136891369013691136921369313694136951369613697136981369913700137011370213703137041370513706137071370813709137101371113712137131371413715137161371713718137191372013721137221372313724137251372613727137281372913730137311373213733137341373513736137371373813739137401374113742137431374413745137461374713748137491375013751137521375313754137551375613757137581375913760137611376213763137641376513766137671376813769137701377113772137731377413775137761377713778137791378013781137821378313784137851378613787137881378913790137911379213793137941379513796137971379813799138001380113802138031380413805138061380713808138091381013811138121381313814138151381613817138181381913820138211382213823138241382513826138271382813829138301383113832138331383413835138361383713838138391384013841138421384313844138451384613847138481384913850138511385213853138541385513856138571385813859138601386113862138631386413865138661386713868138691387013871138721387313874138751387613877138781387913880138811388213883138841388513886138871388813889138901389113892138931389413895138961389713898138991390013901139021390313904139051390613907139081390913910139111391213913139141391513916139171391813919139201392113922139231392413925139261392713928139291393013931139321393313934139351393613937139381393913940139411394213943139441394513946139471394813949139501395113952139531395413955139561395713958139591396013961139621396313964139651396613967139681396913970139711397213973139741397513976139771397813979139801398113982139831398413985139861398713988139891399013991139921399313994139951399613997139981399914000140011400214003140041400514006140071400814009140101401114012140131401414015140161401714018140191402014021140221402314024140251402614027140281402914030140311403214033140341403514036140371403814039140401404114042140431404414045140461404714048140491405014051140521405314054140551405614057140581405914060140611406214063140641406514066140671406814069140701407114072140731407414075140761407714078140791408014081140821408314084140851408614087140881408914090140911409214093140941409514096140971409814099141001410114102141031410414105141061410714108141091411014111141121411314114141151411614117141181411914120141211412214123141241412514126141271412814129141301413114132141331413414135141361413714138141391414014141141421414314144141451414614147141481414914150141511415214153141541415514156141571415814159141601416114162141631416414165141661416714168141691417014171141721417314174141751417614177141781417914180141811418214183141841418514186141871418814189141901419114192141931419414195141961419714198141991420014201142021420314204142051420614207142081420914210142111421214213142141421514216142171421814219142201422114222142231422414225142261422714228142291423014231142321423314234142351423614237142381423914240142411424214243142441424514246142471424814249142501425114252142531425414255142561425714258142591426014261142621426314264142651426614267142681426914270142711427214273142741427514276142771427814279142801428114282142831428414285142861428714288142891429014291142921429314294142951429614297142981429914300143011430214303143041430514306143071430814309143101431114312143131431414315143161431714318143191432014321143221432314324143251432614327143281432914330143311433214333143341433514336143371433814339143401434114342143431434414345143461434714348143491435014351143521435314354143551435614357143581435914360143611436214363143641436514366143671436814369143701437114372143731437414375143761437714378143791438014381143821438314384143851438614387143881438914390143911439214393143941439514396143971439814399144001440114402144031440414405144061440714408144091441014411144121441314414144151441614417144181441914420144211442214423144241442514426144271442814429144301443114432144331443414435144361443714438144391444014441144421444314444144451444614447144481444914450144511445214453144541445514456144571445814459144601446114462144631446414465144661446714468144691447014471144721447314474144751447614477144781447914480144811448214483144841448514486144871448814489144901449114492144931449414495144961449714498144991450014501145021450314504145051450614507145081450914510145111451214513145141451514516145171451814519145201452114522145231452414525145261452714528145291453014531145321453314534145351453614537145381453914540145411454214543145441454514546145471454814549145501455114552145531455414555145561455714558145591456014561145621456314564145651456614567145681456914570145711457214573145741457514576145771457814579145801458114582145831458414585145861458714588145891459014591145921459314594145951459614597145981459914600146011460214603146041460514606146071460814609146101461114612146131461414615146161461714618146191462014621146221462314624146251462614627146281462914630146311463214633146341463514636146371463814639146401464114642146431464414645146461464714648146491465014651146521465314654146551465614657146581465914660146611466214663146641466514666146671466814669146701467114672146731467414675146761467714678146791468014681146821468314684146851468614687146881468914690146911469214693146941469514696146971469814699147001470114702147031470414705147061470714708147091471014711147121471314714147151471614717147181471914720147211472214723147241472514726147271472814729147301473114732147331473414735147361473714738147391474014741147421474314744147451474614747147481474914750147511475214753147541475514756147571475814759147601476114762147631476414765147661476714768147691477014771147721477314774147751477614777147781477914780147811478214783147841478514786147871478814789147901479114792147931479414795147961479714798147991480014801148021480314804148051480614807148081480914810148111481214813148141481514816148171481814819148201482114822148231482414825148261482714828148291483014831148321483314834148351483614837148381483914840148411484214843148441484514846148471484814849148501485114852148531485414855148561485714858148591486014861148621486314864148651486614867148681486914870148711487214873148741487514876148771487814879148801488114882148831488414885148861488714888148891489014891148921489314894148951489614897148981489914900149011490214903149041490514906149071490814909149101491114912149131491414915149161491714918149191492014921149221492314924149251492614927149281492914930149311493214933149341493514936149371493814939149401494114942149431494414945149461494714948149491495014951149521495314954149551495614957149581495914960149611496214963149641496514966149671496814969149701497114972149731497414975149761497714978149791498014981149821498314984149851498614987149881498914990149911499214993149941499514996149971499814999150001500115002150031500415005150061500715008150091501015011150121501315014150151501615017150181501915020150211502215023150241502515026150271502815029150301503115032150331503415035150361503715038150391504015041150421504315044150451504615047150481504915050150511505215053150541505515056150571505815059150601506115062150631506415065150661506715068150691507015071150721507315074150751507615077150781507915080150811508215083150841508515086150871508815089150901509115092150931509415095150961509715098150991510015101151021510315104151051510615107151081510915110151111511215113151141511515116151171511815119151201512115122151231512415125151261512715128151291513015131151321513315134151351513615137151381513915140151411514215143151441514515146151471514815149151501515115152151531515415155151561515715158151591516015161151621516315164151651516615167151681516915170151711517215173151741517515176151771517815179151801518115182151831518415185151861518715188151891519015191151921519315194151951519615197151981519915200152011520215203152041520515206152071520815209152101521115212152131521415215152161521715218152191522015221152221522315224152251522615227152281522915230152311523215233152341523515236152371523815239152401524115242152431524415245152461524715248152491525015251152521525315254152551525615257152581525915260152611526215263152641526515266152671526815269152701527115272152731527415275152761527715278152791528015281152821528315284152851528615287152881528915290152911529215293152941529515296152971529815299153001530115302153031530415305153061530715308153091531015311153121531315314153151531615317153181531915320153211532215323153241532515326153271532815329153301533115332153331533415335153361533715338153391534015341153421534315344153451534615347153481534915350153511535215353153541535515356153571535815359153601536115362153631536415365153661536715368153691537015371153721537315374153751537615377153781537915380153811538215383153841538515386153871538815389153901539115392153931539415395153961539715398153991540015401154021540315404154051540615407154081540915410154111541215413154141541515416154171541815419154201542115422154231542415425154261542715428154291543015431154321543315434154351543615437154381543915440154411544215443154441544515446154471544815449154501545115452154531545415455154561545715458154591546015461154621546315464154651546615467154681546915470154711547215473154741547515476154771547815479154801548115482154831548415485154861548715488154891549015491154921549315494154951549615497154981549915500155011550215503155041550515506155071550815509155101551115512155131551415515155161551715518155191552015521155221552315524155251552615527155281552915530155311553215533155341553515536155371553815539155401554115542155431554415545155461554715548155491555015551155521555315554155551555615557155581555915560155611556215563155641556515566155671556815569155701557115572155731557415575155761557715578155791558015581155821558315584155851558615587155881558915590155911559215593155941559515596155971559815599156001560115602156031560415605156061560715608156091561015611156121561315614156151561615617156181561915620156211562215623156241562515626156271562815629156301563115632156331563415635156361563715638156391564015641156421564315644156451564615647156481564915650156511565215653156541565515656156571565815659156601566115662156631566415665156661566715668156691567015671156721567315674156751567615677156781567915680156811568215683156841568515686156871568815689156901569115692156931569415695156961569715698156991570015701157021570315704157051570615707157081570915710157111571215713157141571515716157171571815719157201572115722157231572415725157261572715728157291573015731157321573315734157351573615737157381573915740157411574215743157441574515746157471574815749157501575115752157531575415755157561575715758157591576015761157621576315764157651576615767157681576915770157711577215773157741577515776157771577815779157801578115782157831578415785157861578715788157891579015791157921579315794157951579615797157981579915800158011580215803158041580515806158071580815809158101581115812158131581415815158161581715818158191582015821158221582315824158251582615827158281582915830158311583215833158341583515836158371583815839158401584115842158431584415845158461584715848158491585015851158521585315854158551585615857158581585915860158611586215863158641586515866158671586815869158701587115872158731587415875158761587715878158791588015881158821588315884158851588615887158881588915890158911589215893158941589515896158971589815899159001590115902159031590415905159061590715908159091591015911159121591315914159151591615917159181591915920159211592215923159241592515926159271592815929159301593115932159331593415935159361593715938159391594015941159421594315944159451594615947159481594915950159511595215953159541595515956159571595815959159601596115962159631596415965159661596715968159691597015971159721597315974159751597615977159781597915980159811598215983159841598515986159871598815989159901599115992159931599415995159961599715998159991600016001160021600316004160051600616007160081600916010160111601216013160141601516016160171601816019160201602116022160231602416025160261602716028160291603016031160321603316034160351603616037160381603916040160411604216043160441604516046160471604816049160501605116052160531605416055160561605716058160591606016061160621606316064160651606616067160681606916070160711607216073160741607516076160771607816079160801608116082160831608416085160861608716088160891609016091160921609316094160951609616097160981609916100161011610216103161041610516106161071610816109161101611116112161131611416115161161611716118161191612016121161221612316124161251612616127161281612916130161311613216133161341613516136161371613816139161401614116142161431614416145161461614716148161491615016151161521615316154161551615616157161581615916160161611616216163161641616516166161671616816169161701617116172161731617416175161761617716178161791618016181161821618316184161851618616187161881618916190161911619216193161941619516196161971619816199162001620116202162031620416205162061620716208162091621016211162121621316214162151621616217162181621916220162211622216223162241622516226162271622816229162301623116232162331623416235162361623716238162391624016241162421624316244162451624616247162481624916250162511625216253162541625516256162571625816259162601626116262162631626416265162661626716268162691627016271162721627316274162751627616277162781627916280162811628216283162841628516286162871628816289162901629116292162931629416295162961629716298162991630016301163021630316304163051630616307163081630916310163111631216313163141631516316163171631816319163201632116322163231632416325163261632716328163291633016331163321633316334163351633616337163381633916340163411634216343163441634516346163471634816349163501635116352163531635416355163561635716358163591636016361163621636316364163651636616367163681636916370163711637216373163741637516376163771637816379163801638116382163831638416385163861638716388163891639016391163921639316394163951639616397163981639916400164011640216403164041640516406164071640816409164101641116412164131641416415164161641716418164191642016421164221642316424164251642616427164281642916430164311643216433164341643516436164371643816439164401644116442164431644416445164461644716448164491645016451164521645316454164551645616457164581645916460164611646216463164641646516466164671646816469164701647116472164731647416475164761647716478164791648016481164821648316484164851648616487164881648916490164911649216493164941649516496164971649816499165001650116502165031650416505165061650716508165091651016511165121651316514165151651616517165181651916520165211652216523165241652516526165271652816529165301653116532165331653416535165361653716538165391654016541165421654316544165451654616547165481654916550165511655216553165541655516556165571655816559165601656116562165631656416565165661656716568165691657016571165721657316574165751657616577165781657916580165811658216583165841658516586165871658816589165901659116592165931659416595165961659716598165991660016601166021660316604166051660616607166081660916610166111661216613166141661516616166171661816619166201662116622166231662416625166261662716628166291663016631166321663316634166351663616637166381663916640166411664216643166441664516646166471664816649166501665116652166531665416655166561665716658166591666016661166621666316664166651666616667166681666916670166711667216673166741667516676166771667816679166801668116682166831668416685166861668716688166891669016691166921669316694166951669616697166981669916700167011670216703167041670516706167071670816709167101671116712167131671416715167161671716718167191672016721167221672316724167251672616727167281672916730167311673216733167341673516736167371673816739167401674116742167431674416745167461674716748167491675016751167521675316754167551675616757167581675916760167611676216763167641676516766167671676816769167701677116772167731677416775167761677716778167791678016781167821678316784167851678616787167881678916790167911679216793167941679516796167971679816799168001680116802168031680416805168061680716808168091681016811168121681316814168151681616817168181681916820168211682216823168241682516826168271682816829168301683116832168331683416835168361683716838168391684016841168421684316844168451684616847168481684916850168511685216853168541685516856168571685816859168601686116862168631686416865168661686716868168691687016871168721687316874168751687616877168781687916880168811688216883168841688516886168871688816889168901689116892168931689416895168961689716898168991690016901169021690316904169051690616907169081690916910169111691216913169141691516916169171691816919169201692116922169231692416925169261692716928169291693016931169321693316934169351693616937169381693916940169411694216943169441694516946169471694816949169501695116952169531695416955169561695716958169591696016961169621696316964169651696616967169681696916970169711697216973169741697516976169771697816979169801698116982169831698416985169861698716988169891699016991169921699316994169951699616997169981699917000170011700217003170041700517006170071700817009170101701117012170131701417015170161701717018170191702017021170221702317024170251702617027170281702917030170311703217033170341703517036170371703817039170401704117042170431704417045170461704717048170491705017051170521705317054170551705617057170581705917060170611706217063170641706517066170671706817069170701707117072170731707417075170761707717078170791708017081170821708317084170851708617087170881708917090170911709217093170941709517096170971709817099171001710117102171031710417105171061710717108171091711017111171121711317114171151711617117171181711917120171211712217123171241712517126171271712817129171301713117132171331713417135171361713717138171391714017141171421714317144171451714617147171481714917150171511715217153171541715517156171571715817159171601716117162171631716417165171661716717168171691717017171171721717317174171751717617177171781717917180171811718217183171841718517186171871718817189171901719117192171931719417195171961719717198171991720017201172021720317204172051720617207172081720917210172111721217213172141721517216172171721817219172201722117222172231722417225172261722717228172291723017231172321723317234172351723617237172381723917240172411724217243172441724517246172471724817249172501725117252172531725417255172561725717258172591726017261172621726317264172651726617267172681726917270172711727217273172741727517276172771727817279172801728117282172831728417285172861728717288172891729017291172921729317294172951729617297172981729917300173011730217303173041730517306173071730817309173101731117312173131731417315173161731717318173191732017321173221732317324173251732617327173281732917330173311733217333173341733517336173371733817339173401734117342173431734417345173461734717348173491735017351173521735317354173551735617357173581735917360173611736217363173641736517366173671736817369173701737117372173731737417375173761737717378173791738017381173821738317384173851738617387173881738917390173911739217393173941739517396173971739817399174001740117402174031740417405174061740717408174091741017411174121741317414174151741617417174181741917420174211742217423174241742517426174271742817429174301743117432174331743417435174361743717438174391744017441174421744317444174451744617447174481744917450174511745217453174541745517456174571745817459174601746117462174631746417465174661746717468174691747017471174721747317474174751747617477174781747917480174811748217483174841748517486174871748817489174901749117492174931749417495174961749717498174991750017501175021750317504175051750617507175081750917510175111751217513175141751517516175171751817519175201752117522175231752417525175261752717528175291753017531175321753317534175351753617537175381753917540175411754217543175441754517546175471754817549175501755117552175531755417555175561755717558175591756017561175621756317564175651756617567175681756917570175711757217573175741757517576175771757817579175801758117582175831758417585175861758717588175891759017591175921759317594175951759617597175981759917600176011760217603176041760517606176071760817609176101761117612176131761417615176161761717618176191762017621176221762317624176251762617627176281762917630176311763217633176341763517636176371763817639176401764117642176431764417645176461764717648176491765017651176521765317654176551765617657176581765917660176611766217663176641766517666176671766817669176701767117672176731767417675176761767717678176791768017681176821768317684176851768617687176881768917690176911769217693176941769517696176971769817699177001770117702177031770417705177061770717708177091771017711177121771317714177151771617717177181771917720177211772217723177241772517726177271772817729177301773117732177331773417735177361773717738177391774017741177421774317744177451774617747177481774917750177511775217753177541775517756177571775817759177601776117762177631776417765177661776717768177691777017771177721777317774177751777617777177781777917780177811778217783177841778517786177871778817789177901779117792177931779417795177961779717798177991780017801178021780317804178051780617807178081780917810178111781217813178141781517816178171781817819178201782117822178231782417825178261782717828178291783017831178321783317834178351783617837178381783917840178411784217843178441784517846178471784817849178501785117852178531785417855178561785717858178591786017861178621786317864178651786617867178681786917870178711787217873178741787517876178771787817879178801788117882178831788417885178861788717888178891789017891178921789317894178951789617897178981789917900179011790217903179041790517906179071790817909179101791117912179131791417915179161791717918179191792017921179221792317924179251792617927179281792917930179311793217933179341793517936179371793817939179401794117942179431794417945179461794717948179491795017951179521795317954179551795617957179581795917960179611796217963179641796517966179671796817969179701797117972179731797417975179761797717978179791798017981179821798317984179851798617987179881798917990179911799217993179941799517996179971799817999180001800118002180031800418005180061800718008180091801018011180121801318014180151801618017180181801918020180211802218023180241802518026180271802818029180301803118032180331803418035180361803718038180391804018041180421804318044180451804618047180481804918050180511805218053180541805518056180571805818059180601806118062180631806418065180661806718068180691807018071180721807318074180751807618077180781807918080180811808218083180841808518086180871808818089180901809118092180931809418095180961809718098180991810018101181021810318104181051810618107181081810918110181111811218113181141811518116181171811818119181201812118122181231812418125181261812718128181291813018131181321813318134181351813618137181381813918140181411814218143181441814518146181471814818149181501815118152181531815418155181561815718158181591816018161181621816318164181651816618167181681816918170181711817218173181741817518176181771817818179181801818118182181831818418185181861818718188181891819018191181921819318194181951819618197181981819918200182011820218203182041820518206182071820818209182101821118212182131821418215182161821718218182191822018221182221822318224182251822618227182281822918230182311823218233182341823518236182371823818239182401824118242182431824418245182461824718248182491825018251182521825318254182551825618257182581825918260182611826218263182641826518266182671826818269182701827118272182731827418275182761827718278182791828018281182821828318284182851828618287182881828918290182911829218293182941829518296182971829818299183001830118302183031830418305183061830718308183091831018311183121831318314183151831618317183181831918320183211832218323183241832518326183271832818329183301833118332183331833418335183361833718338183391834018341183421834318344183451834618347183481834918350183511835218353183541835518356183571835818359183601836118362183631836418365183661836718368183691837018371183721837318374183751837618377183781837918380183811838218383183841838518386183871838818389183901839118392183931839418395183961839718398183991840018401184021840318404184051840618407184081840918410184111841218413184141841518416184171841818419184201842118422184231842418425184261842718428184291843018431184321843318434184351843618437184381843918440184411844218443184441844518446184471844818449184501845118452184531845418455184561845718458184591846018461184621846318464184651846618467184681846918470184711847218473184741847518476184771847818479184801848118482184831848418485184861848718488184891849018491184921849318494184951849618497184981849918500185011850218503185041850518506185071850818509185101851118512185131851418515185161851718518185191852018521185221852318524185251852618527185281852918530185311853218533185341853518536185371853818539185401854118542185431854418545185461854718548185491855018551185521855318554185551855618557185581855918560185611856218563185641856518566185671856818569185701857118572185731857418575185761857718578185791858018581185821858318584185851858618587185881858918590185911859218593185941859518596185971859818599186001860118602186031860418605186061860718608186091861018611186121861318614186151861618617186181861918620186211862218623186241862518626186271862818629186301863118632186331863418635186361863718638186391864018641186421864318644186451864618647186481864918650186511865218653186541865518656186571865818659186601866118662186631866418665186661866718668186691867018671186721867318674186751867618677186781867918680186811868218683186841868518686186871868818689186901869118692186931869418695186961869718698186991870018701187021870318704187051870618707187081870918710187111871218713187141871518716187171871818719187201872118722187231872418725187261872718728187291873018731187321873318734187351873618737187381873918740187411874218743187441874518746187471874818749187501875118752187531875418755187561875718758187591876018761187621876318764187651876618767187681876918770187711877218773187741877518776187771877818779187801878118782187831878418785187861878718788187891879018791187921879318794187951879618797187981879918800188011880218803188041880518806188071880818809188101881118812188131881418815188161881718818188191882018821188221882318824188251882618827188281882918830188311883218833188341883518836188371883818839188401884118842188431884418845188461884718848188491885018851188521885318854188551885618857188581885918860188611886218863188641886518866188671886818869188701887118872188731887418875188761887718878188791888018881188821888318884188851888618887188881888918890188911889218893188941889518896188971889818899189001890118902189031890418905189061890718908189091891018911189121891318914189151891618917189181891918920189211892218923189241892518926189271892818929189301893118932189331893418935189361893718938189391894018941189421894318944189451894618947189481894918950189511895218953189541895518956189571895818959189601896118962189631896418965189661896718968189691897018971189721897318974189751897618977189781897918980189811898218983189841898518986189871898818989189901899118992189931899418995189961899718998189991900019001190021900319004190051900619007190081900919010190111901219013190141901519016190171901819019190201902119022190231902419025190261902719028190291903019031190321903319034190351903619037190381903919040190411904219043190441904519046190471904819049190501905119052190531905419055190561905719058190591906019061190621906319064190651906619067190681906919070190711907219073190741907519076190771907819079190801908119082190831908419085190861908719088190891909019091190921909319094190951909619097190981909919100191011910219103191041910519106191071910819109191101911119112191131911419115191161911719118191191912019121191221912319124191251912619127191281912919130191311913219133191341913519136191371913819139191401914119142191431914419145191461914719148191491915019151191521915319154191551915619157191581915919160191611916219163191641916519166191671916819169191701917119172191731917419175191761917719178191791918019181191821918319184191851918619187191881918919190191911919219193191941919519196191971919819199192001920119202192031920419205192061920719208192091921019211192121921319214192151921619217192181921919220192211922219223192241922519226192271922819229192301923119232192331923419235192361923719238192391924019241192421924319244192451924619247192481924919250192511925219253192541925519256192571925819259192601926119262192631926419265192661926719268192691927019271192721927319274192751927619277192781927919280192811928219283192841928519286192871928819289192901929119292192931929419295192961929719298192991930019301193021930319304193051930619307193081930919310193111931219313193141931519316193171931819319193201932119322193231932419325193261932719328193291933019331193321933319334193351933619337193381933919340193411934219343193441934519346193471934819349193501935119352193531935419355193561935719358193591936019361193621936319364193651936619367193681936919370193711937219373193741937519376193771937819379193801938119382193831938419385193861938719388193891939019391193921939319394193951939619397193981939919400194011940219403194041940519406194071940819409194101941119412194131941419415194161941719418194191942019421194221942319424194251942619427194281942919430194311943219433194341943519436194371943819439194401944119442194431944419445194461944719448194491945019451194521945319454194551945619457194581945919460194611946219463194641946519466194671946819469194701947119472194731947419475194761947719478194791948019481194821948319484194851948619487194881948919490194911949219493194941949519496194971949819499195001950119502195031950419505195061950719508195091951019511195121951319514195151951619517195181951919520195211952219523195241952519526195271952819529195301953119532195331953419535195361953719538195391954019541195421954319544195451954619547195481954919550195511955219553195541955519556195571955819559195601956119562195631956419565195661956719568195691957019571195721957319574195751957619577195781957919580195811958219583195841958519586195871958819589195901959119592195931959419595195961959719598195991960019601196021960319604196051960619607196081960919610196111961219613196141961519616196171961819619196201962119622196231962419625196261962719628196291963019631196321963319634196351963619637196381963919640196411964219643196441964519646196471964819649196501965119652196531965419655196561965719658196591966019661196621966319664196651966619667196681966919670196711967219673196741967519676196771967819679196801968119682196831968419685196861968719688196891969019691196921969319694196951969619697196981969919700197011970219703197041970519706197071970819709197101971119712197131971419715197161971719718197191972019721197221972319724197251972619727197281972919730197311973219733197341973519736197371973819739197401974119742197431974419745197461974719748197491975019751197521975319754197551975619757197581975919760197611976219763197641976519766197671976819769197701977119772197731977419775197761977719778197791978019781197821978319784197851978619787197881978919790197911979219793197941979519796197971979819799198001980119802198031980419805198061980719808198091981019811198121981319814198151981619817198181981919820198211982219823198241982519826198271982819829198301983119832198331983419835198361983719838198391984019841198421984319844198451984619847198481984919850198511985219853198541985519856198571985819859198601986119862198631986419865198661986719868198691987019871198721987319874198751987619877198781987919880198811988219883198841988519886198871988819889198901989119892198931989419895198961989719898198991990019901199021990319904199051990619907199081990919910199111991219913199141991519916199171991819919199201992119922199231992419925199261992719928199291993019931199321993319934199351993619937199381993919940199411994219943199441994519946199471994819949199501995119952199531995419955199561995719958199591996019961199621996319964199651996619967199681996919970199711997219973199741997519976199771997819979199801998119982199831998419985199861998719988199891999019991199921999319994199951999619997199981999920000200012000220003200042000520006200072000820009200102001120012200132001420015200162001720018200192002020021200222002320024200252002620027200282002920030200312003220033200342003520036200372003820039200402004120042200432004420045200462004720048200492005020051200522005320054200552005620057200582005920060200612006220063200642006520066200672006820069200702007120072200732007420075200762007720078200792008020081200822008320084200852008620087200882008920090200912009220093200942009520096200972009820099201002010120102201032010420105201062010720108201092011020111201122011320114201152011620117201182011920120201212012220123201242012520126201272012820129201302013120132201332013420135201362013720138201392014020141201422014320144201452014620147201482014920150201512015220153201542015520156201572015820159201602016120162201632016420165201662016720168201692017020171201722017320174201752017620177201782017920180201812018220183201842018520186201872018820189201902019120192201932019420195201962019720198201992020020201202022020320204202052020620207202082020920210202112021220213202142021520216202172021820219202202022120222202232022420225202262022720228202292023020231202322023320234202352023620237202382023920240202412024220243202442024520246202472024820249202502025120252202532025420255202562025720258202592026020261202622026320264202652026620267202682026920270202712027220273202742027520276202772027820279202802028120282202832028420285202862028720288202892029020291202922029320294202952029620297202982029920300203012030220303203042030520306203072030820309203102031120312203132031420315203162031720318203192032020321203222032320324203252032620327203282032920330203312033220333203342033520336203372033820339203402034120342203432034420345203462034720348203492035020351203522035320354203552035620357203582035920360203612036220363203642036520366203672036820369203702037120372203732037420375203762037720378203792038020381203822038320384203852038620387203882038920390203912039220393203942039520396203972039820399204002040120402204032040420405204062040720408204092041020411204122041320414204152041620417204182041920420204212042220423204242042520426204272042820429204302043120432204332043420435204362043720438204392044020441204422044320444204452044620447204482044920450204512045220453204542045520456204572045820459204602046120462204632046420465204662046720468204692047020471204722047320474204752047620477204782047920480204812048220483204842048520486204872048820489204902049120492204932049420495204962049720498204992050020501205022050320504205052050620507205082050920510205112051220513205142051520516205172051820519205202052120522205232052420525205262052720528205292053020531205322053320534205352053620537205382053920540205412054220543205442054520546205472054820549205502055120552205532055420555205562055720558205592056020561205622056320564205652056620567205682056920570205712057220573205742057520576205772057820579205802058120582205832058420585205862058720588205892059020591205922059320594205952059620597205982059920600206012060220603206042060520606206072060820609206102061120612206132061420615206162061720618206192062020621206222062320624206252062620627206282062920630206312063220633206342063520636206372063820639206402064120642206432064420645206462064720648206492065020651206522065320654206552065620657206582065920660206612066220663206642066520666206672066820669206702067120672206732067420675206762067720678206792068020681206822068320684206852068620687206882068920690206912069220693206942069520696206972069820699207002070120702207032070420705207062070720708207092071020711207122071320714207152071620717207182071920720207212072220723207242072520726207272072820729207302073120732207332073420735207362073720738207392074020741207422074320744207452074620747207482074920750207512075220753207542075520756207572075820759207602076120762207632076420765207662076720768207692077020771207722077320774207752077620777207782077920780207812078220783207842078520786207872078820789207902079120792207932079420795207962079720798207992080020801208022080320804208052080620807208082080920810208112081220813208142081520816208172081820819208202082120822208232082420825208262082720828208292083020831208322083320834208352083620837208382083920840208412084220843208442084520846208472084820849208502085120852208532085420855208562085720858208592086020861208622086320864208652086620867208682086920870208712087220873208742087520876208772087820879208802088120882208832088420885208862088720888208892089020891208922089320894208952089620897208982089920900209012090220903209042090520906209072090820909209102091120912209132091420915209162091720918209192092020921209222092320924209252092620927209282092920930209312093220933209342093520936209372093820939209402094120942209432094420945209462094720948209492095020951209522095320954209552095620957209582095920960209612096220963209642096520966209672096820969209702097120972209732097420975209762097720978209792098020981209822098320984209852098620987209882098920990209912099220993209942099520996209972099820999210002100121002210032100421005210062100721008210092101021011210122101321014210152101621017210182101921020210212102221023210242102521026210272102821029210302103121032210332103421035210362103721038210392104021041210422104321044210452104621047210482104921050210512105221053210542105521056210572105821059210602106121062210632106421065210662106721068210692107021071210722107321074210752107621077210782107921080210812108221083210842108521086210872108821089210902109121092210932109421095210962109721098210992110021101211022110321104211052110621107211082110921110211112111221113211142111521116211172111821119211202112121122211232112421125211262112721128211292113021131211322113321134211352113621137211382113921140211412114221143211442114521146211472114821149211502115121152211532115421155211562115721158211592116021161211622116321164211652116621167211682116921170211712117221173211742117521176211772117821179211802118121182211832118421185211862118721188211892119021191211922119321194211952119621197211982119921200212012120221203212042120521206212072120821209212102121121212212132121421215212162121721218212192122021221212222122321224212252122621227212282122921230212312123221233212342123521236212372123821239212402124121242212432124421245212462124721248212492125021251212522125321254212552125621257212582125921260212612126221263212642126521266212672126821269212702127121272212732127421275212762127721278212792128021281212822128321284212852128621287212882128921290212912129221293212942129521296212972129821299213002130121302213032130421305213062130721308213092131021311213122131321314213152131621317213182131921320213212132221323213242132521326213272132821329213302133121332213332133421335213362133721338213392134021341213422134321344213452134621347213482134921350213512135221353213542135521356213572135821359213602136121362213632136421365213662136721368213692137021371213722137321374213752137621377213782137921380213812138221383213842138521386213872138821389213902139121392213932139421395213962139721398213992140021401214022140321404214052140621407214082140921410214112141221413214142141521416214172141821419214202142121422214232142421425214262142721428214292143021431214322143321434214352143621437214382143921440214412144221443214442144521446214472144821449214502145121452214532145421455214562145721458214592146021461214622146321464214652146621467214682146921470214712147221473214742147521476214772147821479214802148121482214832148421485214862148721488214892149021491214922149321494214952149621497214982149921500215012150221503215042150521506215072150821509215102151121512215132151421515215162151721518215192152021521215222152321524215252152621527215282152921530215312153221533215342153521536215372153821539215402154121542215432154421545215462154721548215492155021551215522155321554215552155621557215582155921560215612156221563215642156521566215672156821569215702157121572215732157421575215762157721578215792158021581215822158321584215852158621587215882158921590215912159221593215942159521596215972159821599216002160121602216032160421605216062160721608216092161021611216122161321614216152161621617216182161921620216212162221623216242162521626216272162821629216302163121632216332163421635216362163721638216392164021641216422164321644216452164621647216482164921650216512165221653216542165521656216572165821659216602166121662216632166421665216662166721668216692167021671216722167321674216752167621677216782167921680216812168221683216842168521686216872168821689216902169121692216932169421695216962169721698216992170021701217022170321704217052170621707217082170921710217112171221713217142171521716217172171821719217202172121722217232172421725217262172721728217292173021731217322173321734217352173621737217382173921740217412174221743217442174521746217472174821749217502175121752217532175421755217562175721758217592176021761217622176321764217652176621767217682176921770217712177221773217742177521776217772177821779217802178121782217832178421785217862178721788217892179021791217922179321794217952179621797217982179921800218012180221803218042180521806218072180821809218102181121812218132181421815218162181721818218192182021821218222182321824218252182621827218282182921830218312183221833218342183521836218372183821839218402184121842218432184421845218462184721848218492185021851218522185321854218552185621857218582185921860218612186221863218642186521866218672186821869218702187121872218732187421875218762187721878218792188021881218822188321884218852188621887218882188921890218912189221893218942189521896218972189821899219002190121902219032190421905219062190721908219092191021911219122191321914219152191621917219182191921920219212192221923219242192521926219272192821929219302193121932219332193421935219362193721938219392194021941219422194321944219452194621947219482194921950219512195221953219542195521956219572195821959219602196121962219632196421965219662196721968219692197021971219722197321974219752197621977219782197921980219812198221983219842198521986219872198821989219902199121992219932199421995219962199721998219992200022001220022200322004220052200622007220082200922010220112201222013220142201522016220172201822019220202202122022220232202422025220262202722028220292203022031220322203322034220352203622037220382203922040220412204222043220442204522046220472204822049220502205122052220532205422055220562205722058220592206022061220622206322064220652206622067220682206922070220712207222073220742207522076220772207822079220802208122082220832208422085220862208722088220892209022091220922209322094220952209622097220982209922100221012210222103221042210522106221072210822109221102211122112221132211422115221162211722118221192212022121221222212322124221252212622127221282212922130221312213222133221342213522136221372213822139221402214122142221432214422145221462214722148221492215022151221522215322154221552215622157221582215922160221612216222163221642216522166221672216822169221702217122172221732217422175221762217722178221792218022181221822218322184221852218622187221882218922190221912219222193221942219522196221972219822199222002220122202222032220422205222062220722208222092221022211222122221322214222152221622217222182221922220222212222222223222242222522226222272222822229222302223122232222332223422235222362223722238222392224022241222422224322244222452224622247222482224922250222512225222253222542225522256222572225822259222602226122262222632226422265222662226722268222692227022271222722227322274222752227622277222782227922280222812228222283222842228522286222872228822289222902229122292222932229422295222962229722298222992230022301223022230322304223052230622307223082230922310223112231222313223142231522316223172231822319223202232122322223232232422325223262232722328223292233022331223322233322334223352233622337223382233922340223412234222343223442234522346223472234822349223502235122352223532235422355223562235722358223592236022361223622236322364223652236622367223682236922370223712237222373223742237522376223772237822379223802238122382223832238422385223862238722388223892239022391223922239322394223952239622397223982239922400224012240222403224042240522406224072240822409224102241122412224132241422415224162241722418224192242022421224222242322424224252242622427224282242922430224312243222433224342243522436224372243822439224402244122442224432244422445224462244722448224492245022451224522245322454224552245622457224582245922460224612246222463224642246522466224672246822469224702247122472224732247422475224762247722478224792248022481224822248322484224852248622487224882248922490224912249222493224942249522496224972249822499225002250122502225032250422505225062250722508225092251022511225122251322514225152251622517225182251922520225212252222523225242252522526225272252822529225302253122532225332253422535225362253722538225392254022541225422254322544225452254622547225482254922550225512255222553225542255522556225572255822559225602256122562225632256422565225662256722568225692257022571225722257322574225752257622577225782257922580225812258222583225842258522586225872258822589225902259122592225932259422595225962259722598225992260022601226022260322604226052260622607226082260922610226112261222613226142261522616226172261822619226202262122622226232262422625226262262722628226292263022631226322263322634226352263622637226382263922640226412264222643226442264522646226472264822649226502265122652226532265422655226562265722658226592266022661226622266322664226652266622667226682266922670226712267222673226742267522676226772267822679226802268122682226832268422685226862268722688226892269022691226922269322694226952269622697226982269922700227012270222703227042270522706227072270822709227102271122712227132271422715227162271722718227192272022721227222272322724227252272622727227282272922730227312273222733227342273522736227372273822739227402274122742227432274422745227462274722748227492275022751227522275322754227552275622757227582275922760227612276222763227642276522766227672276822769227702277122772227732277422775227762277722778227792278022781227822278322784227852278622787227882278922790227912279222793227942279522796227972279822799228002280122802228032280422805228062280722808228092281022811228122281322814228152281622817228182281922820228212282222823228242282522826228272282822829228302283122832228332283422835228362283722838228392284022841228422284322844228452284622847228482284922850228512285222853228542285522856228572285822859228602286122862228632286422865228662286722868228692287022871228722287322874228752287622877228782287922880228812288222883228842288522886228872288822889228902289122892228932289422895228962289722898228992290022901229022290322904229052290622907229082290922910229112291222913229142291522916229172291822919229202292122922229232292422925229262292722928229292293022931229322293322934229352293622937229382293922940229412294222943229442294522946229472294822949229502295122952229532295422955229562295722958229592296022961229622296322964229652296622967229682296922970229712297222973229742297522976229772297822979229802298122982229832298422985229862298722988229892299022991229922299322994229952299622997229982299923000230012300223003230042300523006230072300823009230102301123012230132301423015230162301723018230192302023021230222302323024230252302623027230282302923030230312303223033230342303523036230372303823039230402304123042230432304423045230462304723048230492305023051230522305323054230552305623057230582305923060230612306223063230642306523066230672306823069230702307123072230732307423075230762307723078230792308023081230822308323084230852308623087230882308923090230912309223093230942309523096230972309823099231002310123102231032310423105231062310723108231092311023111231122311323114231152311623117231182311923120231212312223123231242312523126231272312823129231302313123132231332313423135231362313723138231392314023141231422314323144231452314623147231482314923150231512315223153231542315523156231572315823159231602316123162231632316423165231662316723168231692317023171231722317323174231752317623177231782317923180231812318223183231842318523186231872318823189231902319123192231932319423195231962319723198231992320023201232022320323204232052320623207232082320923210232112321223213232142321523216232172321823219232202322123222232232322423225232262322723228232292323023231232322323323234232352323623237232382323923240232412324223243232442324523246232472324823249232502325123252232532325423255232562325723258232592326023261232622326323264232652326623267232682326923270232712327223273232742327523276232772327823279232802328123282232832328423285232862328723288232892329023291232922329323294232952329623297232982329923300233012330223303233042330523306233072330823309233102331123312233132331423315233162331723318233192332023321233222332323324233252332623327233282332923330233312333223333233342333523336233372333823339233402334123342233432334423345233462334723348233492335023351233522335323354233552335623357233582335923360233612336223363233642336523366233672336823369233702337123372233732337423375233762337723378233792338023381233822338323384233852338623387233882338923390233912339223393233942339523396233972339823399234002340123402234032340423405234062340723408234092341023411234122341323414234152341623417234182341923420234212342223423234242342523426234272342823429234302343123432234332343423435234362343723438234392344023441234422344323444234452344623447234482344923450234512345223453234542345523456234572345823459234602346123462234632346423465234662346723468234692347023471234722347323474234752347623477234782347923480234812348223483234842348523486234872348823489234902349123492234932349423495234962349723498234992350023501235022350323504235052350623507235082350923510235112351223513235142351523516235172351823519235202352123522235232352423525235262352723528235292353023531235322353323534235352353623537235382353923540235412354223543235442354523546235472354823549235502355123552235532355423555235562355723558235592356023561235622356323564235652356623567235682356923570235712357223573235742357523576235772357823579235802358123582235832358423585235862358723588235892359023591235922359323594235952359623597235982359923600236012360223603236042360523606236072360823609236102361123612236132361423615236162361723618236192362023621236222362323624236252362623627236282362923630236312363223633236342363523636236372363823639236402364123642236432364423645236462364723648236492365023651236522365323654236552365623657236582365923660236612366223663236642366523666236672366823669236702367123672236732367423675236762367723678236792368023681236822368323684236852368623687236882368923690236912369223693236942369523696236972369823699237002370123702237032370423705237062370723708237092371023711237122371323714237152371623717237182371923720237212372223723237242372523726237272372823729237302373123732237332373423735237362373723738237392374023741237422374323744237452374623747237482374923750237512375223753237542375523756237572375823759237602376123762237632376423765237662376723768237692377023771237722377323774237752377623777237782377923780237812378223783237842378523786237872378823789237902379123792237932379423795237962379723798237992380023801238022380323804238052380623807238082380923810238112381223813238142381523816238172381823819238202382123822238232382423825238262382723828238292383023831238322383323834238352383623837238382383923840238412384223843238442384523846238472384823849238502385123852238532385423855238562385723858238592386023861238622386323864238652386623867238682386923870238712387223873238742387523876238772387823879238802388123882238832388423885238862388723888238892389023891238922389323894238952389623897238982389923900239012390223903239042390523906239072390823909239102391123912239132391423915239162391723918239192392023921239222392323924239252392623927239282392923930239312393223933239342393523936239372393823939239402394123942239432394423945239462394723948239492395023951239522395323954239552395623957239582395923960239612396223963239642396523966239672396823969239702397123972239732397423975239762397723978239792398023981239822398323984239852398623987239882398923990239912399223993239942399523996239972399823999240002400124002240032400424005240062400724008240092401024011240122401324014240152401624017240182401924020240212402224023240242402524026240272402824029240302403124032240332403424035240362403724038240392404024041240422404324044240452404624047240482404924050240512405224053240542405524056240572405824059240602406124062240632406424065240662406724068240692407024071240722407324074240752407624077240782407924080240812408224083240842408524086240872408824089240902409124092240932409424095240962409724098240992410024101241022410324104241052410624107241082410924110241112411224113241142411524116241172411824119241202412124122241232412424125241262412724128241292413024131241322413324134241352413624137241382413924140241412414224143241442414524146241472414824149241502415124152241532415424155241562415724158241592416024161241622416324164241652416624167241682416924170241712417224173241742417524176241772417824179241802418124182241832418424185241862418724188241892419024191241922419324194241952419624197241982419924200242012420224203242042420524206242072420824209242102421124212242132421424215242162421724218242192422024221242222422324224242252422624227242282422924230242312423224233242342423524236242372423824239242402424124242242432424424245242462424724248242492425024251242522425324254242552425624257242582425924260242612426224263242642426524266242672426824269242702427124272242732427424275242762427724278242792428024281242822428324284242852428624287242882428924290242912429224293242942429524296242972429824299243002430124302243032430424305243062430724308243092431024311243122431324314243152431624317243182431924320243212432224323243242432524326243272432824329243302433124332243332433424335243362433724338243392434024341243422434324344243452434624347243482434924350243512435224353243542435524356243572435824359243602436124362243632436424365243662436724368243692437024371243722437324374243752437624377243782437924380243812438224383243842438524386243872438824389243902439124392243932439424395243962439724398243992440024401244022440324404244052440624407244082440924410244112441224413244142441524416244172441824419244202442124422244232442424425244262442724428244292443024431244322443324434244352443624437244382443924440244412444224443244442444524446244472444824449244502445124452244532445424455244562445724458244592446024461244622446324464244652446624467244682446924470244712447224473244742447524476244772447824479244802448124482244832448424485244862448724488244892449024491244922449324494244952449624497244982449924500245012450224503245042450524506245072450824509245102451124512245132451424515245162451724518245192452024521245222452324524245252452624527245282452924530245312453224533245342453524536245372453824539245402454124542245432454424545245462454724548245492455024551245522455324554245552455624557245582455924560245612456224563245642456524566245672456824569245702457124572245732457424575245762457724578245792458024581245822458324584245852458624587245882458924590245912459224593245942459524596245972459824599246002460124602246032460424605246062460724608246092461024611246122461324614246152461624617246182461924620246212462224623246242462524626246272462824629246302463124632246332463424635246362463724638246392464024641246422464324644246452464624647246482464924650246512465224653246542465524656246572465824659246602466124662246632466424665246662466724668246692467024671246722467324674246752467624677246782467924680246812468224683246842468524686246872468824689246902469124692246932469424695246962469724698246992470024701247022470324704247052470624707247082470924710247112471224713247142471524716247172471824719247202472124722247232472424725247262472724728247292473024731247322473324734247352473624737247382473924740247412474224743247442474524746247472474824749247502475124752247532475424755247562475724758247592476024761247622476324764247652476624767247682476924770247712477224773247742477524776247772477824779247802478124782247832478424785247862478724788247892479024791247922479324794247952479624797247982479924800248012480224803248042480524806248072480824809248102481124812248132481424815248162481724818248192482024821248222482324824248252482624827248282482924830248312483224833248342483524836248372483824839248402484124842248432484424845248462484724848248492485024851248522485324854248552485624857248582485924860248612486224863248642486524866248672486824869248702487124872248732487424875248762487724878248792488024881248822488324884248852488624887248882488924890248912489224893248942489524896248972489824899249002490124902249032490424905249062490724908249092491024911249122491324914249152491624917249182491924920249212492224923249242492524926249272492824929249302493124932249332493424935249362493724938249392494024941249422494324944249452494624947249482494924950249512495224953249542495524956249572495824959249602496124962249632496424965249662496724968249692497024971249722497324974249752497624977249782497924980249812498224983249842498524986249872498824989249902499124992249932499424995249962499724998249992500025001250022500325004250052500625007250082500925010250112501225013250142501525016250172501825019250202502125022250232502425025250262502725028250292503025031250322503325034250352503625037250382503925040250412504225043250442504525046250472504825049250502505125052250532505425055250562505725058250592506025061250622506325064250652506625067250682506925070250712507225073250742507525076250772507825079250802508125082250832508425085250862508725088250892509025091250922509325094250952509625097250982509925100251012510225103251042510525106251072510825109251102511125112251132511425115251162511725118251192512025121251222512325124251252512625127251282512925130251312513225133251342513525136251372513825139251402514125142251432514425145251462514725148251492515025151251522515325154251552515625157251582515925160251612516225163251642516525166251672516825169251702517125172251732517425175251762517725178251792518025181251822518325184251852518625187251882518925190251912519225193251942519525196251972519825199252002520125202252032520425205252062520725208252092521025211252122521325214252152521625217252182521925220252212522225223252242522525226252272522825229252302523125232252332523425235252362523725238252392524025241252422524325244252452524625247252482524925250252512525225253252542525525256252572525825259252602526125262252632526425265252662526725268252692527025271252722527325274252752527625277252782527925280252812528225283252842528525286252872528825289252902529125292252932529425295252962529725298252992530025301253022530325304253052530625307253082530925310253112531225313253142531525316253172531825319253202532125322253232532425325253262532725328253292533025331253322533325334253352533625337253382533925340253412534225343253442534525346253472534825349253502535125352253532535425355253562535725358253592536025361253622536325364253652536625367253682536925370253712537225373253742537525376253772537825379253802538125382253832538425385253862538725388253892539025391253922539325394253952539625397253982539925400254012540225403254042540525406254072540825409254102541125412254132541425415254162541725418254192542025421254222542325424254252542625427254282542925430254312543225433254342543525436254372543825439254402544125442254432544425445254462544725448254492545025451254522545325454254552545625457254582545925460254612546225463254642546525466254672546825469254702547125472254732547425475254762547725478254792548025481254822548325484254852548625487254882548925490254912549225493254942549525496254972549825499255002550125502255032550425505255062550725508255092551025511255122551325514255152551625517255182551925520255212552225523255242552525526255272552825529255302553125532255332553425535255362553725538255392554025541255422554325544255452554625547255482554925550255512555225553255542555525556255572555825559255602556125562255632556425565255662556725568255692557025571255722557325574255752557625577255782557925580255812558225583255842558525586255872558825589255902559125592255932559425595255962559725598255992560025601256022560325604256052560625607256082560925610256112561225613256142561525616256172561825619256202562125622256232562425625256262562725628256292563025631256322563325634256352563625637256382563925640256412564225643256442564525646256472564825649256502565125652256532565425655256562565725658256592566025661256622566325664256652566625667256682566925670256712567225673256742567525676256772567825679256802568125682256832568425685256862568725688256892569025691256922569325694256952569625697256982569925700257012570225703257042570525706257072570825709257102571125712257132571425715257162571725718257192572025721257222572325724257252572625727257282572925730257312573225733257342573525736257372573825739257402574125742257432574425745257462574725748257492575025751257522575325754257552575625757257582575925760257612576225763257642576525766257672576825769257702577125772257732577425775257762577725778257792578025781257822578325784257852578625787257882578925790257912579225793257942579525796257972579825799258002580125802258032580425805258062580725808258092581025811258122581325814258152581625817258182581925820258212582225823258242582525826258272582825829258302583125832258332583425835258362583725838258392584025841258422584325844258452584625847258482584925850258512585225853258542585525856258572585825859258602586125862258632586425865258662586725868258692587025871258722587325874258752587625877258782587925880258812588225883258842588525886258872588825889258902589125892258932589425895258962589725898258992590025901259022590325904259052590625907259082590925910259112591225913259142591525916259172591825919259202592125922259232592425925259262592725928259292593025931259322593325934259352593625937259382593925940259412594225943259442594525946259472594825949259502595125952259532595425955259562595725958259592596025961259622596325964259652596625967259682596925970259712597225973259742597525976259772597825979259802598125982259832598425985259862598725988259892599025991259922599325994259952599625997259982599926000260012600226003260042600526006260072600826009260102601126012260132601426015260162601726018260192602026021260222602326024260252602626027260282602926030260312603226033260342603526036260372603826039260402604126042260432604426045260462604726048260492605026051260522605326054260552605626057260582605926060260612606226063260642606526066260672606826069260702607126072260732607426075260762607726078260792608026081260822608326084260852608626087260882608926090260912609226093260942609526096260972609826099261002610126102261032610426105261062610726108261092611026111261122611326114261152611626117261182611926120261212612226123261242612526126261272612826129261302613126132261332613426135261362613726138261392614026141261422614326144261452614626147261482614926150261512615226153261542615526156261572615826159261602616126162261632616426165261662616726168261692617026171261722617326174261752617626177261782617926180261812618226183261842618526186261872618826189261902619126192261932619426195261962619726198261992620026201262022620326204262052620626207262082620926210262112621226213262142621526216262172621826219262202622126222262232622426225262262622726228262292623026231262322623326234262352623626237262382623926240262412624226243262442624526246262472624826249262502625126252262532625426255262562625726258262592626026261262622626326264262652626626267262682626926270262712627226273262742627526276262772627826279262802628126282262832628426285262862628726288262892629026291262922629326294262952629626297262982629926300263012630226303263042630526306263072630826309263102631126312263132631426315263162631726318263192632026321263222632326324263252632626327263282632926330263312633226333263342633526336263372633826339263402634126342263432634426345263462634726348263492635026351263522635326354263552635626357263582635926360263612636226363263642636526366263672636826369263702637126372263732637426375263762637726378263792638026381263822638326384263852638626387263882638926390263912639226393263942639526396263972639826399264002640126402264032640426405264062640726408264092641026411264122641326414264152641626417264182641926420264212642226423264242642526426264272642826429264302643126432264332643426435264362643726438264392644026441264422644326444264452644626447264482644926450264512645226453264542645526456264572645826459264602646126462264632646426465264662646726468264692647026471264722647326474264752647626477264782647926480264812648226483264842648526486264872648826489264902649126492264932649426495264962649726498264992650026501265022650326504265052650626507265082650926510265112651226513265142651526516265172651826519265202652126522265232652426525265262652726528265292653026531265322653326534265352653626537265382653926540265412654226543265442654526546265472654826549265502655126552265532655426555265562655726558265592656026561265622656326564265652656626567265682656926570265712657226573265742657526576265772657826579265802658126582265832658426585265862658726588265892659026591265922659326594265952659626597265982659926600266012660226603266042660526606266072660826609266102661126612266132661426615266162661726618266192662026621266222662326624266252662626627266282662926630266312663226633266342663526636266372663826639266402664126642266432664426645266462664726648266492665026651266522665326654266552665626657266582665926660266612666226663266642666526666266672666826669266702667126672266732667426675266762667726678266792668026681266822668326684266852668626687266882668926690266912669226693266942669526696266972669826699267002670126702267032670426705267062670726708267092671026711267122671326714267152671626717267182671926720267212672226723267242672526726267272672826729267302673126732267332673426735267362673726738267392674026741267422674326744267452674626747267482674926750267512675226753267542675526756267572675826759267602676126762267632676426765267662676726768267692677026771267722677326774267752677626777267782677926780267812678226783267842678526786267872678826789267902679126792267932679426795267962679726798267992680026801268022680326804268052680626807268082680926810268112681226813268142681526816268172681826819268202682126822268232682426825268262682726828268292683026831268322683326834268352683626837268382683926840268412684226843268442684526846268472684826849268502685126852268532685426855268562685726858268592686026861268622686326864268652686626867268682686926870268712687226873268742687526876268772687826879268802688126882268832688426885268862688726888268892689026891268922689326894268952689626897268982689926900269012690226903269042690526906269072690826909269102691126912269132691426915269162691726918269192692026921269222692326924269252692626927269282692926930269312693226933269342693526936269372693826939269402694126942269432694426945269462694726948269492695026951269522695326954269552695626957269582695926960269612696226963269642696526966269672696826969269702697126972269732697426975269762697726978269792698026981269822698326984269852698626987269882698926990269912699226993269942699526996269972699826999270002700127002270032700427005270062700727008270092701027011270122701327014270152701627017270182701927020270212702227023270242702527026270272702827029270302703127032270332703427035270362703727038270392704027041270422704327044270452704627047270482704927050270512705227053270542705527056270572705827059270602706127062270632706427065270662706727068270692707027071270722707327074270752707627077270782707927080270812708227083270842708527086270872708827089270902709127092270932709427095270962709727098270992710027101271022710327104271052710627107271082710927110271112711227113271142711527116271172711827119271202712127122271232712427125271262712727128271292713027131271322713327134271352713627137271382713927140271412714227143271442714527146271472714827149271502715127152271532715427155271562715727158271592716027161271622716327164271652716627167271682716927170271712717227173271742717527176271772717827179271802718127182271832718427185271862718727188271892719027191271922719327194271952719627197271982719927200272012720227203272042720527206272072720827209272102721127212272132721427215272162721727218272192722027221272222722327224272252722627227272282722927230272312723227233272342723527236272372723827239272402724127242272432724427245272462724727248272492725027251272522725327254272552725627257272582725927260272612726227263272642726527266272672726827269272702727127272272732727427275272762727727278272792728027281272822728327284272852728627287272882728927290272912729227293272942729527296272972729827299273002730127302273032730427305273062730727308273092731027311273122731327314273152731627317273182731927320273212732227323273242732527326273272732827329273302733127332273332733427335273362733727338273392734027341273422734327344273452734627347273482734927350273512735227353273542735527356273572735827359273602736127362273632736427365273662736727368273692737027371273722737327374273752737627377273782737927380273812738227383273842738527386273872738827389273902739127392273932739427395273962739727398273992740027401274022740327404274052740627407274082740927410274112741227413274142741527416274172741827419274202742127422274232742427425274262742727428274292743027431274322743327434274352743627437274382743927440274412744227443274442744527446274472744827449274502745127452274532745427455274562745727458274592746027461274622746327464274652746627467274682746927470274712747227473274742747527476274772747827479274802748127482274832748427485274862748727488274892749027491274922749327494274952749627497274982749927500275012750227503275042750527506275072750827509275102751127512275132751427515275162751727518275192752027521275222752327524275252752627527275282752927530275312753227533275342753527536275372753827539275402754127542275432754427545275462754727548275492755027551275522755327554275552755627557275582755927560275612756227563275642756527566275672756827569275702757127572275732757427575275762757727578275792758027581275822758327584275852758627587275882758927590275912759227593275942759527596275972759827599276002760127602276032760427605276062760727608276092761027611276122761327614276152761627617276182761927620276212762227623276242762527626276272762827629276302763127632276332763427635276362763727638276392764027641276422764327644276452764627647276482764927650276512765227653276542765527656276572765827659276602766127662276632766427665276662766727668276692767027671276722767327674276752767627677276782767927680276812768227683276842768527686276872768827689276902769127692276932769427695276962769727698276992770027701277022770327704277052770627707277082770927710277112771227713277142771527716277172771827719277202772127722277232772427725277262772727728277292773027731277322773327734277352773627737277382773927740277412774227743277442774527746277472774827749277502775127752277532775427755277562775727758277592776027761277622776327764277652776627767277682776927770277712777227773277742777527776277772777827779277802778127782277832778427785277862778727788277892779027791277922779327794277952779627797277982779927800278012780227803278042780527806278072780827809278102781127812278132781427815278162781727818278192782027821278222782327824278252782627827278282782927830278312783227833278342783527836278372783827839278402784127842278432784427845278462784727848278492785027851278522785327854278552785627857278582785927860278612786227863278642786527866278672786827869278702787127872278732787427875278762787727878278792788027881278822788327884278852788627887278882788927890278912789227893278942789527896278972789827899279002790127902279032790427905279062790727908279092791027911279122791327914279152791627917279182791927920279212792227923279242792527926279272792827929279302793127932279332793427935279362793727938279392794027941279422794327944279452794627947279482794927950279512795227953279542795527956279572795827959279602796127962279632796427965279662796727968279692797027971279722797327974279752797627977279782797927980279812798227983279842798527986279872798827989279902799127992279932799427995279962799727998279992800028001280022800328004280052800628007280082800928010280112801228013280142801528016280172801828019280202802128022280232802428025280262802728028280292803028031280322803328034280352803628037280382803928040280412804228043280442804528046280472804828049280502805128052280532805428055280562805728058280592806028061280622806328064280652806628067280682806928070280712807228073280742807528076280772807828079280802808128082280832808428085280862808728088280892809028091280922809328094280952809628097280982809928100281012810228103281042810528106281072810828109281102811128112281132811428115281162811728118281192812028121281222812328124281252812628127281282812928130281312813228133281342813528136281372813828139281402814128142281432814428145281462814728148281492815028151281522815328154281552815628157281582815928160281612816228163281642816528166281672816828169281702817128172281732817428175281762817728178281792818028181281822818328184281852818628187281882818928190281912819228193281942819528196281972819828199282002820128202282032820428205282062820728208282092821028211282122821328214282152821628217282182821928220282212822228223282242822528226282272822828229282302823128232282332823428235282362823728238282392824028241282422824328244282452824628247282482824928250282512825228253282542825528256282572825828259282602826128262282632826428265282662826728268282692827028271282722827328274282752827628277282782827928280282812828228283282842828528286282872828828289282902829128292282932829428295282962829728298282992830028301283022830328304283052830628307283082830928310283112831228313283142831528316283172831828319283202832128322283232832428325283262832728328283292833028331283322833328334283352833628337283382833928340283412834228343283442834528346283472834828349283502835128352283532835428355283562835728358283592836028361283622836328364283652836628367283682836928370283712837228373283742837528376283772837828379283802838128382283832838428385283862838728388283892839028391283922839328394283952839628397283982839928400284012840228403284042840528406284072840828409284102841128412284132841428415284162841728418284192842028421284222842328424284252842628427284282842928430284312843228433284342843528436284372843828439284402844128442284432844428445284462844728448284492845028451284522845328454284552845628457284582845928460284612846228463284642846528466284672846828469284702847128472284732847428475284762847728478284792848028481284822848328484284852848628487284882848928490284912849228493284942849528496284972849828499285002850128502285032850428505285062850728508285092851028511285122851328514285152851628517285182851928520285212852228523285242852528526285272852828529285302853128532285332853428535285362853728538285392854028541285422854328544285452854628547285482854928550285512855228553285542855528556285572855828559285602856128562285632856428565285662856728568285692857028571285722857328574285752857628577285782857928580285812858228583285842858528586285872858828589285902859128592285932859428595285962859728598285992860028601286022860328604286052860628607286082860928610286112861228613286142861528616286172861828619286202862128622286232862428625286262862728628286292863028631286322863328634286352863628637286382863928640286412864228643286442864528646286472864828649286502865128652286532865428655286562865728658286592866028661286622866328664286652866628667286682866928670286712867228673286742867528676286772867828679286802868128682286832868428685286862868728688286892869028691286922869328694286952869628697286982869928700287012870228703287042870528706287072870828709287102871128712287132871428715287162871728718287192872028721287222872328724287252872628727287282872928730287312873228733287342873528736287372873828739287402874128742287432874428745287462874728748287492875028751287522875328754287552875628757287582875928760287612876228763287642876528766287672876828769287702877128772287732877428775287762877728778287792878028781287822878328784287852878628787287882878928790287912879228793287942879528796287972879828799288002880128802288032880428805288062880728808288092881028811288122881328814288152881628817288182881928820288212882228823288242882528826288272882828829288302883128832288332883428835288362883728838288392884028841288422884328844288452884628847288482884928850288512885228853288542885528856288572885828859288602886128862288632886428865288662886728868288692887028871288722887328874288752887628877288782887928880288812888228883288842888528886288872888828889288902889128892288932889428895288962889728898288992890028901289022890328904289052890628907289082890928910289112891228913289142891528916289172891828919289202892128922289232892428925289262892728928289292893028931289322893328934289352893628937289382893928940289412894228943289442894528946289472894828949289502895128952289532895428955289562895728958289592896028961289622896328964289652896628967289682896928970289712897228973289742897528976289772897828979289802898128982289832898428985289862898728988289892899028991289922899328994289952899628997289982899929000290012900229003290042900529006290072900829009290102901129012290132901429015290162901729018290192902029021290222902329024290252902629027290282902929030290312903229033290342903529036290372903829039290402904129042290432904429045290462904729048290492905029051290522905329054290552905629057290582905929060290612906229063290642906529066290672906829069290702907129072290732907429075290762907729078290792908029081290822908329084290852908629087290882908929090290912909229093290942909529096290972909829099291002910129102291032910429105291062910729108291092911029111291122911329114291152911629117291182911929120291212912229123291242912529126291272912829129291302913129132291332913429135291362913729138291392914029141291422914329144291452914629147291482914929150291512915229153291542915529156291572915829159291602916129162291632916429165291662916729168291692917029171291722917329174291752917629177291782917929180291812918229183291842918529186291872918829189291902919129192291932919429195291962919729198291992920029201292022920329204292052920629207292082920929210292112921229213292142921529216292172921829219292202922129222292232922429225292262922729228292292923029231292322923329234292352923629237292382923929240292412924229243292442924529246292472924829249292502925129252292532925429255292562925729258292592926029261292622926329264292652926629267292682926929270292712927229273292742927529276292772927829279292802928129282292832928429285292862928729288292892929029291292922929329294292952929629297292982929929300293012930229303293042930529306293072930829309293102931129312293132931429315293162931729318293192932029321293222932329324293252932629327293282932929330293312933229333293342933529336293372933829339293402934129342293432934429345293462934729348293492935029351293522935329354293552935629357293582935929360293612936229363293642936529366293672936829369293702937129372293732937429375293762937729378293792938029381293822938329384293852938629387293882938929390293912939229393293942939529396293972939829399294002940129402294032940429405294062940729408294092941029411294122941329414294152941629417294182941929420294212942229423294242942529426294272942829429294302943129432294332943429435294362943729438294392944029441294422944329444294452944629447294482944929450294512945229453294542945529456294572945829459294602946129462294632946429465294662946729468294692947029471294722947329474294752947629477294782947929480294812948229483294842948529486294872948829489294902949129492294932949429495294962949729498294992950029501295022950329504295052950629507295082950929510295112951229513295142951529516295172951829519295202952129522295232952429525295262952729528295292953029531295322953329534295352953629537295382953929540295412954229543295442954529546295472954829549295502955129552295532955429555295562955729558295592956029561295622956329564295652956629567295682956929570295712957229573295742957529576295772957829579295802958129582295832958429585295862958729588295892959029591295922959329594295952959629597295982959929600296012960229603296042960529606296072960829609296102961129612296132961429615296162961729618296192962029621296222962329624296252962629627296282962929630296312963229633296342963529636296372963829639296402964129642296432964429645296462964729648296492965029651296522965329654296552965629657296582965929660296612966229663296642966529666296672966829669296702967129672296732967429675296762967729678296792968029681296822968329684296852968629687296882968929690296912969229693296942969529696296972969829699297002970129702297032970429705297062970729708297092971029711297122971329714297152971629717297182971929720297212972229723297242972529726297272972829729297302973129732297332973429735297362973729738297392974029741297422974329744297452974629747297482974929750297512975229753297542975529756297572975829759297602976129762297632976429765297662976729768297692977029771297722977329774297752977629777297782977929780297812978229783297842978529786297872978829789297902979129792297932979429795297962979729798297992980029801298022980329804298052980629807298082980929810298112981229813298142981529816298172981829819298202982129822298232982429825298262982729828298292983029831298322983329834298352983629837298382983929840298412984229843298442984529846298472984829849298502985129852298532985429855298562985729858298592986029861298622986329864298652986629867298682986929870298712987229873298742987529876298772987829879298802988129882298832988429885298862988729888298892989029891298922989329894298952989629897298982989929900299012990229903299042990529906299072990829909299102991129912299132991429915299162991729918299192992029921299222992329924299252992629927299282992929930299312993229933299342993529936299372993829939299402994129942299432994429945299462994729948299492995029951299522995329954299552995629957299582995929960299612996229963299642996529966299672996829969299702997129972299732997429975299762997729978299792998029981299822998329984299852998629987299882998929990299912999229993299942999529996299972999829999300003000130002300033000430005300063000730008300093001030011300123001330014300153001630017300183001930020300213002230023300243002530026300273002830029300303003130032300333003430035300363003730038300393004030041300423004330044300453004630047300483004930050300513005230053300543005530056300573005830059300603006130062300633006430065300663006730068300693007030071300723007330074300753007630077300783007930080300813008230083300843008530086300873008830089300903009130092300933009430095300963009730098300993010030101301023010330104301053010630107301083010930110301113011230113301143011530116301173011830119301203012130122301233012430125301263012730128301293013030131301323013330134301353013630137301383013930140301413014230143301443014530146301473014830149301503015130152301533015430155301563015730158301593016030161301623016330164301653016630167301683016930170301713017230173301743017530176301773017830179301803018130182301833018430185301863018730188301893019030191301923019330194301953019630197301983019930200302013020230203302043020530206302073020830209302103021130212302133021430215302163021730218302193022030221302223022330224302253022630227302283022930230302313023230233302343023530236302373023830239302403024130242302433024430245302463024730248302493025030251302523025330254302553025630257302583025930260302613026230263302643026530266302673026830269302703027130272302733027430275302763027730278302793028030281302823028330284302853028630287302883028930290302913029230293302943029530296302973029830299303003030130302303033030430305303063030730308303093031030311303123031330314303153031630317303183031930320303213032230323303243032530326303273032830329303303033130332303333033430335303363033730338303393034030341303423034330344303453034630347303483034930350303513035230353303543035530356303573035830359303603036130362303633036430365303663036730368303693037030371303723037330374303753037630377303783037930380303813038230383303843038530386303873038830389303903039130392303933039430395303963039730398303993040030401304023040330404304053040630407304083040930410304113041230413304143041530416304173041830419304203042130422304233042430425304263042730428304293043030431304323043330434304353043630437304383043930440304413044230443304443044530446304473044830449304503045130452304533045430455304563045730458304593046030461304623046330464304653046630467304683046930470304713047230473304743047530476304773047830479304803048130482304833048430485304863048730488304893049030491304923049330494304953049630497304983049930500305013050230503305043050530506305073050830509305103051130512305133051430515305163051730518305193052030521305223052330524305253052630527305283052930530305313053230533305343053530536305373053830539305403054130542305433054430545305463054730548305493055030551305523055330554305553055630557305583055930560305613056230563305643056530566305673056830569305703057130572305733057430575305763057730578305793058030581305823058330584305853058630587305883058930590305913059230593305943059530596305973059830599306003060130602306033060430605306063060730608306093061030611306123061330614306153061630617306183061930620306213062230623306243062530626306273062830629306303063130632306333063430635306363063730638306393064030641306423064330644306453064630647306483064930650306513065230653306543065530656306573065830659306603066130662306633066430665306663066730668306693067030671306723067330674306753067630677306783067930680306813068230683306843068530686306873068830689306903069130692306933069430695306963069730698306993070030701307023070330704307053070630707307083070930710307113071230713307143071530716307173071830719307203072130722307233072430725307263072730728307293073030731307323073330734307353073630737307383073930740307413074230743307443074530746307473074830749307503075130752307533075430755307563075730758307593076030761307623076330764307653076630767307683076930770307713077230773307743077530776307773077830779307803078130782307833078430785307863078730788307893079030791307923079330794307953079630797307983079930800308013080230803308043080530806308073080830809308103081130812308133081430815308163081730818308193082030821308223082330824308253082630827308283082930830308313083230833308343083530836308373083830839308403084130842308433084430845308463084730848308493085030851308523085330854308553085630857308583085930860308613086230863308643086530866308673086830869308703087130872308733087430875308763087730878308793088030881308823088330884308853088630887308883088930890308913089230893308943089530896308973089830899309003090130902309033090430905309063090730908309093091030911309123091330914309153091630917309183091930920309213092230923309243092530926309273092830929309303093130932309333093430935309363093730938309393094030941309423094330944309453094630947309483094930950309513095230953309543095530956309573095830959309603096130962309633096430965309663096730968309693097030971309723097330974309753097630977309783097930980309813098230983309843098530986309873098830989309903099130992309933099430995309963099730998309993100031001310023100331004310053100631007310083100931010310113101231013310143101531016310173101831019310203102131022310233102431025310263102731028310293103031031310323103331034310353103631037310383103931040310413104231043310443104531046310473104831049310503105131052310533105431055310563105731058310593106031061310623106331064310653106631067310683106931070310713107231073310743107531076310773107831079310803108131082310833108431085310863108731088310893109031091310923109331094310953109631097310983109931100311013110231103311043110531106311073110831109311103111131112311133111431115311163111731118311193112031121311223112331124311253112631127311283112931130311313113231133311343113531136311373113831139311403114131142311433114431145311463114731148311493115031151311523115331154311553115631157311583115931160311613116231163311643116531166311673116831169311703117131172311733117431175311763117731178311793118031181311823118331184311853118631187311883118931190311913119231193311943119531196311973119831199312003120131202312033120431205312063120731208312093121031211312123121331214312153121631217312183121931220312213122231223312243122531226312273122831229312303123131232312333123431235312363123731238312393124031241312423124331244312453124631247312483124931250312513125231253312543125531256312573125831259312603126131262312633126431265312663126731268312693127031271312723127331274312753127631277312783127931280312813128231283312843128531286312873128831289312903129131292312933129431295312963129731298312993130031301313023130331304313053130631307313083130931310313113131231313313143131531316313173131831319313203132131322313233132431325313263132731328313293133031331313323133331334313353133631337313383133931340313413134231343313443134531346313473134831349313503135131352313533135431355313563135731358313593136031361313623136331364313653136631367313683136931370313713137231373313743137531376313773137831379313803138131382313833138431385313863138731388313893139031391313923139331394313953139631397313983139931400314013140231403314043140531406314073140831409314103141131412314133141431415314163141731418314193142031421314223142331424314253142631427314283142931430314313143231433314343143531436314373143831439314403144131442314433144431445314463144731448314493145031451314523145331454314553145631457314583145931460314613146231463314643146531466314673146831469314703147131472314733147431475314763147731478314793148031481314823148331484314853148631487314883148931490314913149231493314943149531496314973149831499315003150131502315033150431505315063150731508315093151031511315123151331514315153151631517315183151931520315213152231523315243152531526315273152831529315303153131532315333153431535315363153731538315393154031541315423154331544315453154631547315483154931550315513155231553315543155531556315573155831559315603156131562315633156431565315663156731568315693157031571315723157331574315753157631577315783157931580315813158231583315843158531586315873158831589315903159131592315933159431595315963159731598315993160031601316023160331604316053160631607316083160931610316113161231613316143161531616316173161831619316203162131622316233162431625316263162731628316293163031631316323163331634316353163631637316383163931640316413164231643316443164531646316473164831649316503165131652316533165431655316563165731658316593166031661316623166331664316653166631667316683166931670316713167231673316743167531676316773167831679316803168131682316833168431685316863168731688316893169031691316923169331694316953169631697316983169931700317013170231703317043170531706317073170831709317103171131712317133171431715317163171731718317193172031721317223172331724317253172631727317283172931730317313173231733317343173531736317373173831739317403174131742317433174431745317463174731748317493175031751317523175331754317553175631757317583175931760317613176231763317643176531766317673176831769317703177131772317733177431775317763177731778317793178031781317823178331784317853178631787317883178931790317913179231793317943179531796317973179831799318003180131802318033180431805318063180731808318093181031811318123181331814318153181631817318183181931820318213182231823318243182531826318273182831829318303183131832318333183431835318363183731838318393184031841318423184331844318453184631847318483184931850318513185231853318543185531856318573185831859318603186131862318633186431865318663186731868318693187031871318723187331874318753187631877318783187931880318813188231883318843188531886318873188831889318903189131892318933189431895318963189731898318993190031901319023190331904319053190631907319083190931910319113191231913319143191531916319173191831919319203192131922319233192431925319263192731928319293193031931319323193331934319353193631937319383193931940319413194231943319443194531946319473194831949319503195131952319533195431955319563195731958319593196031961319623196331964319653196631967319683196931970319713197231973319743197531976319773197831979319803198131982319833198431985319863198731988319893199031991319923199331994319953199631997319983199932000320013200232003320043200532006320073200832009320103201132012320133201432015320163201732018320193202032021320223202332024320253202632027320283202932030320313203232033320343203532036320373203832039320403204132042320433204432045320463204732048320493205032051320523205332054320553205632057320583205932060320613206232063320643206532066320673206832069320703207132072320733207432075320763207732078320793208032081320823208332084320853208632087320883208932090320913209232093320943209532096320973209832099321003210132102321033210432105321063210732108321093211032111321123211332114321153211632117321183211932120321213212232123321243212532126321273212832129321303213132132321333213432135321363213732138321393214032141321423214332144321453214632147321483214932150321513215232153321543215532156321573215832159321603216132162321633216432165321663216732168321693217032171321723217332174321753217632177321783217932180321813218232183321843218532186321873218832189321903219132192321933219432195321963219732198321993220032201322023220332204322053220632207322083220932210322113221232213322143221532216322173221832219322203222132222322233222432225322263222732228322293223032231322323223332234322353223632237322383223932240322413224232243322443224532246322473224832249322503225132252322533225432255322563225732258322593226032261322623226332264322653226632267322683226932270322713227232273322743227532276322773227832279322803228132282322833228432285322863228732288322893229032291322923229332294322953229632297322983229932300323013230232303323043230532306323073230832309323103231132312323133231432315323163231732318323193232032321323223232332324323253232632327323283232932330323313233232333323343233532336323373233832339323403234132342323433234432345323463234732348323493235032351323523235332354323553235632357323583235932360323613236232363323643236532366323673236832369323703237132372323733237432375323763237732378323793238032381323823238332384323853238632387323883238932390323913239232393323943239532396323973239832399324003240132402324033240432405324063240732408324093241032411324123241332414324153241632417324183241932420324213242232423324243242532426324273242832429324303243132432324333243432435324363243732438324393244032441324423244332444324453244632447324483244932450324513245232453324543245532456324573245832459324603246132462324633246432465324663246732468324693247032471324723247332474324753247632477324783247932480324813248232483324843248532486324873248832489324903249132492324933249432495324963249732498324993250032501325023250332504325053250632507325083250932510325113251232513325143251532516325173251832519325203252132522325233252432525325263252732528325293253032531325323253332534325353253632537325383253932540325413254232543325443254532546325473254832549325503255132552325533255432555325563255732558325593256032561325623256332564325653256632567325683256932570325713257232573325743257532576325773257832579325803258132582325833258432585325863258732588325893259032591325923259332594325953259632597325983259932600326013260232603326043260532606326073260832609326103261132612326133261432615326163261732618326193262032621326223262332624326253262632627326283262932630326313263232633326343263532636326373263832639326403264132642326433264432645326463264732648326493265032651326523265332654326553265632657326583265932660326613266232663326643266532666326673266832669326703267132672326733267432675326763267732678326793268032681326823268332684326853268632687326883268932690326913269232693326943269532696326973269832699327003270132702327033270432705327063270732708327093271032711327123271332714327153271632717327183271932720327213272232723327243272532726327273272832729327303273132732327333273432735327363273732738327393274032741327423274332744327453274632747327483274932750327513275232753327543275532756327573275832759327603276132762327633276432765327663276732768327693277032771327723277332774327753277632777327783277932780327813278232783327843278532786327873278832789327903279132792327933279432795327963279732798327993280032801328023280332804328053280632807328083280932810328113281232813328143281532816328173281832819328203282132822328233282432825328263282732828328293283032831328323283332834328353283632837328383283932840328413284232843328443284532846328473284832849328503285132852328533285432855328563285732858328593286032861328623286332864328653286632867328683286932870328713287232873328743287532876328773287832879328803288132882328833288432885328863288732888328893289032891328923289332894328953289632897328983289932900329013290232903329043290532906329073290832909329103291132912329133291432915329163291732918329193292032921329223292332924329253292632927329283292932930329313293232933329343293532936329373293832939329403294132942329433294432945329463294732948329493295032951329523295332954329553295632957329583295932960329613296232963329643296532966329673296832969329703297132972329733297432975329763297732978329793298032981329823298332984329853298632987329883298932990329913299232993329943299532996329973299832999330003300133002330033300433005330063300733008330093301033011330123301333014330153301633017330183301933020330213302233023330243302533026330273302833029330303303133032330333303433035330363303733038330393304033041330423304333044330453304633047330483304933050330513305233053330543305533056330573305833059330603306133062330633306433065330663306733068330693307033071330723307333074330753307633077330783307933080330813308233083330843308533086330873308833089330903309133092330933309433095330963309733098330993310033101331023310333104331053310633107331083310933110331113311233113331143311533116331173311833119331203312133122331233312433125331263312733128331293313033131331323313333134331353313633137331383313933140331413314233143331443314533146331473314833149331503315133152331533315433155331563315733158331593316033161331623316333164331653316633167331683316933170331713317233173331743317533176331773317833179331803318133182331833318433185331863318733188331893319033191331923319333194331953319633197331983319933200332013320233203332043320533206332073320833209332103321133212332133321433215332163321733218332193322033221332223322333224332253322633227332283322933230332313323233233332343323533236332373323833239332403324133242332433324433245332463324733248332493325033251332523325333254332553325633257332583325933260332613326233263332643326533266332673326833269332703327133272332733327433275332763327733278332793328033281332823328333284332853328633287332883328933290332913329233293332943329533296332973329833299333003330133302333033330433305333063330733308333093331033311333123331333314333153331633317333183331933320333213332233323333243332533326333273332833329333303333133332333333333433335333363333733338333393334033341333423334333344333453334633347333483334933350333513335233353333543335533356333573335833359333603336133362333633336433365333663336733368333693337033371333723337333374333753337633377333783337933380333813338233383333843338533386333873338833389333903339133392333933339433395333963339733398333993340033401334023340333404334053340633407334083340933410334113341233413334143341533416334173341833419334203342133422334233342433425334263342733428334293343033431334323343333434334353343633437334383343933440334413344233443334443344533446334473344833449334503345133452334533345433455334563345733458334593346033461334623346333464334653346633467334683346933470334713347233473334743347533476334773347833479334803348133482334833348433485334863348733488334893349033491334923349333494334953349633497334983349933500335013350233503335043350533506335073350833509335103351133512335133351433515335163351733518335193352033521335223352333524335253352633527335283352933530335313353233533335343353533536335373353833539335403354133542335433354433545335463354733548335493355033551335523355333554335553355633557335583355933560335613356233563335643356533566335673356833569335703357133572335733357433575335763357733578335793358033581335823358333584335853358633587335883358933590335913359233593335943359533596335973359833599336003360133602336033360433605336063360733608336093361033611336123361333614336153361633617336183361933620336213362233623336243362533626336273362833629336303363133632336333363433635336363363733638336393364033641336423364333644336453364633647336483364933650336513365233653336543365533656336573365833659336603366133662336633366433665336663366733668336693367033671336723367333674336753367633677336783367933680336813368233683336843368533686336873368833689336903369133692336933369433695336963369733698336993370033701337023370333704337053370633707337083370933710337113371233713337143371533716337173371833719337203372133722337233372433725337263372733728337293373033731337323373333734337353373633737337383373933740337413374233743337443374533746337473374833749337503375133752337533375433755337563375733758337593376033761337623376333764337653376633767337683376933770337713377233773337743377533776337773377833779337803378133782337833378433785337863378733788337893379033791337923379333794337953379633797337983379933800338013380233803338043380533806338073380833809338103381133812338133381433815338163381733818338193382033821338223382333824338253382633827338283382933830338313383233833338343383533836338373383833839338403384133842338433384433845338463384733848338493385033851338523385333854338553385633857338583385933860338613386233863338643386533866338673386833869338703387133872338733387433875338763387733878338793388033881338823388333884338853388633887338883388933890338913389233893338943389533896338973389833899339003390133902339033390433905339063390733908339093391033911339123391333914339153391633917339183391933920339213392233923339243392533926339273392833929339303393133932339333393433935339363393733938339393394033941339423394333944339453394633947339483394933950339513395233953339543395533956339573395833959339603396133962339633396433965339663396733968339693397033971339723397333974339753397633977339783397933980339813398233983339843398533986339873398833989339903399133992339933399433995339963399733998339993400034001340023400334004340053400634007340083400934010340113401234013340143401534016340173401834019340203402134022340233402434025340263402734028340293403034031340323403334034340353403634037340383403934040340413404234043340443404534046340473404834049340503405134052340533405434055340563405734058340593406034061340623406334064340653406634067340683406934070340713407234073340743407534076340773407834079340803408134082340833408434085340863408734088340893409034091340923409334094340953409634097340983409934100341013410234103341043410534106341073410834109341103411134112341133411434115341163411734118341193412034121341223412334124341253412634127341283412934130341313413234133341343413534136341373413834139341403414134142341433414434145341463414734148341493415034151341523415334154341553415634157341583415934160341613416234163341643416534166341673416834169341703417134172341733417434175341763417734178341793418034181341823418334184341853418634187341883418934190341913419234193341943419534196341973419834199342003420134202342033420434205342063420734208342093421034211342123421334214342153421634217342183421934220342213422234223342243422534226342273422834229342303423134232342333423434235342363423734238342393424034241342423424334244342453424634247342483424934250342513425234253342543425534256342573425834259342603426134262342633426434265342663426734268342693427034271342723427334274342753427634277342783427934280342813428234283342843428534286342873428834289342903429134292342933429434295342963429734298342993430034301343023430334304343053430634307343083430934310343113431234313343143431534316343173431834319343203432134322343233432434325343263432734328343293433034331343323433334334343353433634337343383433934340343413434234343343443434534346343473434834349343503435134352343533435434355343563435734358343593436034361343623436334364343653436634367343683436934370343713437234373343743437534376343773437834379343803438134382343833438434385343863438734388343893439034391343923439334394343953439634397343983439934400344013440234403344043440534406344073440834409344103441134412344133441434415344163441734418344193442034421344223442334424344253442634427344283442934430344313443234433344343443534436344373443834439344403444134442344433444434445344463444734448344493445034451344523445334454344553445634457344583445934460344613446234463344643446534466344673446834469344703447134472344733447434475344763447734478344793448034481344823448334484344853448634487344883448934490344913449234493344943449534496344973449834499345003450134502345033450434505345063450734508345093451034511345123451334514345153451634517345183451934520345213452234523345243452534526345273452834529345303453134532345333453434535345363453734538345393454034541345423454334544345453454634547345483454934550345513455234553345543455534556345573455834559345603456134562345633456434565345663456734568345693457034571345723457334574345753457634577345783457934580345813458234583345843458534586345873458834589345903459134592345933459434595345963459734598345993460034601346023460334604346053460634607346083460934610346113461234613346143461534616346173461834619346203462134622346233462434625346263462734628346293463034631346323463334634346353463634637346383463934640346413464234643346443464534646346473464834649346503465134652346533465434655346563465734658346593466034661346623466334664346653466634667346683466934670346713467234673346743467534676346773467834679346803468134682346833468434685346863468734688346893469034691346923469334694346953469634697346983469934700347013470234703347043470534706347073470834709347103471134712347133471434715347163471734718347193472034721347223472334724347253472634727347283472934730347313473234733347343473534736347373473834739347403474134742347433474434745347463474734748347493475034751347523475334754347553475634757347583475934760347613476234763347643476534766347673476834769347703477134772347733477434775347763477734778347793478034781347823478334784347853478634787347883478934790347913479234793347943479534796347973479834799348003480134802348033480434805348063480734808348093481034811348123481334814348153481634817348183481934820348213482234823348243482534826348273482834829348303483134832348333483434835348363483734838348393484034841348423484334844348453484634847348483484934850348513485234853348543485534856348573485834859348603486134862348633486434865348663486734868348693487034871348723487334874348753487634877348783487934880 |
- #ifndef __RTL_WLAN_BITDEF_H__
- #define __RTL_WLAN_BITDEF_H__
- /*-------------------------Modification Log-----------------------------------
- Base on MAC_Register.doc SVN391
- -------------------------Modification Log-----------------------------------*/
- /*--------------------------Include File--------------------------------------*/
- #include "halmac_hw_cfg.h"
- /*--------------------------Include File--------------------------------------*/
- /* 3 ============Programming guide Start===================== */
- /*
- 1. For all bit define, it should be prefixed by "BIT_"
- 2. For all bit mask, it should be prefixed by "BIT_MASK_"
- 3. For all bit shift, it should be prefixed by "BIT_SHIFT_"
- 4. For other case, prefix is not needed
- Example:
- #define BIT_SHIFT_MAX_TXDMA 16
- #define BIT_MASK_MAX_TXDMA 0x7
- #define BIT_MAX_TXDMA(x) (((x) & BIT_MASK_MAX_TXDMA)<<BIT_SHIFT_MAX_TXDMA)
- #define BIT_GET_MAX_TXDMA(x) (((x) >> BIT_SHIFT_MAX_TXDMA) & BIT_MASK_MAX_TXDMA)
- */
- /* 3 ============Programming guide End===================== */
- #define CPU_OPT_WIDTH 0x1F
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- #define BIT_SHIFT_WATCH_DOG_RECORD_V1 10
- #define BIT_MASK_WATCH_DOG_RECORD_V1 0x3fff
- #define BIT_WATCH_DOG_RECORD_V1(x) (((x) & BIT_MASK_WATCH_DOG_RECORD_V1) << BIT_SHIFT_WATCH_DOG_RECORD_V1)
- #define BIT_GET_WATCH_DOG_RECORD_V1(x) (((x) >> BIT_SHIFT_WATCH_DOG_RECORD_V1) & BIT_MASK_WATCH_DOG_RECORD_V1)
- #define BIT_R_IO_TIMEOUT_FLAG_V1 BIT(9)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8881A_SUPPORT)
- #define BIT_EN_WATCH_DOG_V1 BIT(8)
- #endif
- #if (HALMAC_8881A_SUPPORT)
- #define BIT_AFE_MBIAS BIT(1)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- #define BIT_ISO_MD2PP BIT(0)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8822B_SUPPORT)
- #define BIT_SHIFT_R_WMAC_IPV6_MYIPAD 0
- #define BIT_MASK_R_WMAC_IPV6_MYIPAD 0xffffffffffffffffffffffffffffffffL
- #define BIT_R_WMAC_IPV6_MYIPAD(x) (((x) & BIT_MASK_R_WMAC_IPV6_MYIPAD) << BIT_SHIFT_R_WMAC_IPV6_MYIPAD)
- #define BIT_GET_R_WMAC_IPV6_MYIPAD(x) (((x) >> BIT_SHIFT_R_WMAC_IPV6_MYIPAD) & BIT_MASK_R_WMAC_IPV6_MYIPAD)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_SDIO_TX_CTRL (Offset 0x10250000) */
- #define BIT_SHIFT_SDIO_INT_TIMEOUT 16
- #define BIT_MASK_SDIO_INT_TIMEOUT 0xffff
- #define BIT_SDIO_INT_TIMEOUT(x) (((x) & BIT_MASK_SDIO_INT_TIMEOUT) << BIT_SHIFT_SDIO_INT_TIMEOUT)
- #define BIT_GET_SDIO_INT_TIMEOUT(x) (((x) >> BIT_SHIFT_SDIO_INT_TIMEOUT) & BIT_MASK_SDIO_INT_TIMEOUT)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_SYS_ISO_CTRL (Offset 0x0000) */
- #define BIT_PWC_EV12V BIT(15)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_SYS_ISO_CTRL (Offset 0x0000) */
- #define BIT_PWC_EBCOEB BIT(15)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_SDIO_TX_CTRL (Offset 0x10250000) */
- #define BIT_IO_ERR_STATUS BIT(15)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_SYS_ISO_CTRL (Offset 0x0000) */
- #define BIT_PWC_EV25V BIT(14)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_SYS_ISO_CTRL (Offset 0x0000) */
- #define BIT_PA33V_EN BIT(13)
- #define BIT_PA12V_EN BIT(12)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_SYS_ISO_CTRL (Offset 0x0000) */
- #define BIT_PC_A15V BIT(12)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_SYS_ISO_CTRL (Offset 0x0000) */
- #define BIT_UA33V_EN BIT(11)
- #define BIT_UA12V_EN BIT(10)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_SYS_ISO_CTRL (Offset 0x0000) */
- #define BIT_ISO_AFE_OUTPUT_SIGNAL BIT(10)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_SYS_ISO_CTRL (Offset 0x0000) */
- #define BIT_ISO_RFDIO BIT(9)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_SDIO_TX_CTRL (Offset 0x10250000) */
- #define BIT_REPLY_ERRCRC_IN_DATA BIT(9)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_SYS_ISO_CTRL (Offset 0x0000) */
- #define BIT_ISO_EB2CORE BIT(8)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_SDIO_TX_CTRL (Offset 0x10250000) */
- #define BIT_EN_CMD53_OVERLAP BIT(8)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_SYS_ISO_CTRL (Offset 0x0000) */
- #define BIT_ISO_DIOE BIT(7)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_SDIO_TX_CTRL (Offset 0x10250000) */
- #define BIT_REPLY_ERR_IN_R5 BIT(7)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_SYS_ISO_CTRL (Offset 0x0000) */
- #define BIT_ISO_DIOP BIT(6)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_SYS_ISO_CTRL (Offset 0x0000) */
- #define BIT_ISO_WLPON2PP BIT(6)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_SDIO_TX_CTRL (Offset 0x10250000) */
- #define BIT_R18A_EN BIT(6)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_SYS_ISO_CTRL (Offset 0x0000) */
- #define BIT_ISO_IP2MAC_WA2PP BIT(5)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_SDIO_TX_CTRL (Offset 0x10250000) */
- #define BIT_INIT_CMD_EN BIT(5)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_SYS_ISO_CTRL (Offset 0x0000) */
- #define BIT_ISO_PD2CORE BIT(4)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_SYS_ISO_CTRL (Offset 0x0000) */
- #define BIT_ISO_PA2PCIE BIT(3)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_SDIO_TX_CTRL (Offset 0x10250000) */
- #define BIT_EN_32K_TRANS BIT(3)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_SYS_ISO_CTRL (Offset 0x0000) */
- #define BIT_ISO_UD2CORE BIT(2)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_SDIO_TX_CTRL (Offset 0x10250000) */
- #define BIT_EN_RXDMA_MASK_INT BIT(2)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_SYS_ISO_CTRL (Offset 0x0000) */
- #define BIT_ISO_HD2CORE BIT(2)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_SYS_ISO_CTRL (Offset 0x0000) */
- #define BIT_ISO_UA2USB BIT(1)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_SDIO_TX_CTRL (Offset 0x10250000) */
- #define BIT_EN_MASK_TIMER BIT(1)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_SYS_ISO_CTRL (Offset 0x0000) */
- #define BIT_ISO_WD2PP BIT(0)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_SDIO_TX_CTRL (Offset 0x10250000) */
- #define BIT_CMD_ERR_STOP_INT_EN BIT(0)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_SYS_FUNC_EN (Offset 0x0002) */
- #define BIT_FEN_MREGEN BIT(15)
- #define BIT_FEN_HWPDN BIT(14)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_SYS_FUNC_EN (Offset 0x0002) */
- #define BIT_EN_25_1 BIT(13)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_SYS_FUNC_EN (Offset 0x0002) */
- #define BIT_FEN_ELDR BIT(12)
- #define BIT_FEN_DCORE BIT(11)
- #define BIT_FEN_CPUEN BIT(10)
- #define BIT_FEN_DIOE BIT(9)
- #define BIT_FEN_PCIED BIT(8)
- #define BIT_FEN_PPLL BIT(7)
- #define BIT_FEN_PCIEA BIT(6)
- #define BIT_FEN_DIO_PCIE BIT(5)
- #define BIT_FEN_USBD BIT(4)
- #define BIT_FEN_UPLL BIT(3)
- #define BIT_FEN_USBA BIT(2)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_SYS_FUNC_EN (Offset 0x0002) */
- #define BIT_FEN_BB_GLB_RSTN BIT(1)
- #define BIT_FEN_BBRSTB BIT(0)
- /* 2 REG_SYS_PW_CTRL (Offset 0x0004) */
- #define BIT_SOP_EABM BIT(31)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_SYS_PW_CTRL (Offset 0x0004) */
- #define BIT_SKP_ALD BIT(31)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_SYS_PW_CTRL (Offset 0x0004) */
- #define BIT_SOP_ACKF BIT(30)
- #define BIT_SOP_ERCK BIT(29)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_SYS_PW_CTRL (Offset 0x0004) */
- #define BIT_SOP_ESWR BIT(28)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_SYS_PW_CTRL (Offset 0x0004) */
- #define BIT_SOP_AFEP BIT(28)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_SYS_PW_CTRL (Offset 0x0004) */
- #define BIT_SOP_PWMM BIT(27)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_SYS_PW_CTRL (Offset 0x0004) */
- #define BIT_SOP_EPWM BIT(27)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_SYS_PW_CTRL (Offset 0x0004) */
- #define BIT_SOP_EECK BIT(26)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_SYS_PW_CTRL (Offset 0x0004) */
- #define BIT_ROP_ENXT BIT(25)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_SYS_PW_CTRL (Offset 0x0004) */
- #define BIT_SOP_EXTL BIT(24)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_SYS_PW_CTRL (Offset 0x0004) */
- #define BIT_CHIPOFF_EN BIT(23)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_SYS_PW_CTRL (Offset 0x0004) */
- #define BIT_SYM_OP_RING_12M BIT(22)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_SYS_PW_CTRL (Offset 0x0004) */
- #define BIT_DIS_USB3_SUS_ALD BIT(22)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_SYS_PW_CTRL (Offset 0x0004) */
- #define BIT_ROP_SWPR BIT(21)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_SYS_PW_CTRL (Offset 0x0004) */
- #define BIT_DIS_HW_LPLDM BIT(20)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_SYS_PW_CTRL (Offset 0x0004) */
- #define BIT_SOP_ALD BIT(20)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_SYS_PW_CTRL (Offset 0x0004) */
- #define BIT_OPT_SWRST_WLMCU BIT(19)
- #define BIT_RDY_SYSPWR BIT(17)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_SYS_PW_CTRL (Offset 0x0004) */
- #define BIT_EN_WLON BIT(16)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_SYS_PW_CTRL (Offset 0x0004) */
- #define BIT_APDM_HPDN BIT(15)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_SYS_PW_CTRL (Offset 0x0004) */
- #define BIT_HSUS BIT(14)
- #define BIT_PDN_SEL BIT(13)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_SYS_PW_CTRL (Offset 0x0004) */
- #define BIT_AFSM_PCIE_SUS_EN BIT(12)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_SYS_PW_CTRL (Offset 0x0004) */
- #define BIT_AFSM_WLSUS_EN BIT(11)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_SYS_PW_CTRL (Offset 0x0004) */
- #define BIT_APFM_SWLPS BIT(10)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_SYS_PW_CTRL (Offset 0x0004) */
- #define BIT_APFM_SWLPS_EN BIT(10)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_SYS_PW_CTRL (Offset 0x0004) */
- #define BIT_APFM_OFFMAC BIT(9)
- #define BIT_APFN_ONMAC BIT(8)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_SYS_PW_CTRL (Offset 0x0004) */
- #define BIT_CHIP_PDN_EN BIT(7)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_SYS_PW_CTRL (Offset 0x0004) */
- #define BIT_BT_SUSEN BIT(7)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_SYS_PW_CTRL (Offset 0x0004) */
- #define BIT_RDY_MACDIS BIT(6)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_SYS_PW_CTRL (Offset 0x0004) */
- #define BIT_PD_RF BIT(5)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_SYS_PW_CTRL (Offset 0x0004) */
- #define BIT_RING_CLK_12M_EN BIT(4)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_SYS_PW_CTRL (Offset 0x0004) */
- #define BIT_ENPDN BIT(4)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_SYS_PW_CTRL (Offset 0x0004) */
- #define BIT_PFM_WOWL BIT(3)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_SYS_PW_CTRL (Offset 0x0004) */
- #define BIT_SW_WAKE BIT(3)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_SYS_PW_CTRL (Offset 0x0004) */
- #define BIT_PFM_LDKP BIT(2)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_SYS_PW_CTRL (Offset 0x0004) */
- #define BIT_WL_HCI_ALD BIT(1)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_SYS_PW_CTRL (Offset 0x0004) */
- #define BIT_PFM_ALDN BIT(1)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_SYS_PW_CTRL (Offset 0x0004) */
- #define BIT_PFM_LDALL BIT(0)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_SYS_CLK_CTRL (Offset 0x0008) */
- #define BIT_LDO_DUMMY BIT(15)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_SYS_CLK_CTRL (Offset 0x0008) */
- #define BIT_ANA_CLK_EN BIT(15)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_SYS_CLK_CTRL (Offset 0x0008) */
- #define BIT_CPU_CLK_EN BIT(14)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_SYS_CLK_CTRL (Offset 0x0008) */
- #define BIT_SYMREG_CLK_EN BIT(13)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_SYS_CLK_CTRL (Offset 0x0008) */
- #define BIT_RING_CLK_EN BIT(13)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_SYS_CLK_CTRL (Offset 0x0008) */
- #define BIT_HCI_CLK_EN BIT(12)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_SYS_CLK_CTRL (Offset 0x0008) */
- #define BIT_SYS_CLK_EN BIT(12)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_SYS_CLK_CTRL (Offset 0x0008) */
- #define BIT_MAC_CLK_EN BIT(11)
- #define BIT_SEC_CLK_EN BIT(10)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_SYS_CLK_CTRL (Offset 0x0008) */
- #define BIT_PHY_SSC_RSTB BIT(9)
- #define BIT_EXT_32K_EN BIT(8)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_SYS_CLK_CTRL (Offset 0x0008) */
- #define BIT_EXT32K_EN BIT(8)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_SYS_CLK_CTRL (Offset 0x0008) */
- #define BIT_WL_CLK_TEST BIT(7)
- #define BIT_OP_SPS_PWM_EN BIT(6)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_SYS_CLK_CTRL (Offset 0x0008) */
- #define BIT_SHIFT_MAC_CLK_SEL_V1 6
- #define BIT_MASK_MAC_CLK_SEL_V1 0x3
- #define BIT_MAC_CLK_SEL_V1(x) (((x) & BIT_MASK_MAC_CLK_SEL_V1) << BIT_SHIFT_MAC_CLK_SEL_V1)
- #define BIT_GET_MAC_CLK_SEL_V1(x) (((x) >> BIT_SHIFT_MAC_CLK_SEL_V1) & BIT_MASK_MAC_CLK_SEL_V1)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_SYS_CLK_CTRL (Offset 0x0008) */
- #define BIT_LOADER_CLK_EN BIT(5)
- #define BIT_MACSLP BIT(4)
- #define BIT_WAKEPAD_EN BIT(3)
- #define BIT_ROMD16V_EN BIT(2)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_SYS_CLK_CTRL (Offset 0x0008) */
- #define BIT_CKANA8M_EN BIT(1)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_SYS_CLK_CTRL (Offset 0x0008) */
- #define BIT_CKANA12M_EN BIT(1)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_SYS_CLK_CTRL (Offset 0x0008) */
- #define BIT_ANA8M_EN BIT(1)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_SYS_CLK_CTRL (Offset 0x0008) */
- #define BIT_CNTD16V_EN BIT(0)
- /* 2 REG_SYS_EEPROM_CTRL (Offset 0x000A) */
- #define BIT_SHIFT_VPDIDX 8
- #define BIT_MASK_VPDIDX 0xff
- #define BIT_VPDIDX(x) (((x) & BIT_MASK_VPDIDX) << BIT_SHIFT_VPDIDX)
- #define BIT_GET_VPDIDX(x) (((x) >> BIT_SHIFT_VPDIDX) & BIT_MASK_VPDIDX)
- #define BIT_SHIFT_EEM1_0 6
- #define BIT_MASK_EEM1_0 0x3
- #define BIT_EEM1_0(x) (((x) & BIT_MASK_EEM1_0) << BIT_SHIFT_EEM1_0)
- #define BIT_GET_EEM1_0(x) (((x) >> BIT_SHIFT_EEM1_0) & BIT_MASK_EEM1_0)
- #define BIT_AUTOLOAD_SUS BIT(5)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_SYS_EEPROM_CTRL (Offset 0x000A) */
- #define BIT_EERPOMSEL BIT(4)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_SYS_EEPROM_CTRL (Offset 0x000A) */
- #define BIT_EEPROMSEL BIT(4)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_SYS_EEPROM_CTRL (Offset 0x000A) */
- #define BIT_EECS_V1 BIT(3)
- #define BIT_EESK_V1 BIT(2)
- #define BIT_EEDI_V1 BIT(1)
- #define BIT_EEDO_V1 BIT(0)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_EE_VPD (Offset 0x000C) */
- #define BIT_SHIFT_VPD_DATA 0
- #define BIT_MASK_VPD_DATA 0xffffffffL
- #define BIT_VPD_DATA(x) (((x) & BIT_MASK_VPD_DATA) << BIT_SHIFT_VPD_DATA)
- #define BIT_GET_VPD_DATA(x) (((x) >> BIT_SHIFT_VPD_DATA) & BIT_MASK_VPD_DATA)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_EE_VPD (Offset 0x000C) */
- #define BIT_SHIFT_VDP_DATA 0
- #define BIT_MASK_VDP_DATA 0xffffffffL
- #define BIT_VDP_DATA(x) (((x) & BIT_MASK_VDP_DATA) << BIT_SHIFT_VDP_DATA)
- #define BIT_GET_VDP_DATA(x) (((x) >> BIT_SHIFT_VDP_DATA) & BIT_MASK_VDP_DATA)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_SYS_SWR_CTRL1 (Offset 0x0010) */
- #define BIT_SW18_C2_BIT0 BIT(31)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_SYS_SWR_CTRL1 (Offset 0x0010) */
- #define BIT_C2_L_BIT0 BIT(31)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_SYS_SWR_CTRL1 (Offset 0x0010) */
- #define BIT_SHIFT_R1_L1_V1 30
- #define BIT_MASK_R1_L1_V1 0x3
- #define BIT_R1_L1_V1(x) (((x) & BIT_MASK_R1_L1_V1) << BIT_SHIFT_R1_L1_V1)
- #define BIT_GET_R1_L1_V1(x) (((x) >> BIT_SHIFT_R1_L1_V1) & BIT_MASK_R1_L1_V1)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_SYS_SWR_CTRL1 (Offset 0x0010) */
- #define BIT_SHIFT_SW18_C1 29
- #define BIT_MASK_SW18_C1 0x3
- #define BIT_SW18_C1(x) (((x) & BIT_MASK_SW18_C1) << BIT_SHIFT_SW18_C1)
- #define BIT_GET_SW18_C1(x) (((x) >> BIT_SHIFT_SW18_C1) & BIT_MASK_SW18_C1)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_SYS_SWR_CTRL1 (Offset 0x0010) */
- #define BIT_SHIFT_C1_L 29
- #define BIT_MASK_C1_L 0x3
- #define BIT_C1_L(x) (((x) & BIT_MASK_C1_L) << BIT_SHIFT_C1_L)
- #define BIT_GET_C1_L(x) (((x) >> BIT_SHIFT_C1_L) & BIT_MASK_C1_L)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_SYS_SWR_CTRL1 (Offset 0x0010) */
- #define BIT_SHIFT_C3_L1_V1 28
- #define BIT_MASK_C3_L1_V1 0x3
- #define BIT_C3_L1_V1(x) (((x) & BIT_MASK_C3_L1_V1) << BIT_SHIFT_C3_L1_V1)
- #define BIT_GET_C3_L1_V1(x) (((x) >> BIT_SHIFT_C3_L1_V1) & BIT_MASK_C3_L1_V1)
- #define BIT_SHIFT_C2_L1_V1 26
- #define BIT_MASK_C2_L1_V1 0x3
- #define BIT_C2_L1_V1(x) (((x) & BIT_MASK_C2_L1_V1) << BIT_SHIFT_C2_L1_V1)
- #define BIT_GET_C2_L1_V1(x) (((x) >> BIT_SHIFT_C2_L1_V1) & BIT_MASK_C2_L1_V1)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_SYS_SWR_CTRL1 (Offset 0x0010) */
- #define BIT_SHIFT_REG_FREQ_L 25
- #define BIT_MASK_REG_FREQ_L 0x7
- #define BIT_REG_FREQ_L(x) (((x) & BIT_MASK_REG_FREQ_L) << BIT_SHIFT_REG_FREQ_L)
- #define BIT_GET_REG_FREQ_L(x) (((x) >> BIT_SHIFT_REG_FREQ_L) & BIT_MASK_REG_FREQ_L)
- #define BIT_REG_EN_DUTY BIT(24)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_SYS_SWR_CTRL1 (Offset 0x0010) */
- #define BIT_SHIFT_C1_L1_V1 24
- #define BIT_MASK_C1_L1_V1 0x3
- #define BIT_C1_L1_V1(x) (((x) & BIT_MASK_C1_L1_V1) << BIT_SHIFT_C1_L1_V1)
- #define BIT_GET_C1_L1_V1(x) (((x) >> BIT_SHIFT_C1_L1_V1) & BIT_MASK_C1_L1_V1)
- #define BIT_REG_TYPE_L_V3 BIT(23)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_SYS_SWR_CTRL1 (Offset 0x0010) */
- #define BIT_SHIFT_REG_MODE 22
- #define BIT_MASK_REG_MODE 0x3
- #define BIT_REG_MODE(x) (((x) & BIT_MASK_REG_MODE) << BIT_SHIFT_REG_MODE)
- #define BIT_GET_REG_MODE(x) (((x) >> BIT_SHIFT_REG_MODE) & BIT_MASK_REG_MODE)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_SYS_SWR_CTRL1 (Offset 0x0010) */
- #define BIT_FPWM_L1_V1 BIT(22)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_SYS_SWR_CTRL1 (Offset 0x0010) */
- #define BIT_REG_EN_SP BIT(21)
- #define BIT_REG_AUTO_L BIT(20)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_SYS_SWR_CTRL1 (Offset 0x0010) */
- #define BIT_SW18_SELD_BIT0 BIT(19)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_SYS_SWR_CTRL1 (Offset 0x0010) */
- #define BIT_SHIFT_V15ADJ_L1 19
- #define BIT_MASK_V15ADJ_L1 0x7
- #define BIT_V15ADJ_L1(x) (((x) & BIT_MASK_V15ADJ_L1) << BIT_SHIFT_V15ADJ_L1)
- #define BIT_GET_V15ADJ_L1(x) (((x) >> BIT_SHIFT_V15ADJ_L1) & BIT_MASK_V15ADJ_L1)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_SYS_SWR_CTRL1 (Offset 0x0010) */
- #define BIT_SW18_POWOCP BIT(18)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_SYS_SWR_CTRL1 (Offset 0x0010) */
- #define BIT_SHIFT_IN_L1 16
- #define BIT_MASK_IN_L1 0x7
- #define BIT_IN_L1(x) (((x) & BIT_MASK_IN_L1) << BIT_SHIFT_IN_L1)
- #define BIT_GET_IN_L1(x) (((x) >> BIT_SHIFT_IN_L1) & BIT_MASK_IN_L1)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_SYS_SWR_CTRL1 (Offset 0x0010) */
- #define BIT_SHIFT_SW18_OCP 15
- #define BIT_MASK_SW18_OCP 0x7
- #define BIT_SW18_OCP(x) (((x) & BIT_MASK_SW18_OCP) << BIT_SHIFT_SW18_OCP)
- #define BIT_GET_SW18_OCP(x) (((x) >> BIT_SHIFT_SW18_OCP) & BIT_MASK_SW18_OCP)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_SYS_SWR_CTRL1 (Offset 0x0010) */
- #define BIT_SHIFT_OCP_L1 15
- #define BIT_MASK_OCP_L1 0x7
- #define BIT_OCP_L1(x) (((x) & BIT_MASK_OCP_L1) << BIT_SHIFT_OCP_L1)
- #define BIT_GET_OCP_L1(x) (((x) >> BIT_SHIFT_OCP_L1) & BIT_MASK_OCP_L1)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_SYS_SWR_CTRL1 (Offset 0x0010) */
- #define BIT_SHIFT_STD_L1 14
- #define BIT_MASK_STD_L1 0x3
- #define BIT_STD_L1(x) (((x) & BIT_MASK_STD_L1) << BIT_SHIFT_STD_L1)
- #define BIT_GET_STD_L1(x) (((x) >> BIT_SHIFT_STD_L1) & BIT_MASK_STD_L1)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_SYS_SWR_CTRL1 (Offset 0x0010) */
- #define BIT_SHIFT_CF_L_BIT0_TO_1 13
- #define BIT_MASK_CF_L_BIT0_TO_1 0x3
- #define BIT_CF_L_BIT0_TO_1(x) (((x) & BIT_MASK_CF_L_BIT0_TO_1) << BIT_SHIFT_CF_L_BIT0_TO_1)
- #define BIT_GET_CF_L_BIT0_TO_1(x) (((x) >> BIT_SHIFT_CF_L_BIT0_TO_1) & BIT_MASK_CF_L_BIT0_TO_1)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_SYS_SWR_CTRL1 (Offset 0x0010) */
- #define BIT_SHIFT_CF_L 13
- #define BIT_MASK_CF_L 0x3
- #define BIT_CF_L(x) (((x) & BIT_MASK_CF_L) << BIT_SHIFT_CF_L)
- #define BIT_GET_CF_L(x) (((x) >> BIT_SHIFT_CF_L) & BIT_MASK_CF_L)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_SYS_SWR_CTRL1 (Offset 0x0010) */
- #define BIT_SW18_FPWM BIT(11)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_SYS_SWR_CTRL1 (Offset 0x0010) */
- #define BIT_SHIFT_VOL_L1 10
- #define BIT_MASK_VOL_L1 0xf
- #define BIT_VOL_L1(x) (((x) & BIT_MASK_VOL_L1) << BIT_SHIFT_VOL_L1)
- #define BIT_GET_VOL_L1(x) (((x) >> BIT_SHIFT_VOL_L1) & BIT_MASK_VOL_L1)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_SYS_SWR_CTRL1 (Offset 0x0010) */
- #define BIT_SW18_SWEN BIT(9)
- #define BIT_SW18_LDEN BIT(8)
- #define BIT_MAC_ID_EN BIT(7)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_SYS_SWR_CTRL1 (Offset 0x0010) */
- #define BIT_WL_CTRL_XTAL_CADJ BIT(6)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_SYS_SWR_CTRL1 (Offset 0x0010) */
- #define BIT_LDO11_EN BIT(6)
- #define BIT_AFE_P3_PC BIT(5)
- #define BIT_AFE_P2_PC BIT(4)
- #define BIT_AFE_P1_PC BIT(3)
- #define BIT_AFE_P0_PC BIT(2)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_SYS_SWR_CTRL1 (Offset 0x0010) */
- #define BIT_AFE_BGEN BIT(0)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_SYS_SWR_CTRL2 (Offset 0x0014) */
- #define BIT_POW_ZCD_L BIT(31)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_SDIO_HIMR (Offset 0x10250014) */
- #define BIT_IO_READY_SIGNAL_ERR_MSK BIT(31)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_SDIO_HIMR (Offset 0x10250014) */
- #define BIT_SDIO_CRCERR_MSK BIT(31)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_SYS_SWR_CTRL2 (Offset 0x0014) */
- #define BIT_ENABLE_ZCDOUT_L BIT(30)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_SDIO_HIMR (Offset 0x10250014) */
- #define BIT_SDIO_TX_CRC__MSK BIT(30)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_SYS_SWR_CTRL2 (Offset 0x0014) */
- #define BIT_AUTOZCD_L BIT(30)
- #define BIT_SDIO_HSISR3_IND_MSK BIT(30)
- #define BIT_SDIO_HSISR2_IND_MSK BIT(29)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_SYS_SWR_CTRL2 (Offset 0x0014) */
- #define BIT_SHIFT_REG_DELAY 28
- #define BIT_MASK_REG_DELAY 0x3
- #define BIT_REG_DELAY(x) (((x) & BIT_MASK_REG_DELAY) << BIT_SHIFT_REG_DELAY)
- #define BIT_GET_REG_DELAY(x) (((x) >> BIT_SHIFT_REG_DELAY) & BIT_MASK_REG_DELAY)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_SDIO_HIMR (Offset 0x10250014) */
- #define BIT_SDIO_HEISR_IND_MSK BIT(28)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_SDIO_HIMR (Offset 0x10250014) */
- #define BIT_SDIO_CTWEND_MSK BIT(27)
- #define BIT_SDIO_ATIMEND_E_MSK BIT(26)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_SDIO_HIMR (Offset 0x10250014) */
- #define BIT_SDIO_ATIMEND_MSK BIT(25)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_SDIO_HIMR (Offset 0x10250014) */
- #define BIT_SDIIO_ATIMEND_MSK BIT(25)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_SYS_SWR_CTRL2 (Offset 0x0014) */
- #define BIT_SHIFT_SW18_V15ADJ 24
- #define BIT_MASK_SW18_V15ADJ 0x7
- #define BIT_SW18_V15ADJ(x) (((x) & BIT_MASK_SW18_V15ADJ) << BIT_SHIFT_SW18_V15ADJ)
- #define BIT_GET_SW18_V15ADJ(x) (((x) >> BIT_SHIFT_SW18_V15ADJ) & BIT_MASK_SW18_V15ADJ)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_SDIO_HIMR (Offset 0x10250014) */
- #define BIT_SDIO_OCPINT_MSK BIT(24)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_SYS_SWR_CTRL2 (Offset 0x0014) */
- #define BIT_OCPSL BIT(24)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_SYS_SWR_CTRL2 (Offset 0x0014) */
- #define BIT_SHIFT_V15ADJ_L1_V1 24
- #define BIT_MASK_V15ADJ_L1_V1 0x7
- #define BIT_V15ADJ_L1_V1(x) (((x) & BIT_MASK_V15ADJ_L1_V1) << BIT_SHIFT_V15ADJ_L1_V1)
- #define BIT_GET_V15ADJ_L1_V1(x) (((x) >> BIT_SHIFT_V15ADJ_L1_V1) & BIT_MASK_V15ADJ_L1_V1)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_SDIO_HIMR (Offset 0x10250014) */
- #define BIT_SDIO_PSTIMEOUT_MSK BIT(23)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_SYS_SWR_CTRL2 (Offset 0x0014) */
- #define BIT_REG_LDOF_L_V1 BIT(23)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_SDIO_HIMR (Offset 0x10250014) */
- #define BIT_SDIO_GTINT4_MSK BIT(22)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_SYS_SWR_CTRL2 (Offset 0x0014) */
- #define BIT_PARSW_DUMMY BIT(22)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_SDIO_HIMR (Offset 0x10250014) */
- #define BIT_SDIO_GTINT3_MSK BIT(21)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_SYS_SWR_CTRL2 (Offset 0x0014) */
- #define BIT_CLAMP_MAX_DUTY BIT(21)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_SYS_SWR_CTRL2 (Offset 0x0014) */
- #define BIT_SHIFT_SW18_VOL 20
- #define BIT_MASK_SW18_VOL 0xf
- #define BIT_SW18_VOL(x) (((x) & BIT_MASK_SW18_VOL) << BIT_SHIFT_SW18_VOL)
- #define BIT_GET_SW18_VOL(x) (((x) >> BIT_SHIFT_SW18_VOL) & BIT_MASK_SW18_VOL)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_SDIO_HIMR (Offset 0x10250014) */
- #define BIT_SDIO_HSISR_IND_MSK BIT(20)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_SYS_SWR_CTRL2 (Offset 0x0014) */
- #define BIT_SHIFT_VOL_L1_V1 20
- #define BIT_MASK_VOL_L1_V1 0xf
- #define BIT_VOL_L1_V1(x) (((x) & BIT_MASK_VOL_L1_V1) << BIT_SHIFT_VOL_L1_V1)
- #define BIT_GET_VOL_L1_V1(x) (((x) >> BIT_SHIFT_VOL_L1_V1) & BIT_MASK_VOL_L1_V1)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_SDIO_HIMR (Offset 0x10250014) */
- #define BIT_SDIO_CPWM2_MSK BIT(19)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_SYS_SWR_CTRL2 (Offset 0x0014) */
- #define BIT_SHIFT_TBOX_L1_V1 19
- #define BIT_MASK_TBOX_L1_V1 0x3
- #define BIT_TBOX_L1_V1(x) (((x) & BIT_MASK_TBOX_L1_V1) << BIT_SHIFT_TBOX_L1_V1)
- #define BIT_GET_TBOX_L1_V1(x) (((x) >> BIT_SHIFT_TBOX_L1_V1) & BIT_MASK_TBOX_L1_V1)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_SDIO_HIMR (Offset 0x10250014) */
- #define BIT_SDIO_CPWM1_MSK BIT(18)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_SYS_SWR_CTRL2 (Offset 0x0014) */
- #define BIT_SHIFT_SW18_IN 17
- #define BIT_MASK_SW18_IN 0x7
- #define BIT_SW18_IN(x) (((x) & BIT_MASK_SW18_IN) << BIT_SHIFT_SW18_IN)
- #define BIT_GET_SW18_IN(x) (((x) >> BIT_SHIFT_SW18_IN) & BIT_MASK_SW18_IN)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_SDIO_HIMR (Offset 0x10250014) */
- #define BIT_SDIO_C2HCMD_INT_MSK BIT(17)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_SYS_SWR_CTRL2 (Offset 0x0014) */
- #define BIT_SHIFT_REG_DELAY_V3 17
- #define BIT_MASK_REG_DELAY_V3 0x3
- #define BIT_REG_DELAY_V3(x) (((x) & BIT_MASK_REG_DELAY_V3) << BIT_SHIFT_REG_DELAY_V3)
- #define BIT_GET_REG_DELAY_V3(x) (((x) >> BIT_SHIFT_REG_DELAY_V3) & BIT_MASK_REG_DELAY_V3)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_SYS_SWR_CTRL2 (Offset 0x0014) */
- #define BIT_SHIFT_IN_L1_V1 17
- #define BIT_MASK_IN_L1_V1 0x7
- #define BIT_IN_L1_V1(x) (((x) & BIT_MASK_IN_L1_V1) << BIT_SHIFT_IN_L1_V1)
- #define BIT_GET_IN_L1_V1(x) (((x) >> BIT_SHIFT_IN_L1_V1) & BIT_MASK_IN_L1_V1)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_SDIO_HIMR (Offset 0x10250014) */
- #define BIT_SDIO_BCNERLY_INT_MSK BIT(16)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_SYS_SWR_CTRL2 (Offset 0x0014) */
- #define BIT_REG_CLAMP_D_L_V2 BIT(16)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_SYS_SWR_CTRL2 (Offset 0x0014) */
- #define BIT_SHIFT_SW18_TBOX 15
- #define BIT_MASK_SW18_TBOX 0x3
- #define BIT_SW18_TBOX(x) (((x) & BIT_MASK_SW18_TBOX) << BIT_SHIFT_SW18_TBOX)
- #define BIT_GET_SW18_TBOX(x) (((x) >> BIT_SHIFT_SW18_TBOX) & BIT_MASK_SW18_TBOX)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_SYS_SWR_CTRL2 (Offset 0x0014) */
- #define BIT_REG_BYPASS_L_V3 BIT(15)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_SYS_SWR_CTRL2 (Offset 0x0014) */
- #define BIT_SHIFT_TBOX_L1 15
- #define BIT_MASK_TBOX_L1 0x3
- #define BIT_TBOX_L1(x) (((x) & BIT_MASK_TBOX_L1) << BIT_SHIFT_TBOX_L1)
- #define BIT_GET_TBOX_L1(x) (((x) >> BIT_SHIFT_TBOX_L1) & BIT_MASK_TBOX_L1)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_SYS_SWR_CTRL2 (Offset 0x0014) */
- #define BIT_ENABLE_ZCDOUT_L_V3 BIT(14)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_SYS_SWR_CTRL2 (Offset 0x0014) */
- #define BIT_SW18_SEL BIT(13)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_SYS_SWR_CTRL2 (Offset 0x0014) */
- #define BIT_POW_ZCD_L_V3 BIT(13)
- #define BIT_AREN_L1_V1 BIT(12)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_SYS_SWR_CTRL2 (Offset 0x0014) */
- #define BIT_SHIFT_SW18_STD 11
- #define BIT_MASK_SW18_STD 0x3
- #define BIT_SW18_STD(x) (((x) & BIT_MASK_SW18_STD) << BIT_SHIFT_SW18_STD)
- #define BIT_GET_SW18_STD(x) (((x) >> BIT_SHIFT_SW18_STD) & BIT_MASK_SW18_STD)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_SYS_SWR_CTRL2 (Offset 0x0014) */
- #define BIT_SW18_SD BIT(10)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_SYS_SWR_CTRL2 (Offset 0x0014) */
- #define BIT_SW18_AREN BIT(9)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_SYS_SWR_CTRL2 (Offset 0x0014) */
- #define BIT_SHIFT_OCP_V3 9
- #define BIT_MASK_OCP_V3 0x7
- #define BIT_OCP_V3(x) (((x) & BIT_MASK_OCP_V3) << BIT_SHIFT_OCP_V3)
- #define BIT_GET_OCP_V3(x) (((x) >> BIT_SHIFT_OCP_V3) & BIT_MASK_OCP_V3)
- #define BIT_POWOCP_V3 BIT(8)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_SYS_SWR_CTRL2 (Offset 0x0014) */
- #define BIT_SHIFT_SW18_R3 7
- #define BIT_MASK_SW18_R3 0x3
- #define BIT_SW18_R3(x) (((x) & BIT_MASK_SW18_R3) << BIT_SHIFT_SW18_R3)
- #define BIT_GET_SW18_R3(x) (((x) >> BIT_SHIFT_SW18_R3) & BIT_MASK_SW18_R3)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_SDIO_HIMR (Offset 0x10250014) */
- #define BIT_SDIO_TXBCNERR_MSK BIT(7)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_SYS_SWR_CTRL2 (Offset 0x0014) */
- #define BIT_SHIFT_R3_L 7
- #define BIT_MASK_R3_L 0x3
- #define BIT_R3_L(x) (((x) & BIT_MASK_R3_L) << BIT_SHIFT_R3_L)
- #define BIT_GET_R3_L(x) (((x) >> BIT_SHIFT_R3_L) & BIT_MASK_R3_L)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_SDIO_HIMR (Offset 0x10250014) */
- #define BIT_SDIO_TXBCNOK_MSK BIT(6)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_SYS_SWR_CTRL2 (Offset 0x0014) */
- #define BIT_SHIFT_CF_L_V3 6
- #define BIT_MASK_CF_L_V3 0x3
- #define BIT_CF_L_V3(x) (((x) & BIT_MASK_CF_L_V3) << BIT_SHIFT_CF_L_V3)
- #define BIT_GET_CF_L_V3(x) (((x) >> BIT_SHIFT_CF_L_V3) & BIT_MASK_CF_L_V3)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_SYS_SWR_CTRL2 (Offset 0x0014) */
- #define BIT_SHIFT_SW18_R2 5
- #define BIT_MASK_SW18_R2 0x3
- #define BIT_SW18_R2(x) (((x) & BIT_MASK_SW18_R2) << BIT_SHIFT_SW18_R2)
- #define BIT_GET_SW18_R2(x) (((x) >> BIT_SHIFT_SW18_R2) & BIT_MASK_SW18_R2)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_SDIO_HIMR (Offset 0x10250014) */
- #define BIT_SDIO_RXFOVW_MSK BIT(5)
- #define BIT_SDIO_TXFOVW_MSK BIT(4)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_SYS_SWR_CTRL2 (Offset 0x0014) */
- #define BIT_SHIFT_CFC_L_BIT0_TO_1_V1 4
- #define BIT_MASK_CFC_L_BIT0_TO_1_V1 0x3
- #define BIT_CFC_L_BIT0_TO_1_V1(x) (((x) & BIT_MASK_CFC_L_BIT0_TO_1_V1) << BIT_SHIFT_CFC_L_BIT0_TO_1_V1)
- #define BIT_GET_CFC_L_BIT0_TO_1_V1(x) (((x) >> BIT_SHIFT_CFC_L_BIT0_TO_1_V1) & BIT_MASK_CFC_L_BIT0_TO_1_V1)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_SYS_SWR_CTRL2 (Offset 0x0014) */
- #define BIT_SHIFT_SW18_R1 3
- #define BIT_MASK_SW18_R1 0x3
- #define BIT_SW18_R1(x) (((x) & BIT_MASK_SW18_R1) << BIT_SHIFT_SW18_R1)
- #define BIT_GET_SW18_R1(x) (((x) >> BIT_SHIFT_SW18_R1) & BIT_MASK_SW18_R1)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_SDIO_HIMR (Offset 0x10250014) */
- #define BIT_SDIO_RXERR_MSK BIT(3)
- #define BIT_SDIO_TXERR_MSK BIT(2)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_SYS_SWR_CTRL2 (Offset 0x0014) */
- #define BIT_SHIFT_R3_L1_V1 2
- #define BIT_MASK_R3_L1_V1 0x3
- #define BIT_R3_L1_V1(x) (((x) & BIT_MASK_R3_L1_V1) << BIT_SHIFT_R3_L1_V1)
- #define BIT_GET_R3_L1_V1(x) (((x) >> BIT_SHIFT_R3_L1_V1) & BIT_MASK_R3_L1_V1)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_SYS_SWR_CTRL2 (Offset 0x0014) */
- #define BIT_SHIFT_SW18_C3 1
- #define BIT_MASK_SW18_C3 0x3
- #define BIT_SW18_C3(x) (((x) & BIT_MASK_SW18_C3) << BIT_SHIFT_SW18_C3)
- #define BIT_GET_SW18_C3(x) (((x) >> BIT_SHIFT_SW18_C3) & BIT_MASK_SW18_C3)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_SDIO_HIMR (Offset 0x10250014) */
- #define BIT_SDIO_AVAL_MSK BIT(1)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_SYS_SWR_CTRL2 (Offset 0x0014) */
- #define BIT_SHIFT_C3_L_C3 1
- #define BIT_MASK_C3_L_C3 0x3
- #define BIT_C3_L_C3(x) (((x) & BIT_MASK_C3_L_C3) << BIT_SHIFT_C3_L_C3)
- #define BIT_GET_C3_L_C3(x) (((x) >> BIT_SHIFT_C3_L_C3) & BIT_MASK_C3_L_C3)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_SYS_SWR_CTRL2 (Offset 0x0014) */
- #define BIT_SW18_C2_BIT1 BIT(0)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_SDIO_HIMR (Offset 0x10250014) */
- #define BIT_RX_REQUEST_MSK BIT(0)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_SYS_SWR_CTRL2 (Offset 0x0014) */
- #define BIT_SHIFT_R2_L1_V1 0
- #define BIT_MASK_R2_L1_V1 0x3
- #define BIT_R2_L1_V1(x) (((x) & BIT_MASK_R2_L1_V1) << BIT_SHIFT_R2_L1_V1)
- #define BIT_GET_R2_L1_V1(x) (((x) >> BIT_SHIFT_R2_L1_V1) & BIT_MASK_R2_L1_V1)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_SYS_SWR_CTRL2 (Offset 0x0014) */
- #define BIT_C2_L_BIT1 BIT(0)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_SYS_SWR_CTRL3 (Offset 0x0018) */
- #define BIT_SPS18_OCP_DIS BIT(31)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_SDIO_HISR (Offset 0x10250018) */
- #define BIT_IO_READY_SIGNAL_ERR BIT(31)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_SDIO_HISR (Offset 0x10250018) */
- #define BIT_SDIO_CRCERR BIT(31)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_SDIO_HISR (Offset 0x10250018) */
- #define BIT_TX_CRC BIT(30)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_SDIO_HISR (Offset 0x10250018) */
- #define BIT_SDIO_HSISR3_IND BIT(30)
- #define BIT_SDIO_HSISR2_IND BIT(29)
- #define BIT_SDIO_HEISR_IND BIT(28)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_SDIO_HISR (Offset 0x10250018) */
- #define BIT_SDIO_CTWEND BIT(27)
- #define BIT_SDIO_ATIMEND_E BIT(26)
- #define BIT_SDIO_ATIMEND BIT(25)
- #define BIT_SDIO_OCPINT BIT(24)
- #define BIT_SDIO_PSTIMEOUT BIT(23)
- #define BIT_SDIO_GTINT4 BIT(22)
- #define BIT_SDIO_GTINT3 BIT(21)
- #define BIT_SDIO_HSISR_IND BIT(20)
- #define BIT_SDIO_CPWM2 BIT(19)
- #define BIT_SDIO_CPWM1 BIT(18)
- #define BIT_SDIO_C2HCMD_INT BIT(17)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_SYS_SWR_CTRL3 (Offset 0x0018) */
- #define BIT_SHIFT_SPS18_OCP_TH 16
- #define BIT_MASK_SPS18_OCP_TH 0x7fff
- #define BIT_SPS18_OCP_TH(x) (((x) & BIT_MASK_SPS18_OCP_TH) << BIT_SHIFT_SPS18_OCP_TH)
- #define BIT_GET_SPS18_OCP_TH(x) (((x) >> BIT_SHIFT_SPS18_OCP_TH) & BIT_MASK_SPS18_OCP_TH)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_SDIO_HISR (Offset 0x10250018) */
- #define BIT_SDIO_BCNERLY_INT BIT(16)
- #define BIT_SDIO_TXBCNERR BIT(7)
- #define BIT_SDIO_TXBCNOK BIT(6)
- #define BIT_SDIO_RXFOVW BIT(5)
- #define BIT_SDIO_TXFOVW BIT(4)
- #define BIT_SDIO_RXERR BIT(3)
- #define BIT_SDIO_TXERR BIT(2)
- #define BIT_SDIO_AVAL BIT(1)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_SYS_SWR_CTRL3 (Offset 0x0018) */
- #define BIT_SHIFT_OCP_WINDOW 0
- #define BIT_MASK_OCP_WINDOW 0xffff
- #define BIT_OCP_WINDOW(x) (((x) & BIT_MASK_OCP_WINDOW) << BIT_SHIFT_OCP_WINDOW)
- #define BIT_GET_OCP_WINDOW(x) (((x) >> BIT_SHIFT_OCP_WINDOW) & BIT_MASK_OCP_WINDOW)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_SDIO_HISR (Offset 0x10250018) */
- #define BIT_RX_REQUEST BIT(0)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_RSV_CTRL (Offset 0x001C) */
- #define BIT_HREG_DBG BIT(23)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_RSV_CTRL (Offset 0x001C) */
- #define BIT_SHIFT_HREG_DBG_V1 12
- #define BIT_MASK_HREG_DBG_V1 0xfff
- #define BIT_HREG_DBG_V1(x) (((x) & BIT_MASK_HREG_DBG_V1) << BIT_SHIFT_HREG_DBG_V1)
- #define BIT_GET_HREG_DBG_V1(x) (((x) >> BIT_SHIFT_HREG_DBG_V1) & BIT_MASK_HREG_DBG_V1)
- #define BIT_MCU_RST BIT(11)
- #define BIT_WLOCK_90 BIT(10)
- #define BIT_WLOCK_70 BIT(9)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_RSV_CTRL (Offset 0x001C) */
- #define BIT_WLMCUIOIF BIT(8)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_RSV_CTRL (Offset 0x001C) */
- #define BIT_WLOCK_78 BIT(8)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_RSV_CTRL (Offset 0x001C) */
- #define BIT_LOCK_ALL_EN BIT(7)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_RSV_CTRL (Offset 0x001C) */
- #define BIT_R_DIS_PRST BIT(6)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_RSV_CTRL (Offset 0x001C) */
- #define BIT_R_DIS_PRST_1 BIT(6)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_RSV_CTRL (Offset 0x001C) */
- #define BIT_WLOCK_1C_B6 BIT(5)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_RSV_CTRL (Offset 0x001C) */
- #define BIT_R_DIS_PRST_0 BIT(5)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_RSV_CTRL (Offset 0x001C) */
- #define BIT_WLOCK_40 BIT(4)
- #define BIT_WLOCK_08 BIT(3)
- #define BIT_WLOCK_04 BIT(2)
- #define BIT_WLOCK_00 BIT(1)
- #define BIT_WLOCK_ALL BIT(0)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_SDIO_RX_REQ_LEN (Offset 0x1025001C) */
- #define BIT_SHIFT_RX_REQ_LEN_V1 0
- #define BIT_MASK_RX_REQ_LEN_V1 0x3ffff
- #define BIT_RX_REQ_LEN_V1(x) (((x) & BIT_MASK_RX_REQ_LEN_V1) << BIT_SHIFT_RX_REQ_LEN_V1)
- #define BIT_GET_RX_REQ_LEN_V1(x) (((x) >> BIT_SHIFT_RX_REQ_LEN_V1) & BIT_MASK_RX_REQ_LEN_V1)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_RF_CTRL (Offset 0x001F) */
- #define BIT_RF_SDMRSTB BIT(2)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_RF0_CTRL (Offset 0x001F) */
- #define BIT_RF0_SDMRSTB BIT(2)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_RF_CTRL (Offset 0x001F) */
- #define BIT_RF_RSTB BIT(1)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_RF0_CTRL (Offset 0x001F) */
- #define BIT_RF0_RSTB BIT(1)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_RF_CTRL (Offset 0x001F) */
- #define BIT_RF_EN BIT(0)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_RF0_CTRL (Offset 0x001F) */
- #define BIT_RF0_EN BIT(0)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_SDIO_FREE_TXPG_SEQ_V1 (Offset 0x1025001F) */
- #define BIT_SHIFT_FREE_TXPG_SEQ 0
- #define BIT_MASK_FREE_TXPG_SEQ 0xff
- #define BIT_FREE_TXPG_SEQ(x) (((x) & BIT_MASK_FREE_TXPG_SEQ) << BIT_SHIFT_FREE_TXPG_SEQ)
- #define BIT_GET_FREE_TXPG_SEQ(x) (((x) >> BIT_SHIFT_FREE_TXPG_SEQ) & BIT_MASK_FREE_TXPG_SEQ)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_AFE_LDO_CTRL (Offset 0x0020) */
- #define BIT_LPLDH12_RSV1 BIT(31)
- #define BIT_LPLDH12_RSV0 BIT(30)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_AFE_LDO_CTRL (Offset 0x0020) */
- #define BIT_SHIFT_LPLDH12_RSV 29
- #define BIT_MASK_LPLDH12_RSV 0x7
- #define BIT_LPLDH12_RSV(x) (((x) & BIT_MASK_LPLDH12_RSV) << BIT_SHIFT_LPLDH12_RSV)
- #define BIT_GET_LPLDH12_RSV(x) (((x) >> BIT_SHIFT_LPLDH12_RSV) & BIT_MASK_LPLDH12_RSV)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_AFE_LDO_CTRL (Offset 0x0020) */
- #define BIT_LPLDH12_SLP BIT(28)
- #define BIT_SHIFT_LPLDH12_VADJ 24
- #define BIT_MASK_LPLDH12_VADJ 0xf
- #define BIT_LPLDH12_VADJ(x) (((x) & BIT_MASK_LPLDH12_VADJ) << BIT_SHIFT_LPLDH12_VADJ)
- #define BIT_GET_LPLDH12_VADJ(x) (((x) >> BIT_SHIFT_LPLDH12_VADJ) & BIT_MASK_LPLDH12_VADJ)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT)
- /* 2 REG_AFE_LDO_CTRL (Offset 0x0020) */
- #define BIT_PCIE_CALIB_EN BIT(17)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_AFE_LDO_CTRL (Offset 0x0020) */
- #define BIT_LDH12_EN BIT(16)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_SDIO_FREE_TXPG (Offset 0x10250020) */
- #define BIT_SHIFT_MID_FREEPG_V1 16
- #define BIT_MASK_MID_FREEPG_V1 0xfff
- #define BIT_MID_FREEPG_V1(x) (((x) & BIT_MASK_MID_FREEPG_V1) << BIT_SHIFT_MID_FREEPG_V1)
- #define BIT_GET_MID_FREEPG_V1(x) (((x) >> BIT_SHIFT_MID_FREEPG_V1) & BIT_MASK_MID_FREEPG_V1)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_AFE_LDO_CTRL (Offset 0x0020) */
- #define BIT_WLBBOFF_BIG_PWC_EN BIT(14)
- #define BIT_WLBBOFF_SMALL_PWC_EN BIT(13)
- #define BIT_WLMACOFF_BIG_PWC_EN BIT(12)
- #define BIT_WLPON_PWC_EN BIT(11)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_AFE_LDO_CTRL (Offset 0x0020) */
- #define BIT_POW_REGU_P1 BIT(10)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_AFE_LDO_CTRL (Offset 0x0020) */
- #define BIT_LDOV12W_EN BIT(8)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_AFE_LDO_CTRL (Offset 0x0020) */
- #define BIT_SHIFT_ANAPAR_RFC2 8
- #define BIT_MASK_ANAPAR_RFC2 0xff
- #define BIT_ANAPAR_RFC2(x) (((x) & BIT_MASK_ANAPAR_RFC2) << BIT_SHIFT_ANAPAR_RFC2)
- #define BIT_GET_ANAPAR_RFC2(x) (((x) >> BIT_SHIFT_ANAPAR_RFC2) & BIT_MASK_ANAPAR_RFC2)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_AFE_LDO_CTRL (Offset 0x0020) */
- #define BIT_EX_XTAL_DRV_DIGI BIT(7)
- #define BIT_EX_XTAL_DRV_USB BIT(6)
- #define BIT_EX_XTAL_DRV_AFE BIT(5)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_AFE_LDO_CTRL (Offset 0x0020) */
- #define BIT_SHIFT_LDA12_VOADJ 4
- #define BIT_MASK_LDA12_VOADJ 0xf
- #define BIT_LDA12_VOADJ(x) (((x) & BIT_MASK_LDA12_VOADJ) << BIT_SHIFT_LDA12_VOADJ)
- #define BIT_GET_LDA12_VOADJ(x) (((x) >> BIT_SHIFT_LDA12_VOADJ) & BIT_MASK_LDA12_VOADJ)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_AFE_LDO_CTRL (Offset 0x0020) */
- #define BIT_EX_XTAL_DRV_RF2 BIT(4)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_AFE_LDO_CTRL (Offset 0x0020) */
- #define BIT_REG_VOS BIT(3)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_AFE_LDO_CTRL (Offset 0x0020) */
- #define BIT_EX_XTAL_DRV_RF1 BIT(3)
- #define BIT_POW_REGU_P0 BIT(2)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_AFE_LDO_CTRL (Offset 0x0020) */
- #define BIT_LDA12_EN BIT(0)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_AFE_LDO_CTRL (Offset 0x0020) */
- #define BIT_POW_PLL_LDO BIT(0)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_SDIO_FREE_TXPG (Offset 0x10250020) */
- #define BIT_SHIFT_HIQ_FREEPG_V1 0
- #define BIT_MASK_HIQ_FREEPG_V1 0xfff
- #define BIT_HIQ_FREEPG_V1(x) (((x) & BIT_MASK_HIQ_FREEPG_V1) << BIT_SHIFT_HIQ_FREEPG_V1)
- #define BIT_GET_HIQ_FREEPG_V1(x) (((x) >> BIT_SHIFT_HIQ_FREEPG_V1) & BIT_MASK_HIQ_FREEPG_V1)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_AFE_LDO_CTRL (Offset 0x0020) */
- #define BIT_SHIFT_ANAPAR_RFC1 0
- #define BIT_MASK_ANAPAR_RFC1 0xff
- #define BIT_ANAPAR_RFC1(x) (((x) & BIT_MASK_ANAPAR_RFC1) << BIT_SHIFT_ANAPAR_RFC1)
- #define BIT_GET_ANAPAR_RFC1(x) (((x) >> BIT_SHIFT_ANAPAR_RFC1) & BIT_MASK_ANAPAR_RFC1)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_AFE_CTRL1 (Offset 0x0024) */
- #define BIT_AGPIO_GPE BIT(31)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_AFE_CTRL1 (Offset 0x0024) */
- #define BIT_XQSEL_V3 BIT(31)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_AFE_CTRL1 (Offset 0x0024) */
- #define BIT_SHIFT_REG_CC 30
- #define BIT_MASK_REG_CC 0x3
- #define BIT_REG_CC(x) (((x) & BIT_MASK_REG_CC) << BIT_SHIFT_REG_CC)
- #define BIT_GET_REG_CC(x) (((x) >> BIT_SHIFT_REG_CC) & BIT_MASK_REG_CC)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_AFE_CTRL1 (Offset 0x0024) */
- #define BIT_CKDELAY_AFE_V1 BIT(30)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_AFE_CTRL1 (Offset 0x0024) */
- #define BIT_CKDLY_DIG BIT(28)
- #define BIT_CKDLY_USB BIT(27)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_AFE_CTRL1 (Offset 0x0024) */
- #define BIT_SHIFT_XTAL_GPIO_V1 27
- #define BIT_MASK_XTAL_GPIO_V1 0x7
- #define BIT_XTAL_GPIO_V1(x) (((x) & BIT_MASK_XTAL_GPIO_V1) << BIT_SHIFT_XTAL_GPIO_V1)
- #define BIT_GET_XTAL_GPIO_V1(x) (((x) >> BIT_SHIFT_XTAL_GPIO_V1) & BIT_MASK_XTAL_GPIO_V1)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_AFE_CTRL1 (Offset 0x0024) */
- #define BIT_CKDLY_AFE BIT(26)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_AFE_CTRL1 (Offset 0x0024) */
- #define BIT_SHIFT_XTAL_CAP_XI 25
- #define BIT_MASK_XTAL_CAP_XI 0x3f
- #define BIT_XTAL_CAP_XI(x) (((x) & BIT_MASK_XTAL_CAP_XI) << BIT_SHIFT_XTAL_CAP_XI)
- #define BIT_GET_XTAL_CAP_XI(x) (((x) >> BIT_SHIFT_XTAL_CAP_XI) & BIT_MASK_XTAL_CAP_XI)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_AFE_CTRL1 (Offset 0x0024) */
- #define BIT_SHIFT_XTAL_DIG_DRV_1_TO_0 25
- #define BIT_MASK_XTAL_DIG_DRV_1_TO_0 0x3
- #define BIT_XTAL_DIG_DRV_1_TO_0(x) (((x) & BIT_MASK_XTAL_DIG_DRV_1_TO_0) << BIT_SHIFT_XTAL_DIG_DRV_1_TO_0)
- #define BIT_GET_XTAL_DIG_DRV_1_TO_0(x) (((x) >> BIT_SHIFT_XTAL_DIG_DRV_1_TO_0) & BIT_MASK_XTAL_DIG_DRV_1_TO_0)
- #define BIT_XTAL_GDIG BIT(24)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_AFE_CTRL1 (Offset 0x0024) */
- #define BIT_SHIFT_XTAL_GPIO 23
- #define BIT_MASK_XTAL_GPIO 0x7
- #define BIT_XTAL_GPIO(x) (((x) & BIT_MASK_XTAL_GPIO) << BIT_SHIFT_XTAL_GPIO)
- #define BIT_GET_XTAL_GPIO(x) (((x) >> BIT_SHIFT_XTAL_GPIO) & BIT_MASK_XTAL_GPIO)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_AFE_CTRL1 (Offset 0x0024) */
- #define BIT_SHIFT_XTAL_DRV_DIGI 23
- #define BIT_MASK_XTAL_DRV_DIGI 0x3
- #define BIT_XTAL_DRV_DIGI(x) (((x) & BIT_MASK_XTAL_DRV_DIGI) << BIT_SHIFT_XTAL_DRV_DIGI)
- #define BIT_GET_XTAL_DRV_DIGI(x) (((x) >> BIT_SHIFT_XTAL_DRV_DIGI) & BIT_MASK_XTAL_DRV_DIGI)
- #define BIT_XTAL_DRV_USB_BIT1 BIT(22)
- #endif
- #if (HALMAC_8814A_SUPPORT)
- /* 2 REG_AFE_CTRL1 (Offset 0x0024) */
- #define BIT_SHIFT_XTAL_RDRV_RF2_1_TO_0 22
- #define BIT_MASK_XTAL_RDRV_RF2_1_TO_0 0x3
- #define BIT_XTAL_RDRV_RF2_1_TO_0(x) (((x) & BIT_MASK_XTAL_RDRV_RF2_1_TO_0) << BIT_SHIFT_XTAL_RDRV_RF2_1_TO_0)
- #define BIT_GET_XTAL_RDRV_RF2_1_TO_0(x) (((x) >> BIT_SHIFT_XTAL_RDRV_RF2_1_TO_0) & BIT_MASK_XTAL_RDRV_RF2_1_TO_0)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_AFE_CTRL1 (Offset 0x0024) */
- #define BIT_XTAL_GMN_4 BIT(21)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_AFE_CTRL1 (Offset 0x0024) */
- #define BIT_SHIFT_MAC_CLK_SEL 20
- #define BIT_MASK_MAC_CLK_SEL 0x3
- #define BIT_MAC_CLK_SEL(x) (((x) & BIT_MASK_MAC_CLK_SEL) << BIT_SHIFT_MAC_CLK_SEL)
- #define BIT_GET_MAC_CLK_SEL(x) (((x) >> BIT_SHIFT_MAC_CLK_SEL) & BIT_MASK_MAC_CLK_SEL)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_AFE_CTRL1 (Offset 0x0024) */
- #define BIT_XTAL_DRV_USB_BIT0 BIT(19)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_AFE_CTRL1 (Offset 0x0024) */
- #define BIT_SHIFT_XTAL_RDRV_1_TO_0 19
- #define BIT_MASK_XTAL_RDRV_1_TO_0 0x3
- #define BIT_XTAL_RDRV_1_TO_0(x) (((x) & BIT_MASK_XTAL_RDRV_1_TO_0) << BIT_SHIFT_XTAL_RDRV_1_TO_0)
- #define BIT_GET_XTAL_RDRV_1_TO_0(x) (((x) >> BIT_SHIFT_XTAL_RDRV_1_TO_0) & BIT_MASK_XTAL_RDRV_1_TO_0)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_AFE_CTRL1 (Offset 0x0024) */
- #define BIT_SHIFT_XTAL_DIG_DRV 18
- #define BIT_MASK_XTAL_DIG_DRV 0x3
- #define BIT_XTAL_DIG_DRV(x) (((x) & BIT_MASK_XTAL_DIG_DRV) << BIT_SHIFT_XTAL_DIG_DRV)
- #define BIT_GET_XTAL_DIG_DRV(x) (((x) >> BIT_SHIFT_XTAL_DIG_DRV) & BIT_MASK_XTAL_DIG_DRV)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_AFE_CTRL1 (Offset 0x0024) */
- #define BIT_XTAL_GMP_4 BIT(18)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_AFE_CTRL1 (Offset 0x0024) */
- #define BIT_XTAL_GATE_DIG BIT(17)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_AFE_CTRL1 (Offset 0x0024) */
- #define BIT_SHIFT_XTAL_DRV_AFE 17
- #define BIT_MASK_XTAL_DRV_AFE 0x3
- #define BIT_XTAL_DRV_AFE(x) (((x) & BIT_MASK_XTAL_DRV_AFE) << BIT_SHIFT_XTAL_DRV_AFE)
- #define BIT_GET_XTAL_DRV_AFE(x) (((x) >> BIT_SHIFT_XTAL_DRV_AFE) & BIT_MASK_XTAL_DRV_AFE)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_SDIO_FREE_TXPG2 (Offset 0x10250024) */
- #define BIT_SHIFT_PUB_FREEPG_V1 16
- #define BIT_MASK_PUB_FREEPG_V1 0xfff
- #define BIT_PUB_FREEPG_V1(x) (((x) & BIT_MASK_PUB_FREEPG_V1) << BIT_SHIFT_PUB_FREEPG_V1)
- #define BIT_GET_PUB_FREEPG_V1(x) (((x) >> BIT_SHIFT_PUB_FREEPG_V1) & BIT_MASK_PUB_FREEPG_V1)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_AFE_CTRL1 (Offset 0x0024) */
- #define BIT_SHIFT_XTAL_ADRV_1_TO_0 16
- #define BIT_MASK_XTAL_ADRV_1_TO_0 0x3
- #define BIT_XTAL_ADRV_1_TO_0(x) (((x) & BIT_MASK_XTAL_ADRV_1_TO_0) << BIT_SHIFT_XTAL_ADRV_1_TO_0)
- #define BIT_GET_XTAL_ADRV_1_TO_0(x) (((x) >> BIT_SHIFT_XTAL_ADRV_1_TO_0) & BIT_MASK_XTAL_ADRV_1_TO_0)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_AFE_CTRL1 (Offset 0x0024) */
- #define BIT_SHIFT_XTAL_RF_DRV 15
- #define BIT_MASK_XTAL_RF_DRV 0x3
- #define BIT_XTAL_RF_DRV(x) (((x) & BIT_MASK_XTAL_RF_DRV) << BIT_SHIFT_XTAL_RF_DRV)
- #define BIT_GET_XTAL_RF_DRV(x) (((x) >> BIT_SHIFT_XTAL_RF_DRV) & BIT_MASK_XTAL_RF_DRV)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_AFE_CTRL1 (Offset 0x0024) */
- #define BIT_SHIFT_XTAL_DRV_RF2 15
- #define BIT_MASK_XTAL_DRV_RF2 0x3
- #define BIT_XTAL_DRV_RF2(x) (((x) & BIT_MASK_XTAL_DRV_RF2) << BIT_SHIFT_XTAL_DRV_RF2)
- #define BIT_GET_XTAL_DRV_RF2(x) (((x) >> BIT_SHIFT_XTAL_DRV_RF2) & BIT_MASK_XTAL_DRV_RF2)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_AFE_CTRL1 (Offset 0x0024) */
- #define BIT_XTAL_GAFE BIT(15)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_AFE_CTRL1 (Offset 0x0024) */
- #define BIT_XTAL_RF_GATE BIT(14)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_AFE_CTRL1 (Offset 0x0024) */
- #define BIT_SHIFT_XTAL_DRV_RF1 13
- #define BIT_MASK_XTAL_DRV_RF1 0x3
- #define BIT_XTAL_DRV_RF1(x) (((x) & BIT_MASK_XTAL_DRV_RF1) << BIT_SHIFT_XTAL_DRV_RF1)
- #define BIT_GET_XTAL_DRV_RF1(x) (((x) >> BIT_SHIFT_XTAL_DRV_RF1) & BIT_MASK_XTAL_DRV_RF1)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_AFE_CTRL1 (Offset 0x0024) */
- #define BIT_SHIFT_XTAL_DDRV_1_TO_0 13
- #define BIT_MASK_XTAL_DDRV_1_TO_0 0x3
- #define BIT_XTAL_DDRV_1_TO_0(x) (((x) & BIT_MASK_XTAL_DDRV_1_TO_0) << BIT_SHIFT_XTAL_DDRV_1_TO_0)
- #define BIT_GET_XTAL_DDRV_1_TO_0(x) (((x) >> BIT_SHIFT_XTAL_DDRV_1_TO_0) & BIT_MASK_XTAL_DDRV_1_TO_0)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_AFE_CTRL1 (Offset 0x0024) */
- #define BIT_SHIFT_XTAL_AFE_DRV 12
- #define BIT_MASK_XTAL_AFE_DRV 0x3
- #define BIT_XTAL_AFE_DRV(x) (((x) & BIT_MASK_XTAL_AFE_DRV) << BIT_SHIFT_XTAL_AFE_DRV)
- #define BIT_GET_XTAL_AFE_DRV(x) (((x) >> BIT_SHIFT_XTAL_AFE_DRV) & BIT_MASK_XTAL_AFE_DRV)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_AFE_CTRL1 (Offset 0x0024) */
- #define BIT_XTAL_DELAY_DIGI BIT(12)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_AFE_CTRL1 (Offset 0x0024) */
- #define BIT_XTAL_GUSB BIT(12)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_AFE_CTRL1 (Offset 0x0024) */
- #define BIT_XTAL_GATE_AFE BIT(11)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_AFE_CTRL1 (Offset 0x0024) */
- #define BIT_XTAL_DELAY_USB BIT(11)
- #define BIT_XTAL_DELAY_AFE BIT(10)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_AFE_CTRL1 (Offset 0x0024) */
- #define BIT_SHIFT_XTAL_USB_DRV 9
- #define BIT_MASK_XTAL_USB_DRV 0x3
- #define BIT_XTAL_USB_DRV(x) (((x) & BIT_MASK_XTAL_USB_DRV) << BIT_SHIFT_XTAL_USB_DRV)
- #define BIT_GET_XTAL_USB_DRV(x) (((x) >> BIT_SHIFT_XTAL_USB_DRV) & BIT_MASK_XTAL_USB_DRV)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_AFE_CTRL1 (Offset 0x0024) */
- #define BIT_XTAL_LP_V1 BIT(9)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_AFE_CTRL1 (Offset 0x0024) */
- #define BIT_XTAL_GATE_USB BIT(8)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_AFE_CTRL1 (Offset 0x0024) */
- #define BIT_XTAL_GM_SEP_V1 BIT(8)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_AFE_CTRL1 (Offset 0x0024) */
- #define BIT_SHIFT_XTAL_GMN_3_TO_0 8
- #define BIT_MASK_XTAL_GMN_3_TO_0 0xf
- #define BIT_XTAL_GMN_3_TO_0(x) (((x) & BIT_MASK_XTAL_GMN_3_TO_0) << BIT_SHIFT_XTAL_GMN_3_TO_0)
- #define BIT_GET_XTAL_GMN_3_TO_0(x) (((x) >> BIT_SHIFT_XTAL_GMN_3_TO_0) & BIT_MASK_XTAL_GMN_3_TO_0)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_AFE_CTRL1 (Offset 0x0024) */
- #define BIT_XTAL_LDO_VREF_V1 BIT(7)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_AFE_CTRL1 (Offset 0x0024) */
- #define BIT_SHIFT_XTAL_LDO_VREF 7
- #define BIT_MASK_XTAL_LDO_VREF 0x7
- #define BIT_XTAL_LDO_VREF(x) (((x) & BIT_MASK_XTAL_LDO_VREF) << BIT_SHIFT_XTAL_LDO_VREF)
- #define BIT_GET_XTAL_LDO_VREF(x) (((x) >> BIT_SHIFT_XTAL_LDO_VREF) & BIT_MASK_XTAL_LDO_VREF)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_AFE_CTRL1 (Offset 0x0024) */
- #define BIT_XTAL_XQSEL_RF BIT(6)
- #define BIT_XTAL_XQSEL BIT(5)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_AFE_CTRL1 (Offset 0x0024) */
- #define BIT_SHIFT_XTAL_GMP 4
- #define BIT_MASK_XTAL_GMP 0xf
- #define BIT_XTAL_GMP(x) (((x) & BIT_MASK_XTAL_GMP) << BIT_SHIFT_XTAL_GMP)
- #define BIT_GET_XTAL_GMP(x) (((x) >> BIT_SHIFT_XTAL_GMP) & BIT_MASK_XTAL_GMP)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_AFE_CTRL1 (Offset 0x0024) */
- #define BIT_SHIFT_XTAL_GMP_3_TO_0 4
- #define BIT_MASK_XTAL_GMP_3_TO_0 0xf
- #define BIT_XTAL_GMP_3_TO_0(x) (((x) & BIT_MASK_XTAL_GMP_3_TO_0) << BIT_SHIFT_XTAL_GMP_3_TO_0)
- #define BIT_GET_XTAL_GMP_3_TO_0(x) (((x) >> BIT_SHIFT_XTAL_GMP_3_TO_0) & BIT_MASK_XTAL_GMP_3_TO_0)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_AFE_CTRL1 (Offset 0x0024) */
- #define BIT_SHIFT_XTAL_GMN_V1 3
- #define BIT_MASK_XTAL_GMN_V1 0x3
- #define BIT_XTAL_GMN_V1(x) (((x) & BIT_MASK_XTAL_GMN_V1) << BIT_SHIFT_XTAL_GMN_V1)
- #define BIT_GET_XTAL_GMN_V1(x) (((x) >> BIT_SHIFT_XTAL_GMN_V1) & BIT_MASK_XTAL_GMN_V1)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_AFE_CTRL1 (Offset 0x0024) */
- #define BIT_SHIFT_XTAL_GMN_V2 3
- #define BIT_MASK_XTAL_GMN_V2 0x3
- #define BIT_XTAL_GMN_V2(x) (((x) & BIT_MASK_XTAL_GMN_V2) << BIT_SHIFT_XTAL_GMN_V2)
- #define BIT_GET_XTAL_GMN_V2(x) (((x) >> BIT_SHIFT_XTAL_GMN_V2) & BIT_MASK_XTAL_GMN_V2)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_AFE_CTRL1 (Offset 0x0024) */
- #define BIT_SHIFT_XTAL_LDO_VCM 2
- #define BIT_MASK_XTAL_LDO_VCM 0x3
- #define BIT_XTAL_LDO_VCM(x) (((x) & BIT_MASK_XTAL_LDO_VCM) << BIT_SHIFT_XTAL_LDO_VCM)
- #define BIT_GET_XTAL_LDO_VCM(x) (((x) >> BIT_SHIFT_XTAL_LDO_VCM) & BIT_MASK_XTAL_LDO_VCM)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_AFE_CTRL1 (Offset 0x0024) */
- #define BIT_SHIFT_DRV_LDO_VCM_1_TO_0 2
- #define BIT_MASK_DRV_LDO_VCM_1_TO_0 0x3
- #define BIT_DRV_LDO_VCM_1_TO_0(x) (((x) & BIT_MASK_DRV_LDO_VCM_1_TO_0) << BIT_SHIFT_DRV_LDO_VCM_1_TO_0)
- #define BIT_GET_DRV_LDO_VCM_1_TO_0(x) (((x) >> BIT_SHIFT_DRV_LDO_VCM_1_TO_0) & BIT_MASK_DRV_LDO_VCM_1_TO_0)
- #endif
- #if (HALMAC_8192E_SUPPORT)
- /* 2 REG_AFE_CTRL1 (Offset 0x0024) */
- #define BIT_XTAL_DUMMY BIT(1)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_AFE_CTRL1 (Offset 0x0024) */
- #define BIT_SHIFT_XTAL_GMP_V1 1
- #define BIT_MASK_XTAL_GMP_V1 0x3
- #define BIT_XTAL_GMP_V1(x) (((x) & BIT_MASK_XTAL_GMP_V1) << BIT_SHIFT_XTAL_GMP_V1)
- #define BIT_GET_XTAL_GMP_V1(x) (((x) >> BIT_SHIFT_XTAL_GMP_V1) & BIT_MASK_XTAL_GMP_V1)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_AFE_CTRL1 (Offset 0x0024) */
- #define BIT_XQSEL_RF_INITIAL_V1 BIT(1)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_AFE_CTRL1 (Offset 0x0024) */
- #define BIT_SHIFT_XTAL_GMP_V2 1
- #define BIT_MASK_XTAL_GMP_V2 0x3
- #define BIT_XTAL_GMP_V2(x) (((x) & BIT_MASK_XTAL_GMP_V2) << BIT_SHIFT_XTAL_GMP_V2)
- #define BIT_GET_XTAL_GMP_V2(x) (((x) >> BIT_SHIFT_XTAL_GMP_V2) & BIT_MASK_XTAL_GMP_V2)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_AFE_CTRL1 (Offset 0x0024) */
- #define BIT_XTAL_EN BIT(0)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_SDIO_FREE_TXPG2 (Offset 0x10250024) */
- #define BIT_SHIFT_LOW_FREEPG_V1 0
- #define BIT_MASK_LOW_FREEPG_V1 0xfff
- #define BIT_LOW_FREEPG_V1(x) (((x) & BIT_MASK_LOW_FREEPG_V1) << BIT_SHIFT_LOW_FREEPG_V1)
- #define BIT_GET_LOW_FREEPG_V1(x) (((x) >> BIT_SHIFT_LOW_FREEPG_V1) & BIT_MASK_LOW_FREEPG_V1)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_AFE_CTRL2 (Offset 0x0028) */
- #define BIT_SHIFT_REG_C3_V4 30
- #define BIT_MASK_REG_C3_V4 0x3
- #define BIT_REG_C3_V4(x) (((x) & BIT_MASK_REG_C3_V4) << BIT_SHIFT_REG_C3_V4)
- #define BIT_GET_REG_C3_V4(x) (((x) >> BIT_SHIFT_REG_C3_V4) & BIT_MASK_REG_C3_V4)
- #define BIT_REG_CP_BIT1 BIT(29)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_AFE_CTRL2 (Offset 0x0028) */
- #define BIT_SHIFT_XTAL_GMN 28
- #define BIT_MASK_XTAL_GMN 0xf
- #define BIT_XTAL_GMN(x) (((x) & BIT_MASK_XTAL_GMN) << BIT_SHIFT_XTAL_GMN)
- #define BIT_GET_XTAL_GMN(x) (((x) >> BIT_SHIFT_XTAL_GMN) & BIT_MASK_XTAL_GMN)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_AFE_CTRL2 (Offset 0x0028) */
- #define BIT_SHIFT_IOOFFSET_3_TO_0 28
- #define BIT_MASK_IOOFFSET_3_TO_0 0xf
- #define BIT_IOOFFSET_3_TO_0(x) (((x) & BIT_MASK_IOOFFSET_3_TO_0) << BIT_SHIFT_IOOFFSET_3_TO_0)
- #define BIT_GET_IOOFFSET_3_TO_0(x) (((x) >> BIT_SHIFT_IOOFFSET_3_TO_0) & BIT_MASK_IOOFFSET_3_TO_0)
- #define BIT_REG_FREF_SEL_BIT3_V1 BIT(27)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_AFE_CTRL2 (Offset 0x0028) */
- #define BIT_SHIFT_REG_VO_AD 26
- #define BIT_MASK_REG_VO_AD 0x3
- #define BIT_REG_VO_AD(x) (((x) & BIT_MASK_REG_VO_AD) << BIT_SHIFT_REG_VO_AD)
- #define BIT_GET_REG_VO_AD(x) (((x) >> BIT_SHIFT_REG_VO_AD) & BIT_MASK_REG_VO_AD)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_AFE_CTRL2 (Offset 0x0028) */
- #define BIT_SHIFT_RS_SET_V2 26
- #define BIT_MASK_RS_SET_V2 0x7
- #define BIT_RS_SET_V2(x) (((x) & BIT_MASK_RS_SET_V2) << BIT_SHIFT_RS_SET_V2)
- #define BIT_GET_RS_SET_V2(x) (((x) >> BIT_SHIFT_RS_SET_V2) & BIT_MASK_RS_SET_V2)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_AFE_CTRL2 (Offset 0x0028) */
- #define BIT_SHIFT_REG_RS_V4 26
- #define BIT_MASK_REG_RS_V4 0x7
- #define BIT_REG_RS_V4(x) (((x) & BIT_MASK_REG_RS_V4) << BIT_SHIFT_REG_RS_V4)
- #define BIT_GET_REG_RS_V4(x) (((x) >> BIT_SHIFT_REG_RS_V4) & BIT_MASK_REG_RS_V4)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_AFE_CTRL2 (Offset 0x0028) */
- #define BIT_SHIFT_V12ADJ_V1 25
- #define BIT_MASK_V12ADJ_V1 0x3
- #define BIT_V12ADJ_V1(x) (((x) & BIT_MASK_V12ADJ_V1) << BIT_SHIFT_V12ADJ_V1)
- #define BIT_GET_V12ADJ_V1(x) (((x) >> BIT_SHIFT_V12ADJ_V1) & BIT_MASK_V12ADJ_V1)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_SDIO_OQT_FREE_TXPG_V1 (Offset 0x10250028) */
- #define BIT_SHIFT_NOAC_OQT_FREEPG_V1 24
- #define BIT_MASK_NOAC_OQT_FREEPG_V1 0xff
- #define BIT_NOAC_OQT_FREEPG_V1(x) (((x) & BIT_MASK_NOAC_OQT_FREEPG_V1) << BIT_SHIFT_NOAC_OQT_FREEPG_V1)
- #define BIT_GET_NOAC_OQT_FREEPG_V1(x) (((x) >> BIT_SHIFT_NOAC_OQT_FREEPG_V1) & BIT_MASK_NOAC_OQT_FREEPG_V1)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_AFE_CTRL2 (Offset 0x0028) */
- #define BIT_PS_EN BIT(24)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_AFE_CTRL2 (Offset 0x0028) */
- #define BIT_SHIFT_REG__CS 24
- #define BIT_MASK_REG__CS 0x3
- #define BIT_REG__CS(x) (((x) & BIT_MASK_REG__CS) << BIT_SHIFT_REG__CS)
- #define BIT_GET_REG__CS(x) (((x) >> BIT_SHIFT_REG__CS) & BIT_MASK_REG__CS)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_AFE_CTRL2 (Offset 0x0028) */
- #define BIT_EN_CK320M_V1 BIT(23)
- #define BIT_AGPIO BIT(22)
- #define BIT_REG_EDGE_SEL_V1 BIT(21)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_AFE_CTRL2 (Offset 0x0028) */
- #define BIT_SHIFT_REG_CP_OFFSET 21
- #define BIT_MASK_REG_CP_OFFSET 0x7
- #define BIT_REG_CP_OFFSET(x) (((x) & BIT_MASK_REG_CP_OFFSET) << BIT_SHIFT_REG_CP_OFFSET)
- #define BIT_GET_REG_CP_OFFSET(x) (((x) >> BIT_SHIFT_REG_CP_OFFSET) & BIT_MASK_REG_CP_OFFSET)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_AFE_CTRL2 (Offset 0x0028) */
- #define BIT_REG_VCO_BIAS_0 BIT(20)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_AFE_CTRL2 (Offset 0x0028) */
- #define BIT_SHIFT_CP_BIAS_V2 18
- #define BIT_MASK_CP_BIAS_V2 0x7
- #define BIT_CP_BIAS_V2(x) (((x) & BIT_MASK_CP_BIAS_V2) << BIT_SHIFT_CP_BIAS_V2)
- #define BIT_GET_CP_BIAS_V2(x) (((x) >> BIT_SHIFT_CP_BIAS_V2) & BIT_MASK_CP_BIAS_V2)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_AFE_CTRL2 (Offset 0x0028) */
- #define BIT_SHIFT_CP_BIAS 18
- #define BIT_MASK_CP_BIAS 0x7
- #define BIT_CP_BIAS(x) (((x) & BIT_MASK_CP_BIAS) << BIT_SHIFT_CP_BIAS)
- #define BIT_GET_CP_BIAS(x) (((x) >> BIT_SHIFT_CP_BIAS) & BIT_MASK_CP_BIAS)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_AFE_CTRL2 (Offset 0x0028) */
- #define BIT_SHIFT_REG_PLLBIAS_2_TO_0_V1 17
- #define BIT_MASK_REG_PLLBIAS_2_TO_0_V1 0x7
- #define BIT_REG_PLLBIAS_2_TO_0_V1(x) (((x) & BIT_MASK_REG_PLLBIAS_2_TO_0_V1) << BIT_SHIFT_REG_PLLBIAS_2_TO_0_V1)
- #define BIT_GET_REG_PLLBIAS_2_TO_0_V1(x) (((x) >> BIT_SHIFT_REG_PLLBIAS_2_TO_0_V1) & BIT_MASK_REG_PLLBIAS_2_TO_0_V1)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_AFE_CTRL2 (Offset 0x0028) */
- #define BIT_REG_IDOUBLE_V2 BIT(17)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_AFE_CTRL2 (Offset 0x0028) */
- #define BIT_FREF_SEL BIT(16)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_AFE_CTRL2 (Offset 0x0028) */
- #define BIT_REG_IDOUBLE_V1 BIT(16)
- #define BIT_SHIFT_AC_OQT__FREEPG_V1 16
- #define BIT_MASK_AC_OQT__FREEPG_V1 0xff
- #define BIT_AC_OQT__FREEPG_V1(x) (((x) & BIT_MASK_AC_OQT__FREEPG_V1) << BIT_SHIFT_AC_OQT__FREEPG_V1)
- #define BIT_GET_AC_OQT__FREEPG_V1(x) (((x) >> BIT_SHIFT_AC_OQT__FREEPG_V1) & BIT_MASK_AC_OQT__FREEPG_V1)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_AFE_CTRL2 (Offset 0x0028) */
- #define BIT_EN_SYN BIT(16)
- #define BIT_SHIFT_AC_OQT_FREEPG_V1 16
- #define BIT_MASK_AC_OQT_FREEPG_V1 0xff
- #define BIT_AC_OQT_FREEPG_V1(x) (((x) & BIT_MASK_AC_OQT_FREEPG_V1) << BIT_SHIFT_AC_OQT_FREEPG_V1)
- #define BIT_GET_AC_OQT_FREEPG_V1(x) (((x) >> BIT_SHIFT_AC_OQT_FREEPG_V1) & BIT_MASK_AC_OQT_FREEPG_V1)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_AFE_CTRL2 (Offset 0x0028) */
- #define BIT_REG_KVCO_V1 BIT(15)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_AFE_CTRL2 (Offset 0x0028) */
- #define BIT_APLL_320_GATEB BIT(14)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_AFE_CTRL2 (Offset 0x0028) */
- #define BIT_SHIFT_MCCO_V2 14
- #define BIT_MASK_MCCO_V2 0x3
- #define BIT_MCCO_V2(x) (((x) & BIT_MASK_MCCO_V2) << BIT_SHIFT_MCCO_V2)
- #define BIT_GET_MCCO_V2(x) (((x) >> BIT_SHIFT_MCCO_V2) & BIT_MASK_MCCO_V2)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_AFE_CTRL2 (Offset 0x0028) */
- #define BIT_REG_VCO_BIAS_1_V1 BIT(14)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_AFE_CTRL2 (Offset 0x0028) */
- #define BIT_SHIFT_MCCO 14
- #define BIT_MASK_MCCO 0x3
- #define BIT_MCCO(x) (((x) & BIT_MASK_MCCO) << BIT_SHIFT_MCCO)
- #define BIT_GET_MCCO(x) (((x) >> BIT_SHIFT_MCCO) & BIT_MASK_MCCO)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_AFE_CTRL2 (Offset 0x0028) */
- #define BIT_REG_DOGB_V1 BIT(13)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_AFE_CTRL2 (Offset 0x0028) */
- #define BIT_SHIFT_CK320_EN 12
- #define BIT_MASK_CK320_EN 0x3
- #define BIT_CK320_EN(x) (((x) & BIT_MASK_CK320_EN) << BIT_SHIFT_CK320_EN)
- #define BIT_GET_CK320_EN(x) (((x) >> BIT_SHIFT_CK320_EN) & BIT_MASK_CK320_EN)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_AFE_CTRL2 (Offset 0x0028) */
- #define BIT_SHIFT_REG_LDO_SEL 12
- #define BIT_MASK_REG_LDO_SEL 0x3
- #define BIT_REG_LDO_SEL(x) (((x) & BIT_MASK_REG_LDO_SEL) << BIT_SHIFT_REG_LDO_SEL)
- #define BIT_GET_REG_LDO_SEL(x) (((x) >> BIT_SHIFT_REG_LDO_SEL) & BIT_MASK_REG_LDO_SEL)
- #define BIT_REG_KVCO_V2 BIT(10)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_AFE_CTRL2 (Offset 0x0028) */
- #define BIT_AGPIO_GPO BIT(9)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_AFE_CTRL2 (Offset 0x0028) */
- #define BIT_SHIFT_APLL_BIAS 8
- #define BIT_MASK_APLL_BIAS 0x7
- #define BIT_APLL_BIAS(x) (((x) & BIT_MASK_APLL_BIAS) << BIT_SHIFT_APLL_BIAS)
- #define BIT_GET_APLL_BIAS(x) (((x) >> BIT_SHIFT_APLL_BIAS) & BIT_MASK_APLL_BIAS)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_AFE_CTRL2 (Offset 0x0028) */
- #define BIT_SHIFT_AGPIO_DRV 7
- #define BIT_MASK_AGPIO_DRV 0x3
- #define BIT_AGPIO_DRV(x) (((x) & BIT_MASK_AGPIO_DRV) << BIT_SHIFT_AGPIO_DRV)
- #define BIT_GET_AGPIO_DRV(x) (((x) >> BIT_SHIFT_AGPIO_DRV) & BIT_MASK_AGPIO_DRV)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_AFE_CTRL2 (Offset 0x0028) */
- #define BIT_SHIFT_REG_V15_3_TO_0_V1 7
- #define BIT_MASK_REG_V15_3_TO_0_V1 0xf
- #define BIT_REG_V15_3_TO_0_V1(x) (((x) & BIT_MASK_REG_V15_3_TO_0_V1) << BIT_SHIFT_REG_V15_3_TO_0_V1)
- #define BIT_GET_REG_V15_3_TO_0_V1(x) (((x) >> BIT_SHIFT_REG_V15_3_TO_0_V1) & BIT_MASK_REG_V15_3_TO_0_V1)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_AFE_CTRL2 (Offset 0x0028) */
- #define BIT_APLL_KVCO BIT(6)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_AFE_CTRL2 (Offset 0x0028) */
- #define BIT_REG_SEL_LDO_PC BIT(6)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_AFE_CTRL2 (Offset 0x0028) */
- #define BIT_APLL_WDOGB BIT(4)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_AFE_CTRL2 (Offset 0x0028) */
- #define BIT_SHIFT_REG_CC_1_TO_0_V1 4
- #define BIT_MASK_REG_CC_1_TO_0_V1 0x3
- #define BIT_REG_CC_1_TO_0_V1(x) (((x) & BIT_MASK_REG_CC_1_TO_0_V1) << BIT_SHIFT_REG_CC_1_TO_0_V1)
- #define BIT_GET_REG_CC_1_TO_0_V1(x) (((x) >> BIT_SHIFT_REG_CC_1_TO_0_V1) & BIT_MASK_REG_CC_1_TO_0_V1)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_AFE_CTRL2 (Offset 0x0028) */
- #define BIT_APLL_EDGE_SEL BIT(3)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_AFE_CTRL2 (Offset 0x0028) */
- #define BIT_CKDELAY_USB_V1 BIT(3)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_AFE_CTRL2 (Offset 0x0028) */
- #define BIT_APLL_FREF_SEL_BIT0 BIT(2)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_AFE_CTRL2 (Offset 0x0028) */
- #define BIT_CKDELAY_DIG_V1 BIT(2)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_AFE_CTRL2 (Offset 0x0028) */
- #define BIT_SHIFT_XTAL_CAP_XO 1
- #define BIT_MASK_XTAL_CAP_XO 0x3f
- #define BIT_XTAL_CAP_XO(x) (((x) & BIT_MASK_XTAL_CAP_XO) << BIT_SHIFT_XTAL_CAP_XO)
- #define BIT_GET_XTAL_CAP_XO(x) (((x) >> BIT_SHIFT_XTAL_CAP_XO) & BIT_MASK_XTAL_CAP_XO)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_AFE_CTRL2 (Offset 0x0028) */
- #define BIT_MPLL_EN BIT(1)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_AFE_CTRL2 (Offset 0x0028) */
- #define BIT_APLL_EN BIT(0)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_AFE_CTRL2 (Offset 0x0028) */
- #define BIT_POW_PLL BIT(0)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_SDIO_OQT_FREE_TXPG_V1 (Offset 0x10250028) */
- #define BIT_SHIFT_EXQ__FREEPG_V1 0
- #define BIT_MASK_EXQ__FREEPG_V1 0xfff
- #define BIT_EXQ__FREEPG_V1(x) (((x) & BIT_MASK_EXQ__FREEPG_V1) << BIT_SHIFT_EXQ__FREEPG_V1)
- #define BIT_GET_EXQ__FREEPG_V1(x) (((x) >> BIT_SHIFT_EXQ__FREEPG_V1) & BIT_MASK_EXQ__FREEPG_V1)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_SDIO_OQT_FREE_TXPG_V1 (Offset 0x10250028) */
- #define BIT_SHIFT_EXQ_FREEPG_V1 0
- #define BIT_MASK_EXQ_FREEPG_V1 0xfff
- #define BIT_EXQ_FREEPG_V1(x) (((x) & BIT_MASK_EXQ_FREEPG_V1) << BIT_SHIFT_EXQ_FREEPG_V1)
- #define BIT_GET_EXQ_FREEPG_V1(x) (((x) >> BIT_SHIFT_EXQ_FREEPG_V1) & BIT_MASK_EXQ_FREEPG_V1)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_AFE_CTRL3 (Offset 0x002C) */
- #define BIT_SHIFT_XTAL_RF2_DRV 30
- #define BIT_MASK_XTAL_RF2_DRV 0x3
- #define BIT_XTAL_RF2_DRV(x) (((x) & BIT_MASK_XTAL_RF2_DRV) << BIT_SHIFT_XTAL_RF2_DRV)
- #define BIT_GET_XTAL_RF2_DRV(x) (((x) >> BIT_SHIFT_XTAL_RF2_DRV) & BIT_MASK_XTAL_RF2_DRV)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_AFE_CTRL3 (Offset 0x002C) */
- #define BIT_REG_REF_SEL_V3 BIT(30)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_AFE_CTRL3 (Offset 0x002C) */
- #define BIT_XTAL_GMN_BIT4 BIT(29)
- #define BIT_XTAL_GMP_BIT4 BIT(28)
- #endif
- #if (HALMAC_8192E_SUPPORT)
- /* 2 REG_AFE_CTRL3 (Offset 0x002C) */
- #define BIT_XQSEL BIT(27)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_AFE_CTRL3 (Offset 0x002C) */
- #define BIT_SHIFT_REG_FREF_SEL_2_TO_0 27
- #define BIT_MASK_REG_FREF_SEL_2_TO_0 0x7
- #define BIT_REG_FREF_SEL_2_TO_0(x) (((x) & BIT_MASK_REG_FREF_SEL_2_TO_0) << BIT_SHIFT_REG_FREF_SEL_2_TO_0)
- #define BIT_GET_REG_FREF_SEL_2_TO_0(x) (((x) >> BIT_SHIFT_REG_FREF_SEL_2_TO_0) & BIT_MASK_REG_FREF_SEL_2_TO_0)
- #endif
- #if (HALMAC_8881A_SUPPORT)
- /* 2 REG_AFE_CTRL3 (Offset 0x002C) */
- #define BIT_XQSEL_BIT0 BIT(27)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_AFE_CTRL3 (Offset 0x002C) */
- #define BIT_APLL_DUMMY BIT(26)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_AFE_CTRL3 (Offset 0x002C) */
- #define BIT_SHIFT_XTAL_CADJ_XOUT_5_TO_0_V1 21
- #define BIT_MASK_XTAL_CADJ_XOUT_5_TO_0_V1 0x3f
- #define BIT_XTAL_CADJ_XOUT_5_TO_0_V1(x) (((x) & BIT_MASK_XTAL_CADJ_XOUT_5_TO_0_V1) << BIT_SHIFT_XTAL_CADJ_XOUT_5_TO_0_V1)
- #define BIT_GET_XTAL_CADJ_XOUT_5_TO_0_V1(x) (((x) >> BIT_SHIFT_XTAL_CADJ_XOUT_5_TO_0_V1) & BIT_MASK_XTAL_CADJ_XOUT_5_TO_0_V1)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_AFE_CTRL3 (Offset 0x002C) */
- #define BIT_SHIFT_XTAL_CADJ_XOUT 18
- #define BIT_MASK_XTAL_CADJ_XOUT 0x3f
- #define BIT_XTAL_CADJ_XOUT(x) (((x) & BIT_MASK_XTAL_CADJ_XOUT) << BIT_SHIFT_XTAL_CADJ_XOUT)
- #define BIT_GET_XTAL_CADJ_XOUT(x) (((x) >> BIT_SHIFT_XTAL_CADJ_XOUT) & BIT_MASK_XTAL_CADJ_XOUT)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_AFE_CTRL3 (Offset 0x002C) */
- #define BIT_SHIFT_XTAL_CADJ_XIN_V2 15
- #define BIT_MASK_XTAL_CADJ_XIN_V2 0x3f
- #define BIT_XTAL_CADJ_XIN_V2(x) (((x) & BIT_MASK_XTAL_CADJ_XIN_V2) << BIT_SHIFT_XTAL_CADJ_XIN_V2)
- #define BIT_GET_XTAL_CADJ_XIN_V2(x) (((x) >> BIT_SHIFT_XTAL_CADJ_XIN_V2) & BIT_MASK_XTAL_CADJ_XIN_V2)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_AFE_CTRL3 (Offset 0x002C) */
- #define BIT_SHIFT_XTAL_CADJ_XIN 12
- #define BIT_MASK_XTAL_CADJ_XIN 0x3f
- #define BIT_XTAL_CADJ_XIN(x) (((x) & BIT_MASK_XTAL_CADJ_XIN) << BIT_SHIFT_XTAL_CADJ_XIN)
- #define BIT_GET_XTAL_CADJ_XIN(x) (((x) >> BIT_SHIFT_XTAL_CADJ_XIN) & BIT_MASK_XTAL_CADJ_XIN)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_AFE_CTRL3 (Offset 0x002C) */
- #define BIT_SHIFT_REG_RS_V3 12
- #define BIT_MASK_REG_RS_V3 0x7
- #define BIT_REG_RS_V3(x) (((x) & BIT_MASK_REG_RS_V3) << BIT_SHIFT_REG_RS_V3)
- #define BIT_GET_REG_RS_V3(x) (((x) >> BIT_SHIFT_REG_RS_V3) & BIT_MASK_REG_RS_V3)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_AFE_CTRL3 (Offset 0x002C) */
- #define BIT_SHIFT_REG_RS 9
- #define BIT_MASK_REG_RS 0x7
- #define BIT_REG_RS(x) (((x) & BIT_MASK_REG_RS) << BIT_SHIFT_REG_RS)
- #define BIT_GET_REG_RS(x) (((x) >> BIT_SHIFT_REG_RS) & BIT_MASK_REG_RS)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_AFE_CTRL3 (Offset 0x002C) */
- #define BIT_SHIFT_REG_R3_V3 9
- #define BIT_MASK_REG_R3_V3 0x7
- #define BIT_REG_R3_V3(x) (((x) & BIT_MASK_REG_R3_V3) << BIT_SHIFT_REG_R3_V3)
- #define BIT_GET_REG_R3_V3(x) (((x) >> BIT_SHIFT_REG_R3_V3) & BIT_MASK_REG_R3_V3)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_AFE_CTRL3 (Offset 0x002C) */
- #define BIT_SHIFT_PS_V2 7
- #define BIT_MASK_PS_V2 0x7
- #define BIT_PS_V2(x) (((x) & BIT_MASK_PS_V2) << BIT_SHIFT_PS_V2)
- #define BIT_GET_PS_V2(x) (((x) >> BIT_SHIFT_PS_V2) & BIT_MASK_PS_V2)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_AFE_CTRL3 (Offset 0x002C) */
- #define BIT_SHIFT_REG_CS_V3 7
- #define BIT_MASK_REG_CS_V3 0x3
- #define BIT_REG_CS_V3(x) (((x) & BIT_MASK_REG_CS_V3) << BIT_SHIFT_REG_CS_V3)
- #define BIT_GET_REG_CS_V3(x) (((x) >> BIT_SHIFT_REG_CS_V3) & BIT_MASK_REG_CS_V3)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_AFE_CTRL3 (Offset 0x002C) */
- #define BIT_SHIFT_PS 7
- #define BIT_MASK_PS 0x7
- #define BIT_PS(x) (((x) & BIT_MASK_PS) << BIT_SHIFT_PS)
- #define BIT_GET_PS(x) (((x) >> BIT_SHIFT_PS) & BIT_MASK_PS)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_AFE_CTRL3 (Offset 0x002C) */
- #define BIT_SHIFT_REG_R3 6
- #define BIT_MASK_REG_R3 0x7
- #define BIT_REG_R3(x) (((x) & BIT_MASK_REG_R3) << BIT_SHIFT_REG_R3)
- #define BIT_GET_REG_R3(x) (((x) >> BIT_SHIFT_REG_R3) & BIT_MASK_REG_R3)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_AFE_CTRL3 (Offset 0x002C) */
- #define BIT_PSEN BIT(6)
- #define BIT_DOGENB BIT(5)
- #endif
- #if (HALMAC_8814A_SUPPORT)
- /* 2 REG_AFE_CTRL3 (Offset 0x002C) */
- #define BIT_SHIFT_REG_CP_V3 5
- #define BIT_MASK_REG_CP_V3 0x3
- #define BIT_REG_CP_V3(x) (((x) & BIT_MASK_REG_CP_V3) << BIT_SHIFT_REG_CP_V3)
- #define BIT_GET_REG_CP_V3(x) (((x) >> BIT_SHIFT_REG_CP_V3) & BIT_MASK_REG_CP_V3)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_AFE_CTRL3 (Offset 0x002C) */
- #define BIT_SHIFT_REG_CS 4
- #define BIT_MASK_REG_CS 0x3
- #define BIT_REG_CS(x) (((x) & BIT_MASK_REG_CS) << BIT_SHIFT_REG_CS)
- #define BIT_GET_REG_CS(x) (((x) >> BIT_SHIFT_REG_CS) & BIT_MASK_REG_CS)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_AFE_CTRL3 (Offset 0x002C) */
- #define BIT_REG_MBIAS BIT(4)
- #endif
- #if (HALMAC_8814A_SUPPORT)
- /* 2 REG_AFE_CTRL3 (Offset 0x002C) */
- #define BIT_SHIFT_REG_C3_V3 3
- #define BIT_MASK_REG_C3_V3 0x3
- #define BIT_REG_C3_V3(x) (((x) & BIT_MASK_REG_C3_V3) << BIT_SHIFT_REG_C3_V3)
- #define BIT_GET_REG_C3_V3(x) (((x) >> BIT_SHIFT_REG_C3_V3) & BIT_MASK_REG_C3_V3)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_AFE_CTRL3 (Offset 0x002C) */
- #define BIT_SHIFT_REG_CP 2
- #define BIT_MASK_REG_CP 0x3
- #define BIT_REG_CP(x) (((x) & BIT_MASK_REG_CP) << BIT_SHIFT_REG_CP)
- #define BIT_GET_REG_CP(x) (((x) >> BIT_SHIFT_REG_CP) & BIT_MASK_REG_CP)
- #endif
- #if (HALMAC_8814A_SUPPORT)
- /* 2 REG_AFE_CTRL3 (Offset 0x002C) */
- #define BIT_REG_320_SEL_V3 BIT(2)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_AFE_CTRL3 (Offset 0x002C) */
- #define BIT_EN_SYN_V1 BIT(1)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_AFE_CTRL3 (Offset 0x002C) */
- #define BIT_SHIFT_REG_R3_V4 1
- #define BIT_MASK_REG_R3_V4 0x7
- #define BIT_REG_R3_V4(x) (((x) & BIT_MASK_REG_R3_V4) << BIT_SHIFT_REG_R3_V4)
- #define BIT_GET_REG_R3_V4(x) (((x) >> BIT_SHIFT_REG_R3_V4) & BIT_MASK_REG_R3_V4)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_AFE_CTRL3 (Offset 0x002C) */
- #define BIT_SHIFT_REG_C3 0
- #define BIT_MASK_REG_C3 0x3
- #define BIT_REG_C3(x) (((x) & BIT_MASK_REG_C3) << BIT_SHIFT_REG_C3)
- #define BIT_GET_REG_C3(x) (((x) >> BIT_SHIFT_REG_C3) & BIT_MASK_REG_C3)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_AFE_CTRL3 (Offset 0x002C) */
- #define BIT_IOOFFSET_BIT4 BIT(0)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_AFE_CTRL3 (Offset 0x002C) */
- #define BIT_REG_CP_BIT0 BIT(0)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_EFUSE_CTRL (Offset 0x0030) */
- #define BIT_EF_FLAG BIT(31)
- #define BIT_SHIFT_EF_PGPD 28
- #define BIT_MASK_EF_PGPD 0x7
- #define BIT_EF_PGPD(x) (((x) & BIT_MASK_EF_PGPD) << BIT_SHIFT_EF_PGPD)
- #define BIT_GET_EF_PGPD(x) (((x) >> BIT_SHIFT_EF_PGPD) & BIT_MASK_EF_PGPD)
- #define BIT_SHIFT_EF_RDT 24
- #define BIT_MASK_EF_RDT 0xf
- #define BIT_EF_RDT(x) (((x) & BIT_MASK_EF_RDT) << BIT_SHIFT_EF_RDT)
- #define BIT_GET_EF_RDT(x) (((x) >> BIT_SHIFT_EF_RDT) & BIT_MASK_EF_RDT)
- #define BIT_SHIFT_EF_PGTS 20
- #define BIT_MASK_EF_PGTS 0xf
- #define BIT_EF_PGTS(x) (((x) & BIT_MASK_EF_PGTS) << BIT_SHIFT_EF_PGTS)
- #define BIT_GET_EF_PGTS(x) (((x) >> BIT_SHIFT_EF_PGTS) & BIT_MASK_EF_PGTS)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_EFUSE_CTRL (Offset 0x0030) */
- #define BIT_EF_PDWN BIT(19)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_EFUSE_CTRL (Offset 0x0030) */
- #define BIT_EF_ALDEN BIT(18)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_SDIO_HTSFR_INFO (Offset 0x10250030) */
- #define BIT_SHIFT_HTSFR1 16
- #define BIT_MASK_HTSFR1 0xffff
- #define BIT_HTSFR1(x) (((x) & BIT_MASK_HTSFR1) << BIT_SHIFT_HTSFR1)
- #define BIT_GET_HTSFR1(x) (((x) >> BIT_SHIFT_HTSFR1) & BIT_MASK_HTSFR1)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_EFUSE_CTRL (Offset 0x0030) */
- #define BIT_SHIFT_EF_ADDR 8
- #define BIT_MASK_EF_ADDR 0x3ff
- #define BIT_EF_ADDR(x) (((x) & BIT_MASK_EF_ADDR) << BIT_SHIFT_EF_ADDR)
- #define BIT_GET_EF_ADDR(x) (((x) >> BIT_SHIFT_EF_ADDR) & BIT_MASK_EF_ADDR)
- #define BIT_SHIFT_EF_DATA 0
- #define BIT_MASK_EF_DATA 0xff
- #define BIT_EF_DATA(x) (((x) & BIT_MASK_EF_DATA) << BIT_SHIFT_EF_DATA)
- #define BIT_GET_EF_DATA(x) (((x) >> BIT_SHIFT_EF_DATA) & BIT_MASK_EF_DATA)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_SDIO_HTSFR_INFO (Offset 0x10250030) */
- #define BIT_SHIFT_HTSFR0 0
- #define BIT_MASK_HTSFR0 0xffff
- #define BIT_HTSFR0(x) (((x) & BIT_MASK_HTSFR0) << BIT_SHIFT_HTSFR0)
- #define BIT_GET_HTSFR0(x) (((x) >> BIT_SHIFT_HTSFR0) & BIT_MASK_HTSFR0)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_LDO_EFUSE_CTRL (Offset 0x0034) */
- #define BIT_LDOE25_EN BIT(31)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_LDO_EFUSE_CTRL (Offset 0x0034) */
- #define BIT_SHIFT_LDOE25_VADJ_BIT0_TO_2 28
- #define BIT_MASK_LDOE25_VADJ_BIT0_TO_2 0x7
- #define BIT_LDOE25_VADJ_BIT0_TO_2(x) (((x) & BIT_MASK_LDOE25_VADJ_BIT0_TO_2) << BIT_SHIFT_LDOE25_VADJ_BIT0_TO_2)
- #define BIT_GET_LDOE25_VADJ_BIT0_TO_2(x) (((x) >> BIT_SHIFT_LDOE25_VADJ_BIT0_TO_2) & BIT_MASK_LDOE25_VADJ_BIT0_TO_2)
- #define BIT_LDOE25_VADJ_BIT3 BIT(27)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_LDO_EFUSE_CTRL (Offset 0x0034) */
- #define BIT_SHIFT_LDOE25_V12ADJ_L 27
- #define BIT_MASK_LDOE25_V12ADJ_L 0xf
- #define BIT_LDOE25_V12ADJ_L(x) (((x) & BIT_MASK_LDOE25_V12ADJ_L) << BIT_SHIFT_LDOE25_V12ADJ_L)
- #define BIT_GET_LDOE25_V12ADJ_L(x) (((x) >> BIT_SHIFT_LDOE25_V12ADJ_L) & BIT_MASK_LDOE25_V12ADJ_L)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_LDO_EFUSE_CTRL (Offset 0x0034) */
- #define BIT_SHIFT_LDOE25_VADJ_3_TO_0 27
- #define BIT_MASK_LDOE25_VADJ_3_TO_0 0xf
- #define BIT_LDOE25_VADJ_3_TO_0(x) (((x) & BIT_MASK_LDOE25_VADJ_3_TO_0) << BIT_SHIFT_LDOE25_VADJ_3_TO_0)
- #define BIT_GET_LDOE25_VADJ_3_TO_0(x) (((x) >> BIT_SHIFT_LDOE25_VADJ_3_TO_0) & BIT_MASK_LDOE25_VADJ_3_TO_0)
- #endif
- #if (HALMAC_8192E_SUPPORT)
- /* 2 REG_LDO_EFUSE_CTRL (Offset 0x0034) */
- #define BIT_EFCRES_SEL BIT(26)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_LDO_EFUSE_CTRL (Offset 0x0034) */
- #define BIT_EF_CSER BIT(26)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_LDO_EFUSE_CTRL (Offset 0x0034) */
- #define BIT_EF_CRES_SEL BIT(26)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_LDO_EFUSE_CTRL (Offset 0x0034) */
- #define BIT_SHIFT_EF_SCAN_START 16
- #define BIT_MASK_EF_SCAN_START 0x1ff
- #define BIT_EF_SCAN_START(x) (((x) & BIT_MASK_EF_SCAN_START) << BIT_SHIFT_EF_SCAN_START)
- #define BIT_GET_EF_SCAN_START(x) (((x) >> BIT_SHIFT_EF_SCAN_START) & BIT_MASK_EF_SCAN_START)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_LDO_EFUSE_CTRL (Offset 0x0034) */
- #define BIT_SHIFT_EF_SCAN_START_V1 16
- #define BIT_MASK_EF_SCAN_START_V1 0x3ff
- #define BIT_EF_SCAN_START_V1(x) (((x) & BIT_MASK_EF_SCAN_START_V1) << BIT_SHIFT_EF_SCAN_START_V1)
- #define BIT_GET_EF_SCAN_START_V1(x) (((x) >> BIT_SHIFT_EF_SCAN_START_V1) & BIT_MASK_EF_SCAN_START_V1)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_LDO_EFUSE_CTRL (Offset 0x0034) */
- #define BIT_SHIFT_EF_SCAN_END 12
- #define BIT_MASK_EF_SCAN_END 0xf
- #define BIT_EF_SCAN_END(x) (((x) & BIT_MASK_EF_SCAN_END) << BIT_SHIFT_EF_SCAN_END)
- #define BIT_GET_EF_SCAN_END(x) (((x) >> BIT_SHIFT_EF_SCAN_END) & BIT_MASK_EF_SCAN_END)
- #endif
- #if (HALMAC_8192E_SUPPORT)
- /* 2 REG_LDO_EFUSE_CTRL (Offset 0x0034) */
- #define BIT_EF_FORCE_PGMEN BIT(11)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_LDO_EFUSE_CTRL (Offset 0x0034) */
- #define BIT_SCAN_EN BIT(11)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_LDO_EFUSE_CTRL (Offset 0x0034) */
- #define BIT_EF_PD_DIS BIT(11)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_LDO_EFUSE_CTRL (Offset 0x0034) */
- #define BIT_SW_PG_EN BIT(10)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_LDO_EFUSE_CTRL (Offset 0x0034) */
- #define BIT_SHIFT_EF_CELL_SEL 8
- #define BIT_MASK_EF_CELL_SEL 0x3
- #define BIT_EF_CELL_SEL(x) (((x) & BIT_MASK_EF_CELL_SEL) << BIT_SHIFT_EF_CELL_SEL)
- #define BIT_GET_EF_CELL_SEL(x) (((x) >> BIT_SHIFT_EF_CELL_SEL) & BIT_MASK_EF_CELL_SEL)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_LDO_EFUSE_CTRL (Offset 0x0034) */
- #define BIT_EF_TRPT BIT(7)
- #define BIT_SHIFT_EF_TTHD 0
- #define BIT_MASK_EF_TTHD 0x7f
- #define BIT_EF_TTHD(x) (((x) & BIT_MASK_EF_TTHD) << BIT_SHIFT_EF_TTHD)
- #define BIT_GET_EF_TTHD(x) (((x) >> BIT_SHIFT_EF_TTHD) & BIT_MASK_EF_TTHD)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_PWR_OPTION_CTRL (Offset 0x0038) */
- #define BIT_SHIFT_AFE_USB_CURRENT_SEL 26
- #define BIT_MASK_AFE_USB_CURRENT_SEL 0x7
- #define BIT_AFE_USB_CURRENT_SEL(x) (((x) & BIT_MASK_AFE_USB_CURRENT_SEL) << BIT_SHIFT_AFE_USB_CURRENT_SEL)
- #define BIT_GET_AFE_USB_CURRENT_SEL(x) (((x) >> BIT_SHIFT_AFE_USB_CURRENT_SEL) & BIT_MASK_AFE_USB_CURRENT_SEL)
- #define BIT_SHIFT_AFE_USB_PATH_SEL 24
- #define BIT_MASK_AFE_USB_PATH_SEL 0x3
- #define BIT_AFE_USB_PATH_SEL(x) (((x) & BIT_MASK_AFE_USB_PATH_SEL) << BIT_SHIFT_AFE_USB_PATH_SEL)
- #define BIT_GET_AFE_USB_PATH_SEL(x) (((x) >> BIT_SHIFT_AFE_USB_PATH_SEL) & BIT_MASK_AFE_USB_PATH_SEL)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_PWR_OPTION_CTRL (Offset 0x0038) */
- #define BIT_SHIFT_DBG_SEL_V1 16
- #define BIT_MASK_DBG_SEL_V1 0xff
- #define BIT_DBG_SEL_V1(x) (((x) & BIT_MASK_DBG_SEL_V1) << BIT_SHIFT_DBG_SEL_V1)
- #define BIT_GET_DBG_SEL_V1(x) (((x) >> BIT_SHIFT_DBG_SEL_V1) & BIT_MASK_DBG_SEL_V1)
- #endif
- #if (HALMAC_8192E_SUPPORT)
- /* 2 REG_PWR_OPTION_CTRL (Offset 0x0038) */
- #define BIT_CLK_REQ_INPUT BIT(15)
- #define BIT_USB_XTAL_CLK_SEL BIT(14)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_PWR_OPTION_CTRL (Offset 0x0038) */
- #define BIT_SHIFT_DBG_SEL_BYTE 14
- #define BIT_MASK_DBG_SEL_BYTE 0x3
- #define BIT_DBG_SEL_BYTE(x) (((x) & BIT_MASK_DBG_SEL_BYTE) << BIT_SHIFT_DBG_SEL_BYTE)
- #define BIT_GET_DBG_SEL_BYTE(x) (((x) >> BIT_SHIFT_DBG_SEL_BYTE) & BIT_MASK_DBG_SEL_BYTE)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_PWR_OPTION_CTRL (Offset 0x0038) */
- #define BIT_USB_REG_XTAL_SEL BIT(14)
- #define BIT_SYSON_BTIO1POW_PAD_E2 BIT(13)
- #endif
- #if (HALMAC_8192E_SUPPORT)
- /* 2 REG_PWR_OPTION_CTRL (Offset 0x0038) */
- #define BIT_SHIFT_SYSON_SPS0_STD_L1 12
- #define BIT_MASK_SYSON_SPS0_STD_L1 0x3
- #define BIT_SYSON_SPS0_STD_L1(x) (((x) & BIT_MASK_SYSON_SPS0_STD_L1) << BIT_SHIFT_SYSON_SPS0_STD_L1)
- #define BIT_GET_SYSON_SPS0_STD_L1(x) (((x) >> BIT_SHIFT_SYSON_SPS0_STD_L1) & BIT_MASK_SYSON_SPS0_STD_L1)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_PWR_OPTION_CTRL (Offset 0x0038) */
- #define BIT_SHIFT_STD_L1_V1 12
- #define BIT_MASK_STD_L1_V1 0x3
- #define BIT_STD_L1_V1(x) (((x) & BIT_MASK_STD_L1_V1) << BIT_SHIFT_STD_L1_V1)
- #define BIT_GET_STD_L1_V1(x) (((x) >> BIT_SHIFT_STD_L1_V1) & BIT_MASK_STD_L1_V1)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_PWR_OPTION_CTRL (Offset 0x0038) */
- #define BIT_SYSON_BTIOPOW_PAD_E2 BIT(12)
- #endif
- #if (HALMAC_8881A_SUPPORT)
- /* 2 REG_PWR_OPTION_CTRL (Offset 0x0038) */
- #define BIT_SHIFT_SYSON_LDOA12V_WT 12
- #define BIT_MASK_SYSON_LDOA12V_WT 0x3
- #define BIT_SYSON_LDOA12V_WT(x) (((x) & BIT_MASK_SYSON_LDOA12V_WT) << BIT_SHIFT_SYSON_LDOA12V_WT)
- #define BIT_GET_SYSON_LDOA12V_WT(x) (((x) >> BIT_SHIFT_SYSON_LDOA12V_WT) & BIT_MASK_SYSON_LDOA12V_WT)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_PWR_OPTION_CTRL (Offset 0x0038) */
- #define BIT_SYSON_DBG_PAD_E2 BIT(11)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_PWR_OPTION_CTRL (Offset 0x0038) */
- #define BIT_SYSON_SDIOPOW_PAD_E2 BIT(11)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_PWR_OPTION_CTRL (Offset 0x0038) */
- #define BIT_SYSON_LED_PAD_E2 BIT(10)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_PWR_OPTION_CTRL (Offset 0x0038) */
- #define BIT_SYSON_GPEE_PAD_E2 BIT(9)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_PWR_OPTION_CTRL (Offset 0x0038) */
- #define BIT_SYSON_GPEE_PAD_E2_V33 BIT(9)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_PWR_OPTION_CTRL (Offset 0x0038) */
- #define BIT_SYSON_PCI_PAD_E2 BIT(8)
- #define BIT_SHIFT_MATCH_CNT 8
- #define BIT_MASK_MATCH_CNT 0xff
- #define BIT_MATCH_CNT(x) (((x) & BIT_MASK_MATCH_CNT) << BIT_SHIFT_MATCH_CNT)
- #define BIT_GET_MATCH_CNT(x) (((x) >> BIT_SHIFT_MATCH_CNT) & BIT_MASK_MATCH_CNT)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_PWR_OPTION_CTRL (Offset 0x0038) */
- #define BIT_AUTO_SW_LDO_VOL_EN BIT(7)
- #endif
- #if (HALMAC_8192E_SUPPORT)
- /* 2 REG_PWR_OPTION_CTRL (Offset 0x0038) */
- #define BIT_AUTO_SW_LDO_VOL_EN_V1 BIT(6)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_PWR_OPTION_CTRL (Offset 0x0038) */
- #define BIT_ADJ_LDO_VOLT BIT(6)
- #endif
- #if (HALMAC_8881A_SUPPORT)
- /* 2 REG_PWR_OPTION_CTRL (Offset 0x0038) */
- #define BIT_SHIFT_SYSON_LDOHCI12_WT 6
- #define BIT_MASK_SYSON_LDOHCI12_WT 0x3
- #define BIT_SYSON_LDOHCI12_WT(x) (((x) & BIT_MASK_SYSON_LDOHCI12_WT) << BIT_SHIFT_SYSON_LDOHCI12_WT)
- #define BIT_GET_SYSON_LDOHCI12_WT(x) (((x) >> BIT_SHIFT_SYSON_LDOHCI12_WT) & BIT_MASK_SYSON_LDOHCI12_WT)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_PWR_OPTION_CTRL (Offset 0x0038) */
- #define BIT_SHIFT_SYSON_SPS0WWV_WT 4
- #define BIT_MASK_SYSON_SPS0WWV_WT 0x3
- #define BIT_SYSON_SPS0WWV_WT(x) (((x) & BIT_MASK_SYSON_SPS0WWV_WT) << BIT_SHIFT_SYSON_SPS0WWV_WT)
- #define BIT_GET_SYSON_SPS0WWV_WT(x) (((x) >> BIT_SHIFT_SYSON_SPS0WWV_WT) & BIT_MASK_SYSON_SPS0WWV_WT)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_PWR_OPTION_CTRL (Offset 0x0038) */
- #define BIT_SHIFT_SYSON_SPS0SPS_WT 4
- #define BIT_MASK_SYSON_SPS0SPS_WT 0x3
- #define BIT_SYSON_SPS0SPS_WT(x) (((x) & BIT_MASK_SYSON_SPS0SPS_WT) << BIT_SHIFT_SYSON_SPS0SPS_WT)
- #define BIT_GET_SYSON_SPS0SPS_WT(x) (((x) >> BIT_SHIFT_SYSON_SPS0SPS_WT) & BIT_MASK_SYSON_SPS0SPS_WT)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_PWR_OPTION_CTRL (Offset 0x0038) */
- #define BIT_SHIFT_SYSON_SPS0LDO_WT 2
- #define BIT_MASK_SYSON_SPS0LDO_WT 0x3
- #define BIT_SYSON_SPS0LDO_WT(x) (((x) & BIT_MASK_SYSON_SPS0LDO_WT) << BIT_SHIFT_SYSON_SPS0LDO_WT)
- #define BIT_GET_SYSON_SPS0LDO_WT(x) (((x) >> BIT_SHIFT_SYSON_SPS0LDO_WT) & BIT_MASK_SYSON_SPS0LDO_WT)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_PWR_OPTION_CTRL (Offset 0x0038) */
- #define BIT_SHIFT_SYSON_SPS11VLDO_WT 2
- #define BIT_MASK_SYSON_SPS11VLDO_WT 0x3
- #define BIT_SYSON_SPS11VLDO_WT(x) (((x) & BIT_MASK_SYSON_SPS11VLDO_WT) << BIT_SHIFT_SYSON_SPS11VLDO_WT)
- #define BIT_GET_SYSON_SPS11VLDO_WT(x) (((x) >> BIT_SHIFT_SYSON_SPS11VLDO_WT) & BIT_MASK_SYSON_SPS11VLDO_WT)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_PWR_OPTION_CTRL (Offset 0x0038) */
- #define BIT_SHIFT_SYSON_RCLK_SCALE 0
- #define BIT_MASK_SYSON_RCLK_SCALE 0x3
- #define BIT_SYSON_RCLK_SCALE(x) (((x) & BIT_MASK_SYSON_RCLK_SCALE) << BIT_SHIFT_SYSON_RCLK_SCALE)
- #define BIT_GET_SYSON_RCLK_SCALE(x) (((x) >> BIT_SHIFT_SYSON_RCLK_SCALE) & BIT_MASK_SYSON_RCLK_SCALE)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_SDIO_HCPWM1_V2 (Offset 0x10250038) */
- #define BIT_SYS_CLK BIT(0)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_CAL_TIMER (Offset 0x003C) */
- #define BIT_SHIFT_CAL_SCAL 0
- #define BIT_MASK_CAL_SCAL 0xff
- #define BIT_CAL_SCAL(x) (((x) & BIT_MASK_CAL_SCAL) << BIT_SHIFT_CAL_SCAL)
- #define BIT_GET_CAL_SCAL(x) (((x) >> BIT_SHIFT_CAL_SCAL) & BIT_MASK_CAL_SCAL)
- /* 2 REG_ACLK_MON (Offset 0x003E) */
- #define BIT_SHIFT_RCLK_MON 5
- #define BIT_MASK_RCLK_MON 0x7ff
- #define BIT_RCLK_MON(x) (((x) & BIT_MASK_RCLK_MON) << BIT_SHIFT_RCLK_MON)
- #define BIT_GET_RCLK_MON(x) (((x) >> BIT_SHIFT_RCLK_MON) & BIT_MASK_RCLK_MON)
- #define BIT_CAL_EN BIT(4)
- #define BIT_SHIFT_DPSTU 2
- #define BIT_MASK_DPSTU 0x3
- #define BIT_DPSTU(x) (((x) & BIT_MASK_DPSTU) << BIT_SHIFT_DPSTU)
- #define BIT_GET_DPSTU(x) (((x) >> BIT_SHIFT_DPSTU) & BIT_MASK_DPSTU)
- #define BIT_SUS_16X BIT(1)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_ACLK_MON (Offset 0x003E) */
- #define BIT_RSM_EN BIT(0)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_GPIO_MUXCFG (Offset 0x0040) */
- #define BIT_PAD_D_PAPE_2G_E BIT(31)
- #define BIT_PAD_D_PAPE_5G_E BIT(30)
- #define BIT_PAD_D_TRSW_E BIT(29)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_GPIO_MUXCFG (Offset 0x0040) */
- #define BIT_SIC_LOWEST_PRIORITY BIT(28)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_GPIO_MUXCFG (Offset 0x0040) */
- #define BIT_PAD_D_TRSWB_E BIT(28)
- #define BIT_PAD_D_PAPE_2G_O BIT(27)
- #define BIT_PAD_D_PAPE_5G_O BIT(26)
- #define BIT_PAD_D_TRSW_O BIT(25)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_GPIO_MUXCFG (Offset 0x0040) */
- #define BIT_SHIFT_PIN_USECASE 24
- #define BIT_MASK_PIN_USECASE 0xf
- #define BIT_PIN_USECASE(x) (((x) & BIT_MASK_PIN_USECASE) << BIT_SHIFT_PIN_USECASE)
- #define BIT_GET_PIN_USECASE(x) (((x) >> BIT_SHIFT_PIN_USECASE) & BIT_MASK_PIN_USECASE)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_GPIO_MUXCFG (Offset 0x0040) */
- #define BIT_PAD_D_TRSWB_O BIT(24)
- #define BIT_EN_A_ANTSEL BIT(23)
- #define BIT_EN_A_ANTSELB BIT(22)
- #define BIT_EN_D_PAPE_2G BIT(21)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_SDIO_INDIRECT_REG_CFG (Offset 0x10250040) */
- #define BIT_INDIRECT_REG_RDY BIT(20)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_GPIO_MUXCFG (Offset 0x0040) */
- #define BIT_EN_D_PAPE_5G BIT(20)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_GPIO_MUXCFG (Offset 0x0040) */
- #define BIT_FSPI_EN BIT(19)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_SDIO_INDIRECT_REG_CFG (Offset 0x10250040) */
- #define BIT_INDIRECT_REG_R BIT(19)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_GPIO_MUXCFG (Offset 0x0040) */
- #define BIT_WL_RTS_EXT_32K_SEL BIT(18)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_SDIO_INDIRECT_REG_CFG (Offset 0x10250040) */
- #define BIT_INDIRECT_REG_W BIT(18)
- #endif
- #if (HALMAC_8192E_SUPPORT)
- /* 2 REG_GPIO_MUXCFG (Offset 0x0040) */
- #define BIT_CKOUT33_EN BIT(17)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_GPIO_MUXCFG (Offset 0x0040) */
- #define BIT_XTAL_OUT_EN BIT(17)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_GPIO_MUXCFG (Offset 0x0040) */
- #define BIT_WLGP_SPI_EN BIT(16)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_SDIO_INDIRECT_REG_CFG (Offset 0x10250040) */
- #define BIT_SHIFT_INDIRECT_REG_SIZE 16
- #define BIT_MASK_INDIRECT_REG_SIZE 0x3
- #define BIT_INDIRECT_REG_SIZE(x) (((x) & BIT_MASK_INDIRECT_REG_SIZE) << BIT_SHIFT_INDIRECT_REG_SIZE)
- #define BIT_GET_INDIRECT_REG_SIZE(x) (((x) >> BIT_SHIFT_INDIRECT_REG_SIZE) & BIT_MASK_INDIRECT_REG_SIZE)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_GPIO_MUXCFG (Offset 0x0040) */
- #define BIT_SIC_LBK BIT(15)
- #define BIT_ENHTP BIT(14)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_GPIO_MUXCFG (Offset 0x0040) */
- #define BIT_WLPHY_DBG_EN BIT(13)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_GPIO_MUXCFG (Offset 0x0040) */
- #define BIT_SIC_23 BIT(13)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_GPIO_MUXCFG (Offset 0x0040) */
- #define BIT_ENSIC BIT(12)
- #define BIT_SIC_SWRST BIT(11)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_GPIO_MUXCFG (Offset 0x0040) */
- #define BIT_PO_WIFI_PTA_PINS BIT(10)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_GPIO_MUXCFG (Offset 0x0040) */
- #define BIT_ENPMAC BIT(10)
- #endif
- #if (HALMAC_8192E_SUPPORT)
- /* 2 REG_GPIO_MUXCFG (Offset 0x0040) */
- #define BIT_ENBTCMD BIT(9)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_GPIO_MUXCFG (Offset 0x0040) */
- #define BIT_BTCOEX_MBOX_EN BIT(9)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_GPIO_MUXCFG (Offset 0x0040) */
- #define BIT_BTCMD_OUT_EN BIT(9)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_GPIO_MUXCFG (Offset 0x0040) */
- #define BIT_PO_BT_PTA_PINS BIT(9)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_GPIO_MUXCFG (Offset 0x0040) */
- #define BIT_ENUART BIT(8)
- #define BIT_SHIFT_BTMODE 6
- #define BIT_MASK_BTMODE 0x3
- #define BIT_BTMODE(x) (((x) & BIT_MASK_BTMODE) << BIT_SHIFT_BTMODE)
- #define BIT_GET_BTMODE(x) (((x) >> BIT_SHIFT_BTMODE) & BIT_MASK_BTMODE)
- #define BIT_ENBT BIT(5)
- #define BIT_EROM_EN BIT(4)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_GPIO_MUXCFG (Offset 0x0040) */
- #define BIT_WLRFE_6_7_EN BIT(3)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_GPIO_MUXCFG (Offset 0x0040) */
- #define BIT_EN_D_TRSW BIT(3)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_GPIO_MUXCFG (Offset 0x0040) */
- #define BIT_WLRFE_4_5_EN BIT(2)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_GPIO_MUXCFG (Offset 0x0040) */
- #define BIT_EN_D_TRSWB BIT(2)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_GPIO_MUXCFG (Offset 0x0040) */
- #define BIT_SHIFT_GPIOSEL 0
- #define BIT_MASK_GPIOSEL 0x3
- #define BIT_GPIOSEL(x) (((x) & BIT_MASK_GPIOSEL) << BIT_SHIFT_GPIOSEL)
- #define BIT_GET_GPIOSEL(x) (((x) >> BIT_SHIFT_GPIOSEL) & BIT_MASK_GPIOSEL)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_SDIO_INDIRECT_REG_CFG (Offset 0x10250040) */
- #define BIT_SHIFT_INDIRECT_REG_ADDR 0
- #define BIT_MASK_INDIRECT_REG_ADDR 0xffff
- #define BIT_INDIRECT_REG_ADDR(x) (((x) & BIT_MASK_INDIRECT_REG_ADDR) << BIT_SHIFT_INDIRECT_REG_ADDR)
- #define BIT_GET_INDIRECT_REG_ADDR(x) (((x) >> BIT_SHIFT_INDIRECT_REG_ADDR) & BIT_MASK_INDIRECT_REG_ADDR)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_GPIO_PIN_CTRL (Offset 0x0044) */
- #define BIT_SHIFT_GPIO_MOD_7_TO_0 24
- #define BIT_MASK_GPIO_MOD_7_TO_0 0xff
- #define BIT_GPIO_MOD_7_TO_0(x) (((x) & BIT_MASK_GPIO_MOD_7_TO_0) << BIT_SHIFT_GPIO_MOD_7_TO_0)
- #define BIT_GET_GPIO_MOD_7_TO_0(x) (((x) >> BIT_SHIFT_GPIO_MOD_7_TO_0) & BIT_MASK_GPIO_MOD_7_TO_0)
- #define BIT_SHIFT_GPIO_IO_SEL_7_TO_0 16
- #define BIT_MASK_GPIO_IO_SEL_7_TO_0 0xff
- #define BIT_GPIO_IO_SEL_7_TO_0(x) (((x) & BIT_MASK_GPIO_IO_SEL_7_TO_0) << BIT_SHIFT_GPIO_IO_SEL_7_TO_0)
- #define BIT_GET_GPIO_IO_SEL_7_TO_0(x) (((x) >> BIT_SHIFT_GPIO_IO_SEL_7_TO_0) & BIT_MASK_GPIO_IO_SEL_7_TO_0)
- #define BIT_SHIFT_GPIO_OUT_7_TO_0 8
- #define BIT_MASK_GPIO_OUT_7_TO_0 0xff
- #define BIT_GPIO_OUT_7_TO_0(x) (((x) & BIT_MASK_GPIO_OUT_7_TO_0) << BIT_SHIFT_GPIO_OUT_7_TO_0)
- #define BIT_GET_GPIO_OUT_7_TO_0(x) (((x) >> BIT_SHIFT_GPIO_OUT_7_TO_0) & BIT_MASK_GPIO_OUT_7_TO_0)
- #define BIT_SHIFT_GPIO_IN_7_TO_0 0
- #define BIT_MASK_GPIO_IN_7_TO_0 0xff
- #define BIT_GPIO_IN_7_TO_0(x) (((x) & BIT_MASK_GPIO_IN_7_TO_0) << BIT_SHIFT_GPIO_IN_7_TO_0)
- #define BIT_GET_GPIO_IN_7_TO_0(x) (((x) >> BIT_SHIFT_GPIO_IN_7_TO_0) & BIT_MASK_GPIO_IN_7_TO_0)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_SDIO_INDIRECT_REG_DATA (Offset 0x10250044) */
- #define BIT_SHIFT_INDIRECT_REG_DATA 0
- #define BIT_MASK_INDIRECT_REG_DATA 0xffffffffL
- #define BIT_INDIRECT_REG_DATA(x) (((x) & BIT_MASK_INDIRECT_REG_DATA) << BIT_SHIFT_INDIRECT_REG_DATA)
- #define BIT_GET_INDIRECT_REG_DATA(x) (((x) >> BIT_SHIFT_INDIRECT_REG_DATA) & BIT_MASK_INDIRECT_REG_DATA)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_GPIO_INTM (Offset 0x0048) */
- #define BIT_SHIFT_MUXDBG_SEL 30
- #define BIT_MASK_MUXDBG_SEL 0x3
- #define BIT_MUXDBG_SEL(x) (((x) & BIT_MASK_MUXDBG_SEL) << BIT_SHIFT_MUXDBG_SEL)
- #define BIT_GET_MUXDBG_SEL(x) (((x) >> BIT_SHIFT_MUXDBG_SEL) & BIT_MASK_MUXDBG_SEL)
- #endif
- #if (HALMAC_8192E_SUPPORT)
- /* 2 REG_GPIO_INTM (Offset 0x0048) */
- #define BIT_SHIFT_MUXDBG_SEL2 28
- #define BIT_MASK_MUXDBG_SEL2 0x3
- #define BIT_MUXDBG_SEL2(x) (((x) & BIT_MASK_MUXDBG_SEL2) << BIT_SHIFT_MUXDBG_SEL2)
- #define BIT_GET_MUXDBG_SEL2(x) (((x) >> BIT_SHIFT_MUXDBG_SEL2) & BIT_MASK_MUXDBG_SEL2)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_GPIO_INTM (Offset 0x0048) */
- #define BIT_GPIO_EXT_EN BIT(20)
- #endif
- #if (HALMAC_8192E_SUPPORT)
- /* 2 REG_GPIO_INTM (Offset 0x0048) */
- #define BIT_EXTWOL1_SEL BIT(19)
- #define BIT_EXTWOL1_EN BIT(18)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_GPIO_INTM (Offset 0x0048) */
- #define BIT_EXTWOL0_SEL BIT(17)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_GPIO_INTM (Offset 0x0048) */
- #define BIT_EXTWOL_SEL BIT(17)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_GPIO_INTM (Offset 0x0048) */
- #define BIT_EXTWOL0_EN BIT(16)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_GPIO_INTM (Offset 0x0048) */
- #define BIT_EXTWOL_EN BIT(16)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_GPIO_INTM (Offset 0x0048) */
- #define BIT_SHIFT_GPIO_EXT_WOL_V1 16
- #define BIT_MASK_GPIO_EXT_WOL_V1 0xf
- #define BIT_GPIO_EXT_WOL_V1(x) (((x) & BIT_MASK_GPIO_EXT_WOL_V1) << BIT_SHIFT_GPIO_EXT_WOL_V1)
- #define BIT_GET_GPIO_EXT_WOL_V1(x) (((x) >> BIT_SHIFT_GPIO_EXT_WOL_V1) & BIT_MASK_GPIO_EXT_WOL_V1)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_GPIO_INTM (Offset 0x0048) */
- #define BIT_GPIOF_INT_MD BIT(15)
- #define BIT_GPIOE_INT_MD BIT(14)
- #define BIT_GPIOD_INT_MD BIT(13)
- #define BIT_GPIOC_INT_MD BIT(12)
- #define BIT_GPIOB_INT_MD BIT(11)
- #define BIT_GPIOA_INT_MD BIT(10)
- #define BIT_GPIO9_INT_MD BIT(9)
- #define BIT_GPIO8_INT_MD BIT(8)
- #define BIT_GPIO7_INT_MD BIT(7)
- #define BIT_GPIO6_INT_MD BIT(6)
- #define BIT_GPIO5_INT_MD BIT(5)
- #define BIT_GPIO4_INT_MD BIT(4)
- #define BIT_GPIO3_INT_MD BIT(3)
- #define BIT_GPIO2_INT_MD BIT(2)
- #define BIT_GPIO1_INT_MD BIT(1)
- #define BIT_GPIO0_INT_MD BIT(0)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_LED_CFG (Offset 0x004C) */
- #define BIT_PAD_ANTSEL_I BIT(31)
- #endif
- #if (HALMAC_8192E_SUPPORT)
- /* 2 REG_LED_CFG (Offset 0x004C) */
- #define BIT_ANT_SEL7_EN BIT(30)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_LED_CFG (Offset 0x004C) */
- #define BIT_PAD_ANTSELB_I BIT(30)
- #endif
- #if (HALMAC_8192E_SUPPORT)
- /* 2 REG_LED_CFG (Offset 0x004C) */
- #define BIT_ANT_SEL46_EN BIT(29)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_LED_CFG (Offset 0x004C) */
- #define BIT_PAD_D_PAPE_2G_I BIT(29)
- #endif
- #if (HALMAC_8192E_SUPPORT)
- /* 2 REG_LED_CFG (Offset 0x004C) */
- #define BIT_ANT_SEL3_EN BIT(28)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_LED_CFG (Offset 0x004C) */
- #define BIT_PAD_D_PAPE_5G_I BIT(28)
- #endif
- #if (HALMAC_8192E_SUPPORT)
- /* 2 REG_LED_CFG (Offset 0x004C) */
- #define BIT_TRSW_SEL_EN BIT(27)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_LED_CFG (Offset 0x004C) */
- #define BIT_PAD_D_TRSW_I BIT(27)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_LED_CFG (Offset 0x004C) */
- #define BIT_GPIO3_WL_CTRL_EN BIT(27)
- #endif
- #if (HALMAC_8192E_SUPPORT)
- /* 2 REG_LED_CFG (Offset 0x004C) */
- #define BIT_PAPE1_SEL_EN BIT(26)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_LED_CFG (Offset 0x004C) */
- #define BIT_LNAON_SEL_EN BIT(26)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_LED_CFG (Offset 0x004C) */
- #define BIT_PAD_D_TRSWB_I BIT(26)
- #endif
- #if (HALMAC_8192E_SUPPORT)
- /* 2 REG_LED_CFG (Offset 0x004C) */
- #define BIT_PAPE0_SEL_EN BIT(25)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_LED_CFG (Offset 0x004C) */
- #define BIT_PAPE_SEL_EN BIT(25)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_LED_CFG (Offset 0x004C) */
- #define BIT_DWH_EN BIT(25)
- #endif
- #if (HALMAC_8192E_SUPPORT)
- /* 2 REG_LED_CFG (Offset 0x004C) */
- #define BIT_ANTSEL2_EN BIT(24)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_LED_CFG (Offset 0x004C) */
- #define BIT_DPDT_WLBT_SEL BIT(24)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_LED_CFG (Offset 0x004C) */
- #define BIT_DHW_EN BIT(24)
- #endif
- #if (HALMAC_8881A_SUPPORT)
- /* 2 REG_LED_CFG (Offset 0x004C) */
- #define BIT_RFE_ANT_EXT_SEL BIT(24)
- #endif
- #if (HALMAC_8192E_SUPPORT)
- /* 2 REG_LED_CFG (Offset 0x004C) */
- #define BIT_ANTSEL_EN BIT(23)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_LED_CFG (Offset 0x004C) */
- #define BIT_DPDT_SEL_EN BIT(23)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_LED_CFG (Offset 0x004C) */
- #define BIT_GPIO13_14_WL_CTRL_EN BIT(22)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_LED_CFG (Offset 0x004C) */
- #define BIT_LED2DIS_V1 BIT(22)
- #endif
- #if (HALMAC_8881A_SUPPORT)
- /* 2 REG_LED_CFG (Offset 0x004C) */
- #define BIT_TRXIQ_DBG_EN BIT(22)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_LED_CFG (Offset 0x004C) */
- #define BIT_LED2DIS BIT(21)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_LED_CFG (Offset 0x004C) */
- #define BIT_LED2EN BIT(21)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_LED_CFG (Offset 0x004C) */
- #define BIT_LED2PL BIT(20)
- #define BIT_LED2SV BIT(19)
- #define BIT_SHIFT_LED2CM 16
- #define BIT_MASK_LED2CM 0x7
- #define BIT_LED2CM(x) (((x) & BIT_MASK_LED2CM) << BIT_SHIFT_LED2CM)
- #define BIT_GET_LED2CM(x) (((x) >> BIT_SHIFT_LED2CM) & BIT_MASK_LED2CM)
- #define BIT_LED1DIS BIT(15)
- #define BIT_LED1PL BIT(12)
- #define BIT_LED1SV BIT(11)
- #define BIT_SHIFT_LED1CM 8
- #define BIT_MASK_LED1CM 0x7
- #define BIT_LED1CM(x) (((x) & BIT_MASK_LED1CM) << BIT_SHIFT_LED1CM)
- #define BIT_GET_LED1CM(x) (((x) >> BIT_SHIFT_LED1CM) & BIT_MASK_LED1CM)
- #define BIT_LED0DIS BIT(7)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_LED_CFG (Offset 0x004C) */
- #define BIT_SHIFT_AFE_LDO_SWR_CHECK 5
- #define BIT_MASK_AFE_LDO_SWR_CHECK 0x3
- #define BIT_AFE_LDO_SWR_CHECK(x) (((x) & BIT_MASK_AFE_LDO_SWR_CHECK) << BIT_SHIFT_AFE_LDO_SWR_CHECK)
- #define BIT_GET_AFE_LDO_SWR_CHECK(x) (((x) >> BIT_SHIFT_AFE_LDO_SWR_CHECK) & BIT_MASK_AFE_LDO_SWR_CHECK)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_LED_CFG (Offset 0x004C) */
- #define BIT_LED0PL BIT(4)
- #define BIT_LED0SV BIT(3)
- #define BIT_SHIFT_LED0CM 0
- #define BIT_MASK_LED0CM 0x7
- #define BIT_LED0CM(x) (((x) & BIT_MASK_LED0CM) << BIT_SHIFT_LED0CM)
- #define BIT_GET_LED0CM(x) (((x) >> BIT_SHIFT_LED0CM) & BIT_MASK_LED0CM)
- /* 2 REG_FSIMR (Offset 0x0050) */
- #define BIT_FS_PDNINT_EN BIT(31)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FSIMR (Offset 0x0050) */
- #define BIT_NFC_INT_PAD_EN BIT(30)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FSIMR (Offset 0x0050) */
- #define BIT_FS_SPS_OCP_INT_EN BIT(29)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_FSIMR (Offset 0x0050) */
- #define BIT_SW_SPS_OCP_INT_EN BIT(29)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FSIMR (Offset 0x0050) */
- #define BIT_FS_PWMERR_INT_EN BIT(28)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_FSIMR (Offset 0x0050) */
- #define BIT_FS_PWM_HW_ERR_EN BIT(28)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FSIMR (Offset 0x0050) */
- #define BIT_FS_GPIOF_INT_EN BIT(27)
- #define BIT_FS_GPIOE_INT_EN BIT(26)
- #define BIT_FS_GPIOD_INT_EN BIT(25)
- #define BIT_FS_GPIOC_INT_EN BIT(24)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_FSIMR (Offset 0x0050) */
- #define BIT_ACT2RECOVERY_INT_EN BIT(24)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FSIMR (Offset 0x0050) */
- #define BIT_FS_GPIOB_INT_EN BIT(23)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_FSIMR (Offset 0x0050) */
- #define BIT_PCIE_GEN12_SWITH_EN BIT(23)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FSIMR (Offset 0x0050) */
- #define BIT_FS_GPIOA_INT_EN BIT(22)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_FSIMR (Offset 0x0050) */
- #define BIT_FS_HCI_SUS_EN_V1 BIT(22)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FSIMR (Offset 0x0050) */
- #define BIT_FS_GPIO9_INT_EN BIT(21)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_FSIMR (Offset 0x0050) */
- #define BIT_FS_HCI_RES_EN_V1 BIT(21)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FSIMR (Offset 0x0050) */
- #define BIT_FS_GPIO8_INT_EN BIT(20)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_FSIMR (Offset 0x0050) */
- #define BIT_FS_HCI_RESET_EN_V1 BIT(20)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FSIMR (Offset 0x0050) */
- #define BIT_FS_GPIO7_INT_EN BIT(19)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_FSIMR (Offset 0x0050) */
- #define BIT_FS_32K_LEAVE_SETTING_EN BIT(19)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FSIMR (Offset 0x0050) */
- #define BIT_FS_GPIO6_INT_EN BIT(18)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_FSIMR (Offset 0x0050) */
- #define BIT_FS_32K_ENTER_SETTING_EN BIT(18)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FSIMR (Offset 0x0050) */
- #define BIT_FS_GPIO5_INT_EN BIT(17)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_FSIMR (Offset 0x0050) */
- #define BIT_FS_SIE_LPM_RSM_EN_V1 BIT(17)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FSIMR (Offset 0x0050) */
- #define BIT_FS_GPIO4_INT_EN BIT(16)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_FSIMR (Offset 0x0050) */
- #define BIT_FS_SIE_LPM_ACT_EN_V1 BIT(16)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FSIMR (Offset 0x0050) */
- #define BIT_FS_GPIO3_INT_EN BIT(15)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_FSIMR (Offset 0x0050) */
- #define BIT_FS_GPIOF_INT_EN_V1 BIT(15)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FSIMR (Offset 0x0050) */
- #define BIT_FS_GPIO2_INT_EN BIT(14)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_FSIMR (Offset 0x0050) */
- #define BIT_FS_GPIOE_INT_EN_V1 BIT(14)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FSIMR (Offset 0x0050) */
- #define BIT_FS_GPIO1_INT_EN BIT(13)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_FSIMR (Offset 0x0050) */
- #define BIT_FS_GPIOD_INT_EN_V1 BIT(13)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FSIMR (Offset 0x0050) */
- #define BIT_FS_GPIO0_INT_EN BIT(12)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_FSIMR (Offset 0x0050) */
- #define BIT_FS_GPIOC_INT_EN_V1 BIT(12)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FSIMR (Offset 0x0050) */
- #define BIT_FS_HCI_SUS_EN BIT(11)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_FSIMR (Offset 0x0050) */
- #define BIT_FS_GPIOB_INT_EN_V1 BIT(11)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FSIMR (Offset 0x0050) */
- #define BIT_FS_HCI_RES_EN BIT(10)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_FSIMR (Offset 0x0050) */
- #define BIT_FS_GPIOA_INT_EN_V1 BIT(10)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FSIMR (Offset 0x0050) */
- #define BIT_FS_HCI_RESET_EN BIT(9)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_FSIMR (Offset 0x0050) */
- #define BIT_FS_GPIO9_INT_EN_V1 BIT(9)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_FSIMR (Offset 0x0050) */
- #define BIT_AXI_EXCEPT_FINT_EN BIT(8)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_FSIMR (Offset 0x0050) */
- #define BIT_FS_GPIO8_INT_EN_V1 BIT(8)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT)
- /* 2 REG_FSIMR (Offset 0x0050) */
- #define BIT_USB_SCSI_CMD_EN BIT(8)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FSIMR (Offset 0x0050) */
- #define BIT_FS_BTON_STS_UPDATE_MSK_EN BIT(7)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_FSIMR (Offset 0x0050) */
- #define BIT_FS_GPIO7_INT_EN_V1 BIT(7)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FSIMR (Offset 0x0050) */
- #define BIT_ACT2RECOVERY_INT_EN_V1 BIT(6)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_FSIMR (Offset 0x0050) */
- #define BIT_FS_GPIO6_INT_EN_V1 BIT(6)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FSIMR (Offset 0x0050) */
- #define BIT_FS_TRPC_TO_INT_EN BIT(5)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_FSIMR (Offset 0x0050) */
- #define BIT_FS_GPIO5_INT_EN_V1 BIT(5)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FSIMR (Offset 0x0050) */
- #define BIT_GEN1GEN2_SWITCH BIT(5)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FSIMR (Offset 0x0050) */
- #define BIT_FS_RPC_O_T_INT_EN BIT(4)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_FSIMR (Offset 0x0050) */
- #define BIT_FS_GPIO4_INT_EN_V1 BIT(4)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FSIMR (Offset 0x0050) */
- #define BIT_HCI_TXDMA_REQ_HIMR BIT(4)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FSIMR (Offset 0x0050) */
- #define BIT_FS_32K_LEAVE_SETTING_MAK BIT(3)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_FSIMR (Offset 0x0050) */
- #define BIT_FS_GPIO3_INT_EN_V1 BIT(3)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FSIMR (Offset 0x0050) */
- #define BIT_FS_32K_ENTER_SETTING_MAK BIT(2)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_FSIMR (Offset 0x0050) */
- #define BIT_FS_GPIO2_INT_EN_V1 BIT(2)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FSIMR (Offset 0x0050) */
- #define BIT_FS_USB_LPMRSM_MSK BIT(1)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_FSIMR (Offset 0x0050) */
- #define BIT_FS_GPIO1_INT_EN_V1 BIT(1)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FSIMR (Offset 0x0050) */
- #define BIT_FS_USB_LPMINT_MSK BIT(0)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_FSIMR (Offset 0x0050) */
- #define BIT_FS_GPIO0_INT_EN_V1 BIT(0)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FSISR (Offset 0x0054) */
- #define BIT_FS_PDNINT BIT(31)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FSISR (Offset 0x0054) */
- #define BIT_FS_SPS_OCP_INT BIT(29)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_FSISR (Offset 0x0054) */
- #define BIT_SW_SPS_OCP_INT BIT(29)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FSISR (Offset 0x0054) */
- #define BIT_FS_PWMERR_INT BIT(28)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_FSISR (Offset 0x0054) */
- #define BIT_FS_PWM_HW_ERR BIT(28)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FSISR (Offset 0x0054) */
- #define BIT_FS_GPIOF_INT BIT(27)
- #define BIT_FS_GPIOE_INT BIT(26)
- #define BIT_FS_GPIOD_INT BIT(25)
- #define BIT_FS_GPIOC_INT BIT(24)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_FSISR (Offset 0x0054) */
- #define BIT_ACT2RECOVERY_INT BIT(24)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FSISR (Offset 0x0054) */
- #define BIT_FS_GPIOB_INT BIT(23)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_FSISR (Offset 0x0054) */
- #define BIT_PCIE_GEN12_SWITH BIT(23)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FSISR (Offset 0x0054) */
- #define BIT_FS_GPIOA_INT BIT(22)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_FSISR (Offset 0x0054) */
- #define BIT_FS_HCI_SUS_V1 BIT(22)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FSISR (Offset 0x0054) */
- #define BIT_FS_GPIO9_INT BIT(21)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_FSISR (Offset 0x0054) */
- #define BIT_FS_HCI_RES_V1 BIT(21)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FSISR (Offset 0x0054) */
- #define BIT_FS_GPIO8_INT BIT(20)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_FSISR (Offset 0x0054) */
- #define BIT_FS_HCI_RESET_V1 BIT(20)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FSISR (Offset 0x0054) */
- #define BIT_FS_GPIO7_INT BIT(19)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_FSISR (Offset 0x0054) */
- #define BIT_FS_32K_LEAVE_SETTING BIT(19)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FSISR (Offset 0x0054) */
- #define BIT_FS_GPIO6_INT BIT(18)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_FSISR (Offset 0x0054) */
- #define BIT_FS_32K_ENTER_SETTING BIT(18)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FSISR (Offset 0x0054) */
- #define BIT_FS_GPIO5_INT BIT(17)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_FSISR (Offset 0x0054) */
- #define BIT_FS_SIE_LPM_RSM_V1 BIT(17)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FSISR (Offset 0x0054) */
- #define BIT_FS_GPIO4_INT BIT(16)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_FSISR (Offset 0x0054) */
- #define BIT_FS_SIE_LPM_ACT_V1 BIT(16)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FSISR (Offset 0x0054) */
- #define BIT_FS_GPIO3_INT BIT(15)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_FSISR (Offset 0x0054) */
- #define BIT_FS_GPIOF_INT_V1 BIT(15)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FSISR (Offset 0x0054) */
- #define BIT_FS_GPIO2_INT BIT(14)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_FSISR (Offset 0x0054) */
- #define BIT_FS_GPIOE_INT_V1 BIT(14)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FSISR (Offset 0x0054) */
- #define BIT_FS_GPIO1_INT BIT(13)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_FSISR (Offset 0x0054) */
- #define BIT_FS_GPIOD_INT_V1 BIT(13)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FSISR (Offset 0x0054) */
- #define BIT_FS_GPIO0_INT BIT(12)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_FSISR (Offset 0x0054) */
- #define BIT_FS_GPIOC_INT_V1 BIT(12)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FSISR (Offset 0x0054) */
- #define BIT_FS_HCI_SUS_INT BIT(11)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_FSISR (Offset 0x0054) */
- #define BIT_FS_GPIOB_INT_V1 BIT(11)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FSISR (Offset 0x0054) */
- #define BIT_FS_HCI_RES_INT BIT(10)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_FSISR (Offset 0x0054) */
- #define BIT_FS_GPIOA_INT_V1 BIT(10)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FSISR (Offset 0x0054) */
- #define BIT_FS_HCI_RESET_INT BIT(9)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FSISR (Offset 0x0054) */
- #define BIT_R_8051_SPD BIT(9)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_FSISR (Offset 0x0054) */
- #define BIT_FS_GPIO9_INT_V1 BIT(9)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_FSISR (Offset 0x0054) */
- #define BIT_AXI_EXCEPT_FINT BIT(8)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_FSISR (Offset 0x0054) */
- #define BIT_FS_GPIO8_INT_V1 BIT(8)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT)
- /* 2 REG_FSISR (Offset 0x0054) */
- #define BIT_USB_SCSI_CMD_INT BIT(8)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FSISR (Offset 0x0054) */
- #define BIT_RAM_DL_SEL BIT(7)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_FSISR (Offset 0x0054) */
- #define BIT_FS_BTON_STS_UPDATE_INT BIT(7)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_FSISR (Offset 0x0054) */
- #define BIT_FS_GPIO7_INT_V1 BIT(7)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FSISR (Offset 0x0054) */
- #define BIT_WINTINI_RDY BIT(6)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_FSISR (Offset 0x0054) */
- #define BIT_ACT2RECOVERY_INT_V1 BIT(6)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_FSISR (Offset 0x0054) */
- #define BIT_FS_GPIO6_INT_V1 BIT(6)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FSISR (Offset 0x0054) */
- #define BIT_ACT2RECOVERY BIT(6)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FSISR (Offset 0x0054) */
- #define BIT_FS_TRPC_TO_INT_INT BIT(5)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_FSISR (Offset 0x0054) */
- #define BIT_FS_GPIO5_INT_V1 BIT(5)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FSISR (Offset 0x0054) */
- #define BIT_FS_RPC_O_T_INT_INT BIT(4)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_FSISR (Offset 0x0054) */
- #define BIT_FS_GPIO4_INT_V1 BIT(4)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FSISR (Offset 0x0054) */
- #define BIT_HCI_TXDMA_REQ_HISR BIT(4)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FSISR (Offset 0x0054) */
- #define BIT_FS_32K_LEAVE_SETTING_INT BIT(3)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_FSISR (Offset 0x0054) */
- #define BIT_FS_GPIO3_INT_V1 BIT(3)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FSISR (Offset 0x0054) */
- #define BIT_FS_32K_ENTER_SETTING_INT BIT(2)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_FSISR (Offset 0x0054) */
- #define BIT_FS_GPIO2_INT_V1 BIT(2)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FSISR (Offset 0x0054) */
- #define BIT_FS_USB_LPMRSM_INT BIT(1)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_FSISR (Offset 0x0054) */
- #define BIT_FS_GPIO1_INT_V1 BIT(1)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FSISR (Offset 0x0054) */
- #define BIT_FS_USB_LPMINT_INT BIT(0)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_FSISR (Offset 0x0054) */
- #define BIT_FS_GPIO0_INT_V1 BIT(0)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_HSIMR (Offset 0x0058) */
- #define BIT_GPIOF_INT_EN BIT(31)
- #define BIT_GPIOE_INT_EN BIT(30)
- #define BIT_GPIOD_INT_EN BIT(29)
- #define BIT_GPIOC_INT_EN BIT(28)
- #define BIT_GPIOB_INT_EN BIT(27)
- #define BIT_GPIOA_INT_EN BIT(26)
- #define BIT_GPIO9_INT_EN BIT(25)
- #define BIT_GPIO8_INT_EN BIT(24)
- #define BIT_GPIO7_INT_EN BIT(23)
- #define BIT_GPIO6_INT_EN BIT(22)
- #define BIT_GPIO5_INT_EN BIT(21)
- #define BIT_GPIO4_INT_EN BIT(20)
- #define BIT_GPIO3_INT_EN BIT(19)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_HSIMR (Offset 0x0058) */
- #define BIT_GPIO2_INT_EN BIT(18)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_HSIMR (Offset 0x0058) */
- #define BIT_GPIO1_INT_EN BIT(17)
- #define BIT_GPIO0_INT_EN BIT(16)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_HSIMR (Offset 0x0058) */
- #define BIT_GPIO2_INT_EN_V1 BIT(16)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_HSIMR (Offset 0x0058) */
- #define BIT_AXI_EXCEPT_HINT_EN BIT(9)
- #define BIT_PDNINT_EN_V2 BIT(8)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_HSIMR (Offset 0x0058) */
- #define BIT_PDNINT_EN BIT(7)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_HSIMR (Offset 0x0058) */
- #define BIT_PDNINT_EN_V1 BIT(7)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_HSIMR (Offset 0x0058) */
- #define BIT_PDN_INT_EN BIT(7)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_HSIMR (Offset 0x0058) */
- #define BIT_RON_INT_EN BIT(6)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_HSIMR (Offset 0x0058) */
- #define BIT_RON_INT_EN_V1 BIT(6)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_HSIMR (Offset 0x0058) */
- #define BIT_SPS_OCP_INT_EN BIT(5)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_HSIMR (Offset 0x0058) */
- #define BIT_SPS_OCP_INT_EN_V1 BIT(5)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_HSIMR (Offset 0x0058) */
- #define BIT_GPIO15_0_INT_EN BIT(0)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_HSIMR (Offset 0x0058) */
- #define BIT_GPIO15_0_INT_EN_V1 BIT(0)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_HSISR (Offset 0x005C) */
- #define BIT_GPIOF_INT BIT(31)
- #define BIT_GPIOE_INT BIT(30)
- #define BIT_GPIOD_INT BIT(29)
- #define BIT_GPIOC_INT BIT(28)
- #define BIT_GPIOB_INT BIT(27)
- #define BIT_GPIOA_INT BIT(26)
- #define BIT_GPIO9_INT BIT(25)
- #define BIT_GPIO8_INT BIT(24)
- #define BIT_GPIO7_INT BIT(23)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_HSISR (Offset 0x005C) */
- #define BIT_CPRST BIT(23)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_HSISR (Offset 0x005C) */
- #define BIT_GPIO6_INT BIT(22)
- #define BIT_GPIO5_INT BIT(21)
- #define BIT_GPIO4_INT BIT(20)
- #define BIT_GPIO3_INT BIT(19)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_HSISR (Offset 0x005C) */
- #define BIT_GPIO2_INT BIT(18)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_HSISR (Offset 0x005C) */
- #define BIT_GPIO1_INT BIT(17)
- #define BIT_GPIO0_INT BIT(16)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_HSISR (Offset 0x005C) */
- #define BIT_GPIO2_INT_V1 BIT(16)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_HSISR (Offset 0x005C) */
- #define BIT_SHIFT_NPQ_AVAL_PG 8
- #define BIT_MASK_NPQ_AVAL_PG 0xff
- #define BIT_NPQ_AVAL_PG(x) (((x) & BIT_MASK_NPQ_AVAL_PG) << BIT_SHIFT_NPQ_AVAL_PG)
- #define BIT_GET_NPQ_AVAL_PG(x) (((x) >> BIT_SHIFT_NPQ_AVAL_PG) & BIT_MASK_NPQ_AVAL_PG)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_HSISR (Offset 0x005C) */
- #define BIT_AXI_EXCEPT_HINT BIT(8)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_HSISR (Offset 0x005C) */
- #define BIT_PDNINT BIT(7)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_HSISR (Offset 0x005C) */
- #define BIT_PDNINT_V1 BIT(7)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_HSISR (Offset 0x005C) */
- #define BIT_PDN_INT BIT(7)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_HSISR (Offset 0x005C) */
- #define BIT_RON_INT BIT(6)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_HSISR (Offset 0x005C) */
- #define BIT_RON_INT_V1 BIT(6)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_HSISR (Offset 0x005C) */
- #define BIT_SPS_OCP_INT BIT(5)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_HSISR (Offset 0x005C) */
- #define BIT_SPS_OCP_INT_V1 BIT(5)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_HSISR (Offset 0x005C) */
- #define BIT_GPIO15_0_INT BIT(0)
- #define BIT_MCUFWDL_EN BIT(0)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_HSISR (Offset 0x005C) */
- #define BIT_GPIO15_0_INT_V1 BIT(0)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_GPIO_EXT_CTRL (Offset 0x0060) */
- #define BIT_SHIFT_GPIO_MOD_15_TO_8 24
- #define BIT_MASK_GPIO_MOD_15_TO_8 0xff
- #define BIT_GPIO_MOD_15_TO_8(x) (((x) & BIT_MASK_GPIO_MOD_15_TO_8) << BIT_SHIFT_GPIO_MOD_15_TO_8)
- #define BIT_GET_GPIO_MOD_15_TO_8(x) (((x) >> BIT_SHIFT_GPIO_MOD_15_TO_8) & BIT_MASK_GPIO_MOD_15_TO_8)
- #define BIT_SHIFT_GPIO_IO_SEL_15_TO_8 16
- #define BIT_MASK_GPIO_IO_SEL_15_TO_8 0xff
- #define BIT_GPIO_IO_SEL_15_TO_8(x) (((x) & BIT_MASK_GPIO_IO_SEL_15_TO_8) << BIT_SHIFT_GPIO_IO_SEL_15_TO_8)
- #define BIT_GET_GPIO_IO_SEL_15_TO_8(x) (((x) >> BIT_SHIFT_GPIO_IO_SEL_15_TO_8) & BIT_MASK_GPIO_IO_SEL_15_TO_8)
- #define BIT_SHIFT_GPIO_OUT_15_TO_8 8
- #define BIT_MASK_GPIO_OUT_15_TO_8 0xff
- #define BIT_GPIO_OUT_15_TO_8(x) (((x) & BIT_MASK_GPIO_OUT_15_TO_8) << BIT_SHIFT_GPIO_OUT_15_TO_8)
- #define BIT_GET_GPIO_OUT_15_TO_8(x) (((x) >> BIT_SHIFT_GPIO_OUT_15_TO_8) & BIT_MASK_GPIO_OUT_15_TO_8)
- #define BIT_SHIFT_GPIO_IN_15_TO_8 0
- #define BIT_MASK_GPIO_IN_15_TO_8 0xff
- #define BIT_GPIO_IN_15_TO_8(x) (((x) & BIT_MASK_GPIO_IN_15_TO_8) << BIT_SHIFT_GPIO_IN_15_TO_8)
- #define BIT_GET_GPIO_IN_15_TO_8(x) (((x) >> BIT_SHIFT_GPIO_IN_15_TO_8) & BIT_MASK_GPIO_IN_15_TO_8)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_SDIO_H2C (Offset 0x10250060) */
- #define BIT_SHIFT_SDIO_H2C_MSG 0
- #define BIT_MASK_SDIO_H2C_MSG 0xffffffffL
- #define BIT_SDIO_H2C_MSG(x) (((x) & BIT_MASK_SDIO_H2C_MSG) << BIT_SHIFT_SDIO_H2C_MSG)
- #define BIT_GET_SDIO_H2C_MSG(x) (((x) >> BIT_SHIFT_SDIO_H2C_MSG) & BIT_MASK_SDIO_H2C_MSG)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_PAD_CTRL1 (Offset 0x0064) */
- #define BIT_PAPE_WLBT_SEL BIT(29)
- #define BIT_LNAON_WLBT_SEL BIT(28)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_PAD_CTRL1 (Offset 0x0064) */
- #define BIT_BDEN BIT(28)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_PAD_CTRL1 (Offset 0x0064) */
- #define BIT_BTGP_GPG3_FEN BIT(26)
- #define BIT_BTGP_GPG2_FEN BIT(25)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_PAD_CTRL1 (Offset 0x0064) */
- #define BIT_BTGP_JTAG_EN BIT(24)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_PAD_CTRL1 (Offset 0x0064) */
- #define BIT_BB2PP_ISO BIT(24)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_PAD_CTRL1 (Offset 0x0064) */
- #define BIT_XTAL_CLK_EXTARNAL_EN BIT(23)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_PAD_CTRL1 (Offset 0x0064) */
- #define BIT_BTBRI_UART_EN BIT(22)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_PAD_CTRL1 (Offset 0x0064) */
- #define BIT_BTGP_UART0_EN BIT(22)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_PAD_CTRL1 (Offset 0x0064) */
- #define BIT_BTGP_UART1_EN BIT(21)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_PAD_CTRL1 (Offset 0x0064) */
- #define BIT_BTCOEX_PU BIT(21)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_PAD_CTRL1 (Offset 0x0064) */
- #define BIT_BTGP_SPI_EN BIT(20)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_PAD_CTRL1 (Offset 0x0064) */
- #define BIT_EEPROM_SEL_PD BIT(20)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_PAD_CTRL1 (Offset 0x0064) */
- #define BIT_BTGP_GPIO_E2 BIT(19)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_PAD_CTRL1 (Offset 0x0064) */
- #define BIT_TST_MOD_PD BIT(19)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_PAD_CTRL1 (Offset 0x0064) */
- #define BIT_BTGP_GPIO_EN BIT(18)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_PAD_CTRL1 (Offset 0x0064) */
- #define BIT_BOOT_FLUSH_PD BIT(18)
- #define BIT_USB_XTAL_SEL1_PD BIT(17)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_PAD_CTRL1 (Offset 0x0064) */
- #define BIT_SHIFT_BTGP_GPIO_SL 16
- #define BIT_MASK_BTGP_GPIO_SL 0x3
- #define BIT_BTGP_GPIO_SL(x) (((x) & BIT_MASK_BTGP_GPIO_SL) << BIT_SHIFT_BTGP_GPIO_SL)
- #define BIT_GET_BTGP_GPIO_SL(x) (((x) >> BIT_SHIFT_BTGP_GPIO_SL) & BIT_MASK_BTGP_GPIO_SL)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_PAD_CTRL1 (Offset 0x0064) */
- #define BIT_USB_XTAL_SEL0_PD BIT(16)
- #endif
- #if (HALMAC_8192E_SUPPORT)
- /* 2 REG_PAD_CTRL1 (Offset 0x0064) */
- #define BIT_HST_WKE_DEV_SL BIT(15)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_PAD_CTRL1 (Offset 0x0064) */
- #define BIT_BTSUSB_PL BIT(15)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_PAD_CTRL1 (Offset 0x0064) */
- #define BIT_PAD_SDIO_SR BIT(14)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_PAD_CTRL1 (Offset 0x0064) */
- #define BIT_GPIO14_OUTPUT_PL BIT(13)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_PAD_CTRL1 (Offset 0x0064) */
- #define BIT_SW_DEVWHOST_POLARITY BIT(13)
- #endif
- #if (HALMAC_8881A_SUPPORT)
- /* 2 REG_PAD_CTRL1 (Offset 0x0064) */
- #define BIT_GPIO15_OUTPUT_PL BIT(13)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_PAD_CTRL1 (Offset 0x0064) */
- #define BIT_HOST_WAKE_PAD_PULL_EN BIT(12)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_PAD_CTRL1 (Offset 0x0064) */
- #define BIT_HOST_WAKE_DEV_PLL_EN BIT(12)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_PAD_CTRL1 (Offset 0x0064) */
- #define BIT_HOST_WAKE_PAD_SL BIT(11)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_PAD_CTRL1 (Offset 0x0064) */
- #define BIT_HOST_WAKE_DEV_POLARITY BIT(11)
- #endif
- #if (HALMAC_8192E_SUPPORT)
- /* 2 REG_PAD_CTRL1 (Offset 0x0064) */
- #define BIT_PAD_TRSW_SR BIT(10)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_PAD_CTRL1 (Offset 0x0064) */
- #define BIT_PAD_LNAON_SR BIT(10)
- #endif
- #if (HALMAC_8192E_SUPPORT)
- /* 2 REG_PAD_CTRL1 (Offset 0x0064) */
- #define BIT_PAD_TRSW_E2 BIT(9)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_PAD_CTRL1 (Offset 0x0064) */
- #define BIT_PAD_LNAON_E2 BIT(9)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_PAD_CTRL1 (Offset 0x0064) */
- #define BIT_A_ANTSEL_SR BIT(9)
- #endif
- #if (HALMAC_8192E_SUPPORT)
- /* 2 REG_PAD_CTRL1 (Offset 0x0064) */
- #define BIT_SW_TRSW_P_SEL_DATA BIT(8)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_PAD_CTRL1 (Offset 0x0064) */
- #define BIT_SW_LNAON_G_SEL_DATA BIT(8)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_PAD_CTRL1 (Offset 0x0064) */
- #define BIT_A_ANTSEL_E2 BIT(8)
- #endif
- #if (HALMAC_8192E_SUPPORT)
- /* 2 REG_PAD_CTRL1 (Offset 0x0064) */
- #define BIT_SW_TRSW_N_SEL_DATA BIT(7)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_PAD_CTRL1 (Offset 0x0064) */
- #define BIT_SW_LNAON_A_SEL_DATA BIT(7)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_PAD_CTRL1 (Offset 0x0064) */
- #define BIT_D_PAPE_2G_SR BIT(7)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_PAD_CTRL1 (Offset 0x0064) */
- #define BIT_PAD_PAPE_SR BIT(6)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_PAD_CTRL1 (Offset 0x0064) */
- #define BIT_D_PAPE_5G_SR BIT(6)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_PAD_CTRL1 (Offset 0x0064) */
- #define BIT_PAD_PAPE_E2 BIT(5)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_PAD_CTRL1 (Offset 0x0064) */
- #define BIT_D_TRSW_SR BIT(5)
- #endif
- #if (HALMAC_8192E_SUPPORT)
- /* 2 REG_PAD_CTRL1 (Offset 0x0064) */
- #define BIT_SW_PAPE_1_SEL_DATA BIT(4)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_PAD_CTRL1 (Offset 0x0064) */
- #define BIT_SW_PAPE_G_SEL_DATA BIT(4)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_PAD_CTRL1 (Offset 0x0064) */
- #define BIT_D_TRSWB_SR BIT(4)
- #endif
- #if (HALMAC_8192E_SUPPORT)
- /* 2 REG_PAD_CTRL1 (Offset 0x0064) */
- #define BIT_SW_PAPE_0_SEL_DATA BIT(3)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_PAD_CTRL1 (Offset 0x0064) */
- #define BIT_SW_PAPE_A_SEL_DATA BIT(3)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_PAD_CTRL1 (Offset 0x0064) */
- #define BIT_D_PAPE_2G_E2 BIT(3)
- #endif
- #if (HALMAC_8192E_SUPPORT)
- /* 2 REG_PAD_CTRL1 (Offset 0x0064) */
- #define BIT_SW_ANTSEL_2_SEL_DATA BIT(2)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_PAD_CTRL1 (Offset 0x0064) */
- #define BIT_PAD_DPDT_SR BIT(2)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_PAD_CTRL1 (Offset 0x0064) */
- #define BIT_D_PAPE_5G_E2 BIT(2)
- #endif
- #if (HALMAC_8192E_SUPPORT)
- /* 2 REG_PAD_CTRL1 (Offset 0x0064) */
- #define BIT_SW_ANTSEL_N_SEL_DATA BIT(1)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_PAD_CTRL1 (Offset 0x0064) */
- #define BIT_PAD_DPDT_PAD_E2 BIT(1)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_PAD_CTRL1 (Offset 0x0064) */
- #define BIT_D_TRSW_E2 BIT(1)
- #endif
- #if (HALMAC_8881A_SUPPORT)
- /* 2 REG_PAD_CTRL1 (Offset 0x0064) */
- #define BIT_PAD_DPDT_E2 BIT(1)
- #endif
- #if (HALMAC_8192E_SUPPORT)
- /* 2 REG_PAD_CTRL1 (Offset 0x0064) */
- #define BIT_SW_ANTSEL_P_SEL_DATA BIT(0)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_PAD_CTRL1 (Offset 0x0064) */
- #define BIT_SW_DPDT_SEL_DATA BIT(0)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_PAD_CTRL1 (Offset 0x0064) */
- #define BIT_D_TRSWB_E2 BIT(0)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_SDIO_C2H (Offset 0x10250064) */
- #define BIT_SHIFT_SDIO_C2H_MSG 0
- #define BIT_MASK_SDIO_C2H_MSG 0xffffffffL
- #define BIT_SDIO_C2H_MSG(x) (((x) & BIT_MASK_SDIO_C2H_MSG) << BIT_SHIFT_SDIO_C2H_MSG)
- #define BIT_GET_SDIO_C2H_MSG(x) (((x) >> BIT_SHIFT_SDIO_C2H_MSG) & BIT_MASK_SDIO_C2H_MSG)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_WL_BT_PWR_CTRL (Offset 0x0068) */
- #define BIT_ISO_BD2PP BIT(31)
- #define BIT_LDOV12B_EN BIT(30)
- #define BIT_CKEN_BTGPS BIT(29)
- #define BIT_FEN_BTGPS BIT(28)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_WL_BT_PWR_CTRL (Offset 0x0068) */
- #define BIT_MULRW BIT(27)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_WL_BT_PWR_CTRL (Offset 0x0068) */
- #define BIT_BTCPU_BOOTSEL BIT(27)
- #define BIT_SPI_SPEEDUP BIT(26)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_WL_BT_PWR_CTRL (Offset 0x0068) */
- #define BIT_DEVWAKE_PAD_TYPE_SEL BIT(24)
- #define BIT_CLKREQ_PAD_TYPE_SEL BIT(23)
- #endif
- #if (HALMAC_8881A_SUPPORT)
- /* 2 REG_WL_BT_PWR_CTRL (Offset 0x0068) */
- #define BIT_CKSL_BZSLP BIT(23)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_WL_BT_PWR_CTRL (Offset 0x0068) */
- #define BIT_EN_CPL_TIMEOUT_PS BIT(22)
- #endif
- #if (HALMAC_8192E_SUPPORT)
- /* 2 REG_WL_BT_PWR_CTRL (Offset 0x0068) */
- #define BIT_BT_WAKE_HST_EN BIT(22)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_WL_BT_PWR_CTRL (Offset 0x0068) */
- #define BIT_ISO_BTPON2PP BIT(22)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_WL_BT_PWR_CTRL (Offset 0x0068) */
- #define BIT_REG_TXDMA_FAIL_PS BIT(21)
- #endif
- #if (HALMAC_8192E_SUPPORT)
- /* 2 REG_WL_BT_PWR_CTRL (Offset 0x0068) */
- #define BIT_WAKE_BT_EN BIT(21)
- #define BIT_EN_BT BIT(20)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_WL_BT_PWR_CTRL (Offset 0x0068) */
- #define BIT_EN_HWENTR_L1 BIT(19)
- #endif
- #if (HALMAC_8192E_SUPPORT)
- /* 2 REG_WL_BT_PWR_CTRL (Offset 0x0068) */
- #define BIT_BT_SUSN_EN BIT(19)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_WL_BT_PWR_CTRL (Offset 0x0068) */
- #define BIT_BT_HWROF_EN BIT(19)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_WL_BT_PWR_CTRL (Offset 0x0068) */
- #define BIT_S3_RF_HW_EN BIT(19)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_WL_BT_PWR_CTRL (Offset 0x0068) */
- #define BIT_EN_ADV_CLKGATE BIT(18)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_WL_BT_PWR_CTRL (Offset 0x0068) */
- #define BIT_BT_FUNC_EN BIT(18)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_WL_BT_PWR_CTRL (Offset 0x0068) */
- #define BIT_S2_RF_HW_EN BIT(18)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_WL_BT_PWR_CTRL (Offset 0x0068) */
- #define BIT_BT_HWPDN_SL BIT(17)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_WL_BT_PWR_CTRL (Offset 0x0068) */
- #define BIT_S1_RF_HW_EN BIT(17)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_WL_BT_PWR_CTRL (Offset 0x0068) */
- #define BIT_BT_DISN_EN BIT(16)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_WL_BT_PWR_CTRL (Offset 0x0068) */
- #define BIT_S0_RF_HW_EN BIT(16)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_WL_BT_PWR_CTRL (Offset 0x0068) */
- #define BIT_BT_PDN_PULL_EN BIT(15)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_WL_BT_PWR_CTRL (Offset 0x0068) */
- #define BIT_WL_PDN_PULL_EN BIT(14)
- #define BIT_EXTERNAL_REQUEST_PL BIT(13)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_WL_BT_PWR_CTRL (Offset 0x0068) */
- #define BIT_GPIO0_2_3_PULL_LOW_EN BIT(12)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_WL_BT_PWR_CTRL (Offset 0x0068) */
- #define BIT_ISO_BA2PP BIT(11)
- #define BIT_BT_AFE_LDO_EN BIT(10)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_WL_BT_PWR_CTRL (Offset 0x0068) */
- #define BIT_PDN_PIN_SEL BIT(10)
- #endif
- #if (HALMAC_8192E_SUPPORT)
- /* 2 REG_WL_BT_PWR_CTRL (Offset 0x0068) */
- #define BIT_GPIO11_PULL_LOW_EN BIT(9)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_WL_BT_PWR_CTRL (Offset 0x0068) */
- #define BIT_BT_AFE_PLL_EN BIT(9)
- #endif
- #if (HALMAC_8192E_SUPPORT)
- /* 2 REG_WL_BT_PWR_CTRL (Offset 0x0068) */
- #define BIT_GPIO4_PULL_LOW_EN BIT(8)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_WL_BT_PWR_CTRL (Offset 0x0068) */
- #define BIT_BT_DIG_CLK_EN BIT(8)
- #endif
- #if (HALMAC_8192E_SUPPORT)
- /* 2 REG_WL_BT_PWR_CTRL (Offset 0x0068) */
- #define BIT_BT_WAKE_HST_SL BIT(7)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_WL_BT_PWR_CTRL (Offset 0x0068) */
- #define BIT_ASSERT_SPS_EN BIT(7)
- #endif
- #if (HALMAC_8192E_SUPPORT)
- /* 2 REG_WL_BT_PWR_CTRL (Offset 0x0068) */
- #define BIT_WAKE_BT_SL BIT(6)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_WL_BT_PWR_CTRL (Offset 0x0068) */
- #define BIT_MASK_CHIPEN BIT(6)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_WL_BT_PWR_CTRL (Offset 0x0068) */
- #define BIT_WL_DRV_EXIST_IDX BIT(5)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_WL_BT_PWR_CTRL (Offset 0x0068) */
- #define BIT_ASSERT_RF_EN BIT(5)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_WL_BT_PWR_CTRL (Offset 0x0068) */
- #define BIT_DOP_EHPAD BIT(4)
- #endif
- #if (HALMAC_8881A_SUPPORT)
- /* 2 REG_WL_BT_PWR_CTRL (Offset 0x0068) */
- #define BIT_BIT_DOP_EHPAD BIT(4)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_WL_BT_PWR_CTRL (Offset 0x0068) */
- #define BIT_WL_HWROF_EN BIT(3)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_WL_BT_PWR_CTRL (Offset 0x0068) */
- #define BIT_SDIO_PAD_SHUTDOWNB BIT(3)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_WL_BT_PWR_CTRL (Offset 0x0068) */
- #define BIT_WL_FUNC_EN BIT(2)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_WL_BT_PWR_CTRL (Offset 0x0068) */
- #define BIT_SDIO_CLK_SMT BIT(2)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_WL_BT_PWR_CTRL (Offset 0x0068) */
- #define BIT_WL_HWPDN_SL BIT(1)
- #define BIT_WL_HWPDN_EN BIT(0)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_SDM_DEBUG (Offset 0x006C) */
- #define BIT_SHIFT_F0N 23
- #define BIT_MASK_F0N 0x7
- #define BIT_F0N(x) (((x) & BIT_MASK_F0N) << BIT_SHIFT_F0N)
- #define BIT_GET_F0N(x) (((x) >> BIT_SHIFT_F0N) & BIT_MASK_F0N)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_GSSR (Offset 0x006C) */
- #define BIT_SHIFT_GPIO_15_TO_0_VAL 16
- #define BIT_MASK_GPIO_15_TO_0_VAL 0xffff
- #define BIT_GPIO_15_TO_0_VAL(x) (((x) & BIT_MASK_GPIO_15_TO_0_VAL) << BIT_SHIFT_GPIO_15_TO_0_VAL)
- #define BIT_GET_GPIO_15_TO_0_VAL(x) (((x) >> BIT_SHIFT_GPIO_15_TO_0_VAL) & BIT_MASK_GPIO_15_TO_0_VAL)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_SDM_DEBUG (Offset 0x006C) */
- #define BIT_SHIFT_F0F 10
- #define BIT_MASK_F0F 0x1fff
- #define BIT_F0F(x) (((x) & BIT_MASK_F0F) << BIT_SHIFT_F0F)
- #define BIT_GET_F0F(x) (((x) >> BIT_SHIFT_F0F) & BIT_MASK_F0F)
- #define BIT_SHIFT_DIVN 4
- #define BIT_MASK_DIVN 0x3f
- #define BIT_DIVN(x) (((x) & BIT_MASK_DIVN) << BIT_SHIFT_DIVN)
- #define BIT_GET_DIVN(x) (((x) >> BIT_SHIFT_DIVN) & BIT_MASK_DIVN)
- #define BIT_SHIFT_BB_DBG_SEL_AFE_SDM 0
- #define BIT_MASK_BB_DBG_SEL_AFE_SDM 0xf
- #define BIT_BB_DBG_SEL_AFE_SDM(x) (((x) & BIT_MASK_BB_DBG_SEL_AFE_SDM) << BIT_SHIFT_BB_DBG_SEL_AFE_SDM)
- #define BIT_GET_BB_DBG_SEL_AFE_SDM(x) (((x) >> BIT_SHIFT_BB_DBG_SEL_AFE_SDM) & BIT_MASK_BB_DBG_SEL_AFE_SDM)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_SDM_DEBUG (Offset 0x006C) */
- #define BIT_SHIFT_WLCLK_PHASE 0
- #define BIT_MASK_WLCLK_PHASE 0x1f
- #define BIT_WLCLK_PHASE(x) (((x) & BIT_MASK_WLCLK_PHASE) << BIT_SHIFT_WLCLK_PHASE)
- #define BIT_GET_WLCLK_PHASE(x) (((x) >> BIT_SHIFT_WLCLK_PHASE) & BIT_MASK_WLCLK_PHASE)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_GSSR (Offset 0x006C) */
- #define BIT_SHIFT_GPIO_15_TO_0_EN 0
- #define BIT_MASK_GPIO_15_TO_0_EN 0xffff
- #define BIT_GPIO_15_TO_0_EN(x) (((x) & BIT_MASK_GPIO_15_TO_0_EN) << BIT_SHIFT_GPIO_15_TO_0_EN)
- #define BIT_GET_GPIO_15_TO_0_EN(x) (((x) >> BIT_SHIFT_GPIO_15_TO_0_EN) & BIT_MASK_GPIO_15_TO_0_EN)
- /* 2 REG_SYS_CLKR (Offset 0x0070) */
- #define BIT_BBRSTB_STANDBY_V1 BIT(28)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_SYS_SDIO_CTRL (Offset 0x0070) */
- #define BIT_DBG_GNT_WL_BT BIT(27)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_SYS_CLKR (Offset 0x0070) */
- #define BIT_AFE_PORT3_ISO BIT(27)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_SYS_SDIO_CTRL (Offset 0x0070) */
- #define BIT_LTE_MUX_CTRL_PATH BIT(26)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_SYS_CLKR (Offset 0x0070) */
- #define BIT_AFE_PORT2_ISO BIT(26)
- #define BIT_AFE_PORT1_ISO BIT(25)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_SYS_SDIO_CTRL (Offset 0x0070) */
- #define BIT_LTE_COEX_UART BIT(25)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_SYS_CLKR (Offset 0x0070) */
- #define BIT_AFE_PORT0_ISO BIT(24)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_SYS_SDIO_CTRL (Offset 0x0070) */
- #define BIT_3W_LTE_WL_GPIO BIT(24)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_SYS_CLKR (Offset 0x0070) */
- #define BIT_USB_PWR_OFF_SEL BIT(23)
- #define BIT_USB_HOST_PWR_OFF_EN_V1 BIT(22)
- #define BIT_SYM_LPS_BLOCK_EN_V1 BIT(21)
- #define BIT_USB_LPM_ACT_EN_V1 BIT(20)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_SYS_SDIO_CTRL (Offset 0x0070) */
- #define BIT_SDIO_INT_POLARITY BIT(19)
- #define BIT_SDIO_INT BIT(18)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_SYS_SDIO_CTRL (Offset 0x0070) */
- #define BIT_SDIO_OFF_EN BIT(17)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_SYS_CLKR (Offset 0x0070) */
- #define BIT_SDIO_OFF_EN_V1 BIT(17)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_SYS_SDIO_CTRL (Offset 0x0070) */
- #define BIT_SDIO_ON_EN BIT(16)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_SYS_CLKR (Offset 0x0070) */
- #define BIT_SDIO_ON_EN_V1 BIT(16)
- #define BIT_DIS_U3MB_INU2 BIT(13)
- #define BIT_USB3_MDIO_EN BIT(12)
- #define BIT_USB3_BG_EN BIT(11)
- #define BIT_USB3_MB_EN BIT(10)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_SYS_SDIO_CTRL (Offset 0x0070) */
- #define BIT_PCIE_WAIT_TIMEOUT_EVENT BIT(10)
- #define BIT_PCIE_WAIT_TIME BIT(9)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_SYS_CLKR (Offset 0x0070) */
- #define BIT_SHIFT_USB3_CK_MD 8
- #define BIT_MASK_USB3_CK_MD 0x3
- #define BIT_USB3_CK_MD(x) (((x) & BIT_MASK_USB3_CK_MD) << BIT_SHIFT_USB3_CK_MD)
- #define BIT_GET_USB3_CK_MD(x) (((x) >> BIT_SHIFT_USB3_CK_MD) & BIT_MASK_USB3_CK_MD)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_SYS_SDIO_CTRL (Offset 0x0070) */
- #define BIT_MPCIE_REFCLK_XTAL_SEL BIT(8)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_SYS_CLKR (Offset 0x0070) */
- #define BIT_USB3_CKBUF BIT(7)
- #define BIT_USB3_IBX_EN BIT(6)
- #define BIT_U3_MB_MASK BIT(5)
- #define BIT_U3_BG_MASK BIT(4)
- #define BIT_DIS_USB3_MB_POLLING BIT(3)
- #define BIT_PDN_MASK BIT(2)
- #define BIT_NO_PDN_CHIPOFF BIT(1)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT)
- /* 2 REG_SYS_SDIO_CTRL (Offset 0x0070) */
- #define BIT_RES_USB_MASS_STORAGE_DESC BIT(1)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_SYS_CLKR (Offset 0x0070) */
- #define BIT_PDN_HCOUNT BIT(0)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT)
- /* 2 REG_SYS_SDIO_CTRL (Offset 0x0070) */
- #define BIT_USB_WAIT_TIME BIT(0)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_HCI_OPT_CTRL (Offset 0x0074) */
- #define BIT_SHIFT_TSFT_SEL 29
- #define BIT_MASK_TSFT_SEL 0x7
- #define BIT_TSFT_SEL(x) (((x) & BIT_MASK_TSFT_SEL) << BIT_SHIFT_TSFT_SEL)
- #define BIT_GET_TSFT_SEL(x) (((x) >> BIT_SHIFT_TSFT_SEL) & BIT_MASK_TSFT_SEL)
- #endif
- #if (HALMAC_8814AMP_SUPPORT)
- /* 2 REG_HCI_OPT_CTRL (Offset 0x0074) */
- #define BIT_SHIFT_XTAL_SEL_0_V1 28
- #define BIT_MASK_XTAL_SEL_0_V1 0xf
- #define BIT_XTAL_SEL_0_V1(x) (((x) & BIT_MASK_XTAL_SEL_0_V1) << BIT_SHIFT_XTAL_SEL_0_V1)
- #define BIT_GET_XTAL_SEL_0_V1(x) (((x) >> BIT_SHIFT_XTAL_SEL_0_V1) & BIT_MASK_XTAL_SEL_0_V1)
- #define BIT_ISO_RFC2RF_3 BIT(27)
- #define BIT_ISO_RFC2RF_2 BIT(26)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_HCI_OPT_CTRL (Offset 0x0074) */
- #define BIT_SHIFT_RPWM 24
- #define BIT_MASK_RPWM 0xff
- #define BIT_RPWM(x) (((x) & BIT_MASK_RPWM) << BIT_SHIFT_RPWM)
- #define BIT_GET_RPWM(x) (((x) >> BIT_SHIFT_RPWM) & BIT_MASK_RPWM)
- #define BIT_ROM_DLEN BIT(19)
- #define BIT_SHIFT_ROM_PGE 16
- #define BIT_MASK_ROM_PGE 0x7
- #define BIT_ROM_PGE(x) (((x) & BIT_MASK_ROM_PGE) << BIT_SHIFT_ROM_PGE)
- #define BIT_GET_ROM_PGE(x) (((x) >> BIT_SHIFT_ROM_PGE) & BIT_MASK_ROM_PGE)
- #endif
- #if (HALMAC_8814A_SUPPORT)
- /* 2 REG_HCI_OPT_CTRL (Offset 0x0074) */
- #define BIT_R_FORCE_CLK_U3 BIT(13)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_HCI_OPT_CTRL (Offset 0x0074) */
- #define BIT_USB_HOST_PWR_OFF_EN BIT(12)
- #endif
- #if (HALMAC_8814A_SUPPORT)
- /* 2 REG_HCI_OPT_CTRL (Offset 0x0074) */
- #define BIT_R_USB2_AUTOLOAD BIT(12)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_HCI_OPT_CTRL (Offset 0x0074) */
- #define BIT_SYM_LPS_BLOCK_EN BIT(11)
- #endif
- #if (HALMAC_8814A_SUPPORT)
- /* 2 REG_HCI_OPT_CTRL (Offset 0x0074) */
- #define BIT_FORCE_U2CK BIT(11)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_HCI_OPT_CTRL (Offset 0x0074) */
- #define BIT_USB_LPM_ACT_EN BIT(10)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_HCI_OPT_CTRL (Offset 0x0074) */
- #define BIT_FORCE_CLK BIT(10)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_HCI_OPT_CTRL (Offset 0x0074) */
- #define BIT_USB_LPM_NY BIT(9)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_HCI_OPT_CTRL (Offset 0x0074) */
- #define BIT_U2_FORCE BIT(9)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_HCI_OPT_CTRL (Offset 0x0074) */
- #define BIT_USB_SUS_DIS BIT(8)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_HCI_OPT_CTRL (Offset 0x0074) */
- #define BIT_U3_FORCE BIT(8)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_HCI_OPT_CTRL (Offset 0x0074) */
- #define BIT_SHIFT_SDIO_PAD_E 5
- #define BIT_MASK_SDIO_PAD_E 0x7
- #define BIT_SDIO_PAD_E(x) (((x) & BIT_MASK_SDIO_PAD_E) << BIT_SHIFT_SDIO_PAD_E)
- #define BIT_GET_SDIO_PAD_E(x) (((x) >> BIT_SHIFT_SDIO_PAD_E) & BIT_MASK_SDIO_PAD_E)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_HCI_OPT_CTRL (Offset 0x0074) */
- #define BIT_USB_LPPLL_EN BIT(4)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_HCI_OPT_CTRL (Offset 0x0074) */
- #define BIT_SDIO_H3L1 BIT(4)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_HCI_OPT_CTRL (Offset 0x0074) */
- #define BIT_ROP_SW15 BIT(2)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_HCI_OPT_CTRL (Offset 0x0074) */
- #define BIT_SHIFT_USB23_SW_MODE 2
- #define BIT_MASK_USB23_SW_MODE 0x3
- #define BIT_USB23_SW_MODE(x) (((x) & BIT_MASK_USB23_SW_MODE) << BIT_SHIFT_USB23_SW_MODE)
- #define BIT_GET_USB23_SW_MODE(x) (((x) >> BIT_SHIFT_USB23_SW_MODE) & BIT_MASK_USB23_SW_MODE)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_HCI_OPT_CTRL (Offset 0x0074) */
- #define BIT_PCI_CKRDY_OPT BIT(1)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_HCI_OPT_CTRL (Offset 0x0074) */
- #define BIT_PCLK_VLD_SEL BIT(1)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_HCI_OPT_CTRL (Offset 0x0074) */
- #define BIT_PCI_VAUX_EN BIT(0)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_HCI_OPT_CTRL (Offset 0x0074) */
- #define BIT_VAUX_EN BIT(0)
- /* 2 REG_AFE_XTAL_CTRL_EXT (Offset 0x0078) */
- #define BIT_SDM_ORDER BIT(30)
- #define BIT_XTAL_DRV_RF_LATCH_V1 BIT(29)
- #define BIT_XTAL_VDD_SEL_V1 BIT(28)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_AFE_CTRL4 (Offset 0x0078) */
- #define BIT_XTAL_DRV_RF_LATCH BIT(27)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_AFE_XTAL_CTRL_EXT (Offset 0x0078) */
- #define BIT_XQSEL_RF_AWAKE_V1 BIT(27)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_AFE_CTRL4 (Offset 0x0078) */
- #define BIT_XTAL_VDD_SEL BIT(26)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_AFE_CTRL4 (Offset 0x0078) */
- #define BIT_RF1_SDMRSTB BIT(26)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_AFE_XTAL_CTRL_EXT (Offset 0x0078) */
- #define BIT_GATED_XTAL_OK0_V1 BIT(26)
- #endif
- #if (HALMAC_8192E_SUPPORT)
- /* 2 REG_AFE_CTRL4 (Offset 0x0078) */
- #define BIT_XQSEL_RF BIT(25)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_AFE_CTRL4 (Offset 0x0078) */
- #define BIT_RF1_RSTB BIT(25)
- #endif
- #if (HALMAC_8881A_SUPPORT)
- /* 2 REG_AFE_CTRL4 (Offset 0x0078) */
- #define BIT_XQSEL_RF_AWAKE BIT(25)
- #endif
- #if (HALMAC_8192E_SUPPORT)
- /* 2 REG_AFE_CTRL4 (Offset 0x0078) */
- #define BIT_XQSEL_RF_INITIAL BIT(24)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_AFE_CTRL4 (Offset 0x0078) */
- #define BIT_RF1_EN BIT(24)
- #endif
- #if (HALMAC_8881A_SUPPORT)
- /* 2 REG_AFE_CTRL4 (Offset 0x0078) */
- #define BIT_XQSEL_BIT1 BIT(24)
- #endif
- #if (HALMAC_8192E_SUPPORT)
- /* 2 REG_AFE_CTRL4 (Offset 0x0078) */
- #define BIT_REG_VREF_SEL BIT(23)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_AFE_XTAL_CTRL_EXT (Offset 0x0078) */
- #define BIT_SHIFT_F0N_2_TO_0 23
- #define BIT_MASK_F0N_2_TO_0 0x7
- #define BIT_F0N_2_TO_0(x) (((x) & BIT_MASK_F0N_2_TO_0) << BIT_SHIFT_F0N_2_TO_0)
- #define BIT_GET_F0N_2_TO_0(x) (((x) >> BIT_SHIFT_F0N_2_TO_0) & BIT_MASK_F0N_2_TO_0)
- #endif
- #if (HALMAC_8192E_SUPPORT)
- /* 2 REG_AFE_CTRL4 (Offset 0x0078) */
- #define BIT_REG_LPFEN BIT(22)
- #define BIT_REG_KVCO BIT(21)
- #define BIT_XTAL_DRV_AGPIO_BIT1 BIT(20)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_AFE_CTRL4 (Offset 0x0078) */
- #define BIT_SHIFT_XTAL_LDO 20
- #define BIT_MASK_XTAL_LDO 0x7
- #define BIT_XTAL_LDO(x) (((x) & BIT_MASK_XTAL_LDO) << BIT_SHIFT_XTAL_LDO)
- #define BIT_GET_XTAL_LDO(x) (((x) >> BIT_SHIFT_XTAL_LDO) & BIT_MASK_XTAL_LDO)
- #endif
- #if (HALMAC_8192E_SUPPORT)
- /* 2 REG_AFE_CTRL4 (Offset 0x0078) */
- #define BIT_XTAL_DRV_AGPIO_BIT0 BIT(19)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_AFE_CTRL4 (Offset 0x0078) */
- #define BIT_XTAL_GRF2 BIT(18)
- #define BIT_REG_REF_SEL BIT(17)
- #define BIT_REG_320_SEL BIT(16)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_AFE_CTRL4 (Offset 0x0078) */
- #define BIT_ADC_CK_SYNC_EN BIT(16)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_AFE_CTRL4 (Offset 0x0078) */
- #define BIT_EN_SYM BIT(15)
- #define BIT_SHIFT_IOFFSET 10
- #define BIT_MASK_IOFFSET 0x1f
- #define BIT_IOFFSET(x) (((x) & BIT_MASK_IOFFSET) << BIT_SHIFT_IOFFSET)
- #define BIT_GET_IOFFSET(x) (((x) >> BIT_SHIFT_IOFFSET) & BIT_MASK_IOFFSET)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_AFE_XTAL_CTRL_EXT (Offset 0x0078) */
- #define BIT_SHIFT_F0F_12_TO_0 10
- #define BIT_MASK_F0F_12_TO_0 0x1fff
- #define BIT_F0F_12_TO_0(x) (((x) & BIT_MASK_F0F_12_TO_0) << BIT_SHIFT_F0F_12_TO_0)
- #define BIT_GET_F0F_12_TO_0(x) (((x) >> BIT_SHIFT_F0F_12_TO_0) & BIT_MASK_F0F_12_TO_0)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_AFE_CTRL4 (Offset 0x0078) */
- #define BIT_SHIFT_APLL_FREF_SEL_BIT_2_TO_1 8
- #define BIT_MASK_APLL_FREF_SEL_BIT_2_TO_1 0x3
- #define BIT_APLL_FREF_SEL_BIT_2_TO_1(x) (((x) & BIT_MASK_APLL_FREF_SEL_BIT_2_TO_1) << BIT_SHIFT_APLL_FREF_SEL_BIT_2_TO_1)
- #define BIT_GET_APLL_FREF_SEL_BIT_2_TO_1(x) (((x) >> BIT_SHIFT_APLL_FREF_SEL_BIT_2_TO_1) & BIT_MASK_APLL_FREF_SEL_BIT_2_TO_1)
- #define BIT_APLL_FREF_SEL_BIT3 BIT(7)
- #define BIT_SHIFT_APLL_LDO_V12ADJ 5
- #define BIT_MASK_APLL_LDO_V12ADJ 0x3
- #define BIT_APLL_LDO_V12ADJ(x) (((x) & BIT_MASK_APLL_LDO_V12ADJ) << BIT_SHIFT_APLL_LDO_V12ADJ)
- #define BIT_GET_APLL_LDO_V12ADJ(x) (((x) >> BIT_SHIFT_APLL_LDO_V12ADJ) & BIT_MASK_APLL_LDO_V12ADJ)
- #define BIT_APLL_160_GATEB BIT(4)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_AFE_XTAL_CTRL_EXT (Offset 0x0078) */
- #define BIT_SHIFT_DIVN_5_TO_0 4
- #define BIT_MASK_DIVN_5_TO_0 0x3f
- #define BIT_DIVN_5_TO_0(x) (((x) & BIT_MASK_DIVN_5_TO_0) << BIT_SHIFT_DIVN_5_TO_0)
- #define BIT_GET_DIVN_5_TO_0(x) (((x) >> BIT_SHIFT_DIVN_5_TO_0) & BIT_MASK_DIVN_5_TO_0)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_AFE_CTRL4 (Offset 0x0078) */
- #define BIT_AFE_DUMMY BIT(3)
- #define BIT_REG_IDOUBLE BIT(2)
- #define BIT_REG_VCO_BIAS_BIT0 BIT(1)
- #define BIT_REG_VCO_BIAS_BIT1 BIT(0)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_AFE_XTAL_CTRL_EXT (Offset 0x0078) */
- #define BIT_SHIFT_BB_DBG_SEL_AFE_SDM_3_TO_0 0
- #define BIT_MASK_BB_DBG_SEL_AFE_SDM_3_TO_0 0xf
- #define BIT_BB_DBG_SEL_AFE_SDM_3_TO_0(x) (((x) & BIT_MASK_BB_DBG_SEL_AFE_SDM_3_TO_0) << BIT_SHIFT_BB_DBG_SEL_AFE_SDM_3_TO_0)
- #define BIT_GET_BB_DBG_SEL_AFE_SDM_3_TO_0(x) (((x) >> BIT_SHIFT_BB_DBG_SEL_AFE_SDM_3_TO_0) & BIT_MASK_BB_DBG_SEL_AFE_SDM_3_TO_0)
- /* 2 REG_LDO_SWR_CTRL (Offset 0x007C) */
- #define BIT_REF_FREF_EDGE BIT(29)
- #define BIT_REG_VREF_SEL_V1 BIT(28)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_LDO_SWR_CTRL (Offset 0x007C) */
- #define BIT_ZCD_HW_AUTO_EN BIT(27)
- #define BIT_ZCD_REGSEL BIT(26)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_LDO_SWR_CTRL (Offset 0x007C) */
- #define BIT_SHIFT_REG_CP_OFFSET_4_TO_0 23
- #define BIT_MASK_REG_CP_OFFSET_4_TO_0 0x1f
- #define BIT_REG_CP_OFFSET_4_TO_0(x) (((x) & BIT_MASK_REG_CP_OFFSET_4_TO_0) << BIT_SHIFT_REG_CP_OFFSET_4_TO_0)
- #define BIT_GET_REG_CP_OFFSET_4_TO_0(x) (((x) >> BIT_SHIFT_REG_CP_OFFSET_4_TO_0) & BIT_MASK_REG_CP_OFFSET_4_TO_0)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_LDO_SWR_CTRL (Offset 0x007C) */
- #define BIT_SHIFT_AUTO_ZCD_IN_CODE 21
- #define BIT_MASK_AUTO_ZCD_IN_CODE 0x1f
- #define BIT_AUTO_ZCD_IN_CODE(x) (((x) & BIT_MASK_AUTO_ZCD_IN_CODE) << BIT_SHIFT_AUTO_ZCD_IN_CODE)
- #define BIT_GET_AUTO_ZCD_IN_CODE(x) (((x) >> BIT_SHIFT_AUTO_ZCD_IN_CODE) & BIT_MASK_AUTO_ZCD_IN_CODE)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_LDO_SWR_CTRL (Offset 0x007C) */
- #define BIT_SHIFT_REG_RS_SET_2_TO_0 20
- #define BIT_MASK_REG_RS_SET_2_TO_0 0x7
- #define BIT_REG_RS_SET_2_TO_0(x) (((x) & BIT_MASK_REG_RS_SET_2_TO_0) << BIT_SHIFT_REG_RS_SET_2_TO_0)
- #define BIT_GET_REG_RS_SET_2_TO_0(x) (((x) >> BIT_SHIFT_REG_RS_SET_2_TO_0) & BIT_MASK_REG_RS_SET_2_TO_0)
- #define BIT_SHIFT_REG_CS_SET_1_TO_0 18
- #define BIT_MASK_REG_CS_SET_1_TO_0 0x3
- #define BIT_REG_CS_SET_1_TO_0(x) (((x) & BIT_MASK_REG_CS_SET_1_TO_0) << BIT_SHIFT_REG_CS_SET_1_TO_0)
- #define BIT_GET_REG_CS_SET_1_TO_0(x) (((x) >> BIT_SHIFT_REG_CS_SET_1_TO_0) & BIT_MASK_REG_CS_SET_1_TO_0)
- #define BIT_SHIFT_REG_CP_SET_1_TO_0 16
- #define BIT_MASK_REG_CP_SET_1_TO_0 0x3
- #define BIT_REG_CP_SET_1_TO_0(x) (((x) & BIT_MASK_REG_CP_SET_1_TO_0) << BIT_SHIFT_REG_CP_SET_1_TO_0)
- #define BIT_GET_REG_CP_SET_1_TO_0(x) (((x) >> BIT_SHIFT_REG_CP_SET_1_TO_0) & BIT_MASK_REG_CP_SET_1_TO_0)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_LDO_SWR_CTRL (Offset 0x007C) */
- #define BIT_SHIFT_ZCD_CODE_IN_L 16
- #define BIT_MASK_ZCD_CODE_IN_L 0x1f
- #define BIT_ZCD_CODE_IN_L(x) (((x) & BIT_MASK_ZCD_CODE_IN_L) << BIT_SHIFT_ZCD_CODE_IN_L)
- #define BIT_GET_ZCD_CODE_IN_L(x) (((x) >> BIT_SHIFT_ZCD_CODE_IN_L) & BIT_MASK_ZCD_CODE_IN_L)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_LDO_SWR_CTRL (Offset 0x007C) */
- #define BIT_LPFEN BIT(15)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_LDO_SWR_CTRL (Offset 0x007C) */
- #define BIT_SHIFT_LDO_HV5_DUMMY 14
- #define BIT_MASK_LDO_HV5_DUMMY 0x3
- #define BIT_LDO_HV5_DUMMY(x) (((x) & BIT_MASK_LDO_HV5_DUMMY) << BIT_SHIFT_LDO_HV5_DUMMY)
- #define BIT_GET_LDO_HV5_DUMMY(x) (((x) >> BIT_SHIFT_LDO_HV5_DUMMY) & BIT_MASK_LDO_HV5_DUMMY)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_LDO_SWR_CTRL (Offset 0x007C) */
- #define BIT_REG_DOGENB BIT(14)
- #define BIT_REG_TEST_EN BIT(13)
- #endif
- #if (HALMAC_8192E_SUPPORT)
- /* 2 REG_LDO_SWR_CTRL (Offset 0x007C) */
- #define BIT_SHIFT_REG_VTUNE33 12
- #define BIT_MASK_REG_VTUNE33 0x3
- #define BIT_REG_VTUNE33(x) (((x) & BIT_MASK_REG_VTUNE33) << BIT_SHIFT_REG_VTUNE33)
- #define BIT_GET_REG_VTUNE33(x) (((x) >> BIT_SHIFT_REG_VTUNE33) & BIT_MASK_REG_VTUNE33)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_LDO_SWR_CTRL (Offset 0x007C) */
- #define BIT_SHIFT_REG_VTUNE33_BIT0_TO_BIT1 12
- #define BIT_MASK_REG_VTUNE33_BIT0_TO_BIT1 0x3
- #define BIT_REG_VTUNE33_BIT0_TO_BIT1(x) (((x) & BIT_MASK_REG_VTUNE33_BIT0_TO_BIT1) << BIT_SHIFT_REG_VTUNE33_BIT0_TO_BIT1)
- #define BIT_GET_REG_VTUNE33_BIT0_TO_BIT1(x) (((x) >> BIT_SHIFT_REG_VTUNE33_BIT0_TO_BIT1) & BIT_MASK_REG_VTUNE33_BIT0_TO_BIT1)
- #endif
- #if (HALMAC_8192E_SUPPORT)
- /* 2 REG_LDO_SWR_CTRL (Offset 0x007C) */
- #define BIT_SHIFT_REG_STANDBY33 10
- #define BIT_MASK_REG_STANDBY33 0x3
- #define BIT_REG_STANDBY33(x) (((x) & BIT_MASK_REG_STANDBY33) << BIT_SHIFT_REG_STANDBY33)
- #define BIT_GET_REG_STANDBY33(x) (((x) >> BIT_SHIFT_REG_STANDBY33) & BIT_MASK_REG_STANDBY33)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_LDO_SWR_CTRL (Offset 0x007C) */
- #define BIT_SHIFT_REG_STANDBY33_BIT0_TO_BIT1 10
- #define BIT_MASK_REG_STANDBY33_BIT0_TO_BIT1 0x3
- #define BIT_REG_STANDBY33_BIT0_TO_BIT1(x) (((x) & BIT_MASK_REG_STANDBY33_BIT0_TO_BIT1) << BIT_SHIFT_REG_STANDBY33_BIT0_TO_BIT1)
- #define BIT_GET_REG_STANDBY33_BIT0_TO_BIT1(x) (((x) >> BIT_SHIFT_REG_STANDBY33_BIT0_TO_BIT1) & BIT_MASK_REG_STANDBY33_BIT0_TO_BIT1)
- #endif
- #if (HALMAC_8192E_SUPPORT)
- /* 2 REG_LDO_SWR_CTRL (Offset 0x007C) */
- #define BIT_SHIFT_REG_LOAD33 8
- #define BIT_MASK_REG_LOAD33 0x3
- #define BIT_REG_LOAD33(x) (((x) & BIT_MASK_REG_LOAD33) << BIT_SHIFT_REG_LOAD33)
- #define BIT_GET_REG_LOAD33(x) (((x) >> BIT_SHIFT_REG_LOAD33) & BIT_MASK_REG_LOAD33)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_LDO_SWR_CTRL (Offset 0x007C) */
- #define BIT_SHIFT_REG_DIV_SEL 8
- #define BIT_MASK_REG_DIV_SEL 0x1f
- #define BIT_REG_DIV_SEL(x) (((x) & BIT_MASK_REG_DIV_SEL) << BIT_SHIFT_REG_DIV_SEL)
- #define BIT_GET_REG_DIV_SEL(x) (((x) >> BIT_SHIFT_REG_DIV_SEL) & BIT_MASK_REG_DIV_SEL)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_LDO_SWR_CTRL (Offset 0x007C) */
- #define BIT_SHIFT_REG_LOAD33_BIT0_TO_BIT1 8
- #define BIT_MASK_REG_LOAD33_BIT0_TO_BIT1 0x3
- #define BIT_REG_LOAD33_BIT0_TO_BIT1(x) (((x) & BIT_MASK_REG_LOAD33_BIT0_TO_BIT1) << BIT_SHIFT_REG_LOAD33_BIT0_TO_BIT1)
- #define BIT_GET_REG_LOAD33_BIT0_TO_BIT1(x) (((x) >> BIT_SHIFT_REG_LOAD33_BIT0_TO_BIT1) & BIT_MASK_REG_LOAD33_BIT0_TO_BIT1)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_LDO_SWR_CTRL (Offset 0x007C) */
- #define BIT_REG_BYPASS_L BIT(7)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_LDO_SWR_CTRL (Offset 0x007C) */
- #define BIT_EN_CK200M BIT(7)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_LDO_SWR_CTRL (Offset 0x007C) */
- #define BIT_REG_LDOF_L BIT(6)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_LDO_SWR_CTRL (Offset 0x007C) */
- #define BIT_REG_OCPS_L BIT(5)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_LDO_SWR_CTRL (Offset 0x007C) */
- #define BIT_SHIFT_REG_KVCO_200M_1_TO_0 5
- #define BIT_MASK_REG_KVCO_200M_1_TO_0 0x3
- #define BIT_REG_KVCO_200M_1_TO_0(x) (((x) & BIT_MASK_REG_KVCO_200M_1_TO_0) << BIT_SHIFT_REG_KVCO_200M_1_TO_0)
- #define BIT_GET_REG_KVCO_200M_1_TO_0(x) (((x) >> BIT_SHIFT_REG_KVCO_200M_1_TO_0) & BIT_MASK_REG_KVCO_200M_1_TO_0)
- #endif
- #if (HALMAC_8822B_SUPPORT)
- /* 2 REG_LDO_SWR_CTRL (Offset 0x007C) */
- #define BIT_REG_TYPE_L_V1 BIT(5)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_LDO_SWR_CTRL (Offset 0x007C) */
- #define BIT_ARENB_L BIT(3)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_LDO_SWR_CTRL (Offset 0x007C) */
- #define BIT_SHIFT_REG_CP_BIAS_200M_2_TO_0 2
- #define BIT_MASK_REG_CP_BIAS_200M_2_TO_0 0x7
- #define BIT_REG_CP_BIAS_200M_2_TO_0(x) (((x) & BIT_MASK_REG_CP_BIAS_200M_2_TO_0) << BIT_SHIFT_REG_CP_BIAS_200M_2_TO_0)
- #define BIT_GET_REG_CP_BIAS_200M_2_TO_0(x) (((x) >> BIT_SHIFT_REG_CP_BIAS_200M_2_TO_0) & BIT_MASK_REG_CP_BIAS_200M_2_TO_0)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_LDO_SWR_CTRL (Offset 0x007C) */
- #define BIT_SHIFT_CFC_L_BIT_1_TO_0 1
- #define BIT_MASK_CFC_L_BIT_1_TO_0 0x3
- #define BIT_CFC_L_BIT_1_TO_0(x) (((x) & BIT_MASK_CFC_L_BIT_1_TO_0) << BIT_SHIFT_CFC_L_BIT_1_TO_0)
- #define BIT_GET_CFC_L_BIT_1_TO_0(x) (((x) >> BIT_SHIFT_CFC_L_BIT_1_TO_0) & BIT_MASK_CFC_L_BIT_1_TO_0)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_LDO_SWR_CTRL (Offset 0x007C) */
- #define BIT_SHIFT_CFC_L 1
- #define BIT_MASK_CFC_L 0x3
- #define BIT_CFC_L(x) (((x) & BIT_MASK_CFC_L) << BIT_SHIFT_CFC_L)
- #define BIT_GET_CFC_L(x) (((x) >> BIT_SHIFT_CFC_L) & BIT_MASK_CFC_L)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_LDO_SWR_CTRL (Offset 0x007C) */
- #define BIT_REG_TYPE_L BIT(0)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_LDO_SWR_CTRL (Offset 0x007C) */
- #define BIT_XCK_OUT_EN BIT(0)
- #endif
- #if (HALMAC_8822B_SUPPORT)
- /* 2 REG_LDO_SWR_CTRL (Offset 0x007C) */
- #define BIT_REG_OCPS_L_V1 BIT(0)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_MCUFW_CTRL (Offset 0x0080) */
- #define BIT_ANA_PORT_EN BIT(22)
- #define BIT_MAC_PORT_EN BIT(21)
- #define BIT_BOOT_FSPI_EN BIT(20)
- #define BIT_FW_INIT_RDY BIT(15)
- #define BIT_FW_DW_RDY BIT(14)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_8051FW_CTRL (Offset 0x0080) */
- #define BIT_FWDL_RSVDPAGE_RDY BIT(12)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_MCUFW_CTRL (Offset 0x0080) */
- #define BIT_SHIFT_CPU_CLK_SEL 12
- #define BIT_MASK_CPU_CLK_SEL 0x3
- #define BIT_CPU_CLK_SEL(x) (((x) & BIT_MASK_CPU_CLK_SEL) << BIT_SHIFT_CPU_CLK_SEL)
- #define BIT_GET_CPU_CLK_SEL(x) (((x) >> BIT_SHIFT_CPU_CLK_SEL) & BIT_MASK_CPU_CLK_SEL)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_8051FW_CTRL (Offset 0x0080) */
- #define BIT_R_8051_ROMDLFW_EN BIT(11)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_MCUFW_CTRL (Offset 0x0080) */
- #define BIT_CCLK_CHG_MASK BIT(11)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_8051FW_CTRL (Offset 0x0080) */
- #define BIT_R_8051_INIT_RDY BIT(10)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_MCUFW_CTRL (Offset 0x0080) */
- #define BIT_FW_INIT_RDY_V1 BIT(10)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_MCUFW_CTRL (Offset 0x0080) */
- #define BIT_EMEM_TXBUF_CHKSUM_OK BIT(10)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_MCUFW_CTRL (Offset 0x0080) */
- #define BIT_EMEM__TXBUF_CHKSUM_OK BIT(10)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_MCUFW_CTRL (Offset 0x0080) */
- #define BIT_EMEM_TXBUF_DW_RDY BIT(9)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_8051FW_CTRL (Offset 0x0080) */
- #define BIT_R_8051_GAT BIT(8)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_MCUFW_CTRL (Offset 0x0080) */
- #define BIT_MCU_CLK_EN BIT(8)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_MCUFW_CTRL (Offset 0x0080) */
- #define BIT_EMEM_CHKSUM_OK BIT(8)
- #define BIT_EMEM_DW_OK BIT(7)
- #define BIT_TOGGLING BIT(7)
- #define BIT_DMEM_CHKSUM_OK BIT(6)
- #define BIT_ACK BIT(6)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_8051FW_CTRL (Offset 0x0080) */
- #define BIT_RFINI_RDY BIT(5)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_MCUFW_CTRL (Offset 0x0080) */
- #define BIT_RF_INIT_RDY BIT(5)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_MCUFW_CTRL (Offset 0x0080) */
- #define BIT_DMEM_DW_OK BIT(5)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_8051FW_CTRL (Offset 0x0080) */
- #define BIT_BBINI_RDY BIT(4)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_MCUFW_CTRL (Offset 0x0080) */
- #define BIT_BB_INIT_RDY BIT(4)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_MCUFW_CTRL (Offset 0x0080) */
- #define BIT_IMEM_CHKSUM_OK BIT(4)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_8051FW_CTRL (Offset 0x0080) */
- #define BIT_MACINI_RDY BIT(3)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_MCUFW_CTRL (Offset 0x0080) */
- #define BIT_MAC_INIT_RDY BIT(3)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_MCUFW_CTRL (Offset 0x0080) */
- #define BIT_IMEM_DW_OK BIT(3)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_8051FW_CTRL (Offset 0x0080) */
- #define BIT_FWDL_CHK_RPT BIT(2)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_MCUFW_CTRL (Offset 0x0080) */
- #define BIT_IMEM_BOOT_LOAD_CHKSUM_OK BIT(2)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_8051FW_CTRL (Offset 0x0080) */
- #define BIT_MCUFWDL_RDY BIT(1)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_MCUFW_CTRL (Offset 0x0080) */
- #define BIT_MCU_FWDL_RDY BIT(1)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_MCUFW_CTRL (Offset 0x0080) */
- #define BIT_IMEM_BOOT_LOAD_DW_OK BIT(1)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_MCUFW_CTRL (Offset 0x0080) */
- #define BIT_MCU_FWDL_EN BIT(0)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_SDIO_HRPWM1 (Offset 0x10250080) */
- #define BIT_32K_PERMISSION BIT(0)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_MCU_TST_CFG (Offset 0x0084) */
- #define BIT_SHIFT_LBKTST 0
- #define BIT_MASK_LBKTST 0xffff
- #define BIT_LBKTST(x) (((x) & BIT_MASK_LBKTST) << BIT_SHIFT_LBKTST)
- #define BIT_GET_LBKTST(x) (((x) >> BIT_SHIFT_LBKTST) & BIT_MASK_LBKTST)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_SDIO_BUS_CTRL (Offset 0x10250085) */
- #define BIT_PAD_CLK_XHGE_EN BIT(3)
- #define BIT_INTER_CLK_EN BIT(2)
- #define BIT_EN_RPT_TXCRC BIT(1)
- #define BIT_DIS_RXDMA_STS BIT(0)
- /* 2 REG_SDIO_HSUS_CTRL (Offset 0x10250086) */
- #define BIT_INTR_CTRL BIT(4)
- #define BIT_SDIO_VOLTAGE BIT(3)
- #define BIT_BYPASS_INIT BIT(2)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_SDIO_HSUS_CTRL (Offset 0x10250086) */
- #define BIT_HCI_RESUME_RDY BIT(1)
- #define BIT_HCI_SUS_REQ BIT(0)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_HMEBOX_E0_E1 (Offset 0x0088) */
- #define BIT_SHIFT_HOST_MSG_E1 16
- #define BIT_MASK_HOST_MSG_E1 0xffff
- #define BIT_HOST_MSG_E1(x) (((x) & BIT_MASK_HOST_MSG_E1) << BIT_SHIFT_HOST_MSG_E1)
- #define BIT_GET_HOST_MSG_E1(x) (((x) >> BIT_SHIFT_HOST_MSG_E1) & BIT_MASK_HOST_MSG_E1)
- #define BIT_SHIFT_HOST_MSG_E0 0
- #define BIT_MASK_HOST_MSG_E0 0xffff
- #define BIT_HOST_MSG_E0(x) (((x) & BIT_MASK_HOST_MSG_E0) << BIT_SHIFT_HOST_MSG_E0)
- #define BIT_GET_HOST_MSG_E0(x) (((x) >> BIT_SHIFT_HOST_MSG_E0) & BIT_MASK_HOST_MSG_E0)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_SDIO_RESPONSE_TIMER (Offset 0x10250088) */
- #define BIT_SHIFT_CMDIN_2RESP_TIMER 0
- #define BIT_MASK_CMDIN_2RESP_TIMER 0xffff
- #define BIT_CMDIN_2RESP_TIMER(x) (((x) & BIT_MASK_CMDIN_2RESP_TIMER) << BIT_SHIFT_CMDIN_2RESP_TIMER)
- #define BIT_GET_CMDIN_2RESP_TIMER(x) (((x) >> BIT_SHIFT_CMDIN_2RESP_TIMER) & BIT_MASK_CMDIN_2RESP_TIMER)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_SDIO_CMD_CRC (Offset 0x1025008A) */
- #define BIT_SHIFT_SDIO_CMD_CRC 1
- #define BIT_MASK_SDIO_CMD_CRC 0x7f
- #define BIT_SDIO_CMD_CRC(x) (((x) & BIT_MASK_SDIO_CMD_CRC) << BIT_SHIFT_SDIO_CMD_CRC)
- #define BIT_GET_SDIO_CMD_CRC(x) (((x) >> BIT_SHIFT_SDIO_CMD_CRC) & BIT_MASK_SDIO_CMD_CRC)
- #define BIT_SDIO_CMD_E_BIT BIT(0)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_SDIO_CMD_CRC (Offset 0x1025008A) */
- #define BIT_SHIFT_SDIO_CMD_CRC_V1 0
- #define BIT_MASK_SDIO_CMD_CRC_V1 0xff
- #define BIT_SDIO_CMD_CRC_V1(x) (((x) & BIT_MASK_SDIO_CMD_CRC_V1) << BIT_SHIFT_SDIO_CMD_CRC_V1)
- #define BIT_GET_SDIO_CMD_CRC_V1(x) (((x) >> BIT_SHIFT_SDIO_CMD_CRC_V1) & BIT_MASK_SDIO_CMD_CRC_V1)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_HMEBOX_E2_E3 (Offset 0x008C) */
- #define BIT_SHIFT_HOST_MSG_E3 16
- #define BIT_MASK_HOST_MSG_E3 0xffff
- #define BIT_HOST_MSG_E3(x) (((x) & BIT_MASK_HOST_MSG_E3) << BIT_SHIFT_HOST_MSG_E3)
- #define BIT_GET_HOST_MSG_E3(x) (((x) >> BIT_SHIFT_HOST_MSG_E3) & BIT_MASK_HOST_MSG_E3)
- #define BIT_SHIFT_HOST_MSG_E2 0
- #define BIT_MASK_HOST_MSG_E2 0xffff
- #define BIT_HOST_MSG_E2(x) (((x) & BIT_MASK_HOST_MSG_E2) << BIT_SHIFT_HOST_MSG_E2)
- #define BIT_GET_HOST_MSG_E2(x) (((x) >> BIT_SHIFT_HOST_MSG_E2) & BIT_MASK_HOST_MSG_E2)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_WLLPS_CTRL (Offset 0x0090) */
- #define BIT_WLLPSOP_EABM BIT(31)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_WLLPS_CTRL (Offset 0x0090) */
- #define BIT_WLLPSOP_ACKF BIT(30)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_WLLPS_CTRL (Offset 0x0090) */
- #define BIT_WLLPSOP_DLDM BIT(29)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_WLLPS_CTRL (Offset 0x0090) */
- #define BIT_WLLPSOP_AFEP BIT(29)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_WLLPS_CTRL (Offset 0x0090) */
- #define BIT_WLLPSOP_ESWR BIT(28)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_WLLPS_CTRL (Offset 0x0090) */
- #define BIT_LPS_DIS_SW BIT(28)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_WLLPS_CTRL (Offset 0x0090) */
- #define BIT_WLLPSOP_PWMM BIT(27)
- #define BIT_WLLPSOP_EECK BIT(26)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_WLLPS_CTRL (Offset 0x0090) */
- #define BIT_WLLPSOP_ELDO BIT(25)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_WLLPS_CTRL (Offset 0x0090) */
- #define BIT_WLLPSOP_WLMACOFF BIT(25)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_WLLPS_CTRL (Offset 0x0090) */
- #define BIT_WLLPSOP_EXTAL BIT(24)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_WLLPS_CTRL (Offset 0x0090) */
- #define BIT_LPS_BB_REG_EN BIT(23)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_WLLPS_CTRL (Offset 0x0090) */
- #define BIT_WL_SYNPON_VOLTSPDN BIT(23)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_WLLPS_CTRL (Offset 0x0090) */
- #define BIT_LPS_BB_PWR_EN BIT(22)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_WLLPS_CTRL (Offset 0x0090) */
- #define BIT_WLLPSOP_WLBBOFF BIT(22)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_WLLPS_CTRL (Offset 0x0090) */
- #define BIT_LPS_BB_GLB_EN BIT(21)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_WLLPS_CTRL (Offset 0x0090) */
- #define BIT_WLLPSOP_WLMEM_DS BIT(21)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_WLLPS_CTRL (Offset 0x0090) */
- #define BIT_SUS_DIS_SW BIT(15)
- #define BIT_SUS_SKP_PAGE0_ALD BIT(14)
- #define BIT_SUS_LDO_SLEEP BIT(13)
- #define BIT_PFM_EN_ZCD BIT(12)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_WLLPS_CTRL (Offset 0x0090) */
- #define BIT_SHIFT_LPLDH12_VADJ_STEP_DN 12
- #define BIT_MASK_LPLDH12_VADJ_STEP_DN 0xf
- #define BIT_LPLDH12_VADJ_STEP_DN(x) (((x) & BIT_MASK_LPLDH12_VADJ_STEP_DN) << BIT_SHIFT_LPLDH12_VADJ_STEP_DN)
- #define BIT_GET_LPLDH12_VADJ_STEP_DN(x) (((x) >> BIT_SHIFT_LPLDH12_VADJ_STEP_DN) & BIT_MASK_LPLDH12_VADJ_STEP_DN)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_WLLPS_CTRL (Offset 0x0090) */
- #define BIT_KEEP_RFC_EN BIT(11)
- #define BIT_MACON_NO_RFCISO_RELEASE BIT(10)
- #define BIT_MACON_NO_AFEPORT_PWR BIT(9)
- #define BIT_MACON_NO_CPU_EN BIT(8)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_WLLPS_CTRL (Offset 0x0090) */
- #define BIT_SHIFT_V15ADJ_L1_STEP_DN 8
- #define BIT_MASK_V15ADJ_L1_STEP_DN 0x7
- #define BIT_V15ADJ_L1_STEP_DN(x) (((x) & BIT_MASK_V15ADJ_L1_STEP_DN) << BIT_SHIFT_V15ADJ_L1_STEP_DN)
- #define BIT_GET_V15ADJ_L1_STEP_DN(x) (((x) >> BIT_SHIFT_V15ADJ_L1_STEP_DN) & BIT_MASK_V15ADJ_L1_STEP_DN)
- #define BIT_REGU_32K_CLK_EN BIT(1)
- #define BIT_DRV_WLAN_INT_CLR BIT(1)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_WLLPS_CTRL (Offset 0x0090) */
- #define BIT_WL_LPS_EN BIT(0)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_SDIO_HSISR (Offset 0x10250090) */
- #define BIT_DRV_WLAN_INT BIT(0)
- /* 2 REG_SDIO_HSIMR (Offset 0x10250091) */
- #define BIT_HISR_MASK BIT(0)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_AFE_CTRL5 (Offset 0x0094) */
- #define BIT_BB_DBG_SEL_AFE_SDM_V3 BIT(31)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_AFE_CTRL5 (Offset 0x0094) */
- #define BIT_BB_DBG_SEL_AFE_SDM_BIT0 BIT(31)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_AFE_CTRL5 (Offset 0x0094) */
- #define BIT_ORDER_SDM BIT(30)
- #define BIT_RFE_SEL_SDM BIT(29)
- #define BIT_SHIFT_REF_SEL 25
- #define BIT_MASK_REF_SEL 0xf
- #define BIT_REF_SEL(x) (((x) & BIT_MASK_REF_SEL) << BIT_SHIFT_REF_SEL)
- #define BIT_GET_REF_SEL(x) (((x) >> BIT_SHIFT_REF_SEL) & BIT_MASK_REF_SEL)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_AFE_CTRL5 (Offset 0x0094) */
- #define BIT_SHIFT_F0F_SDM_V2 12
- #define BIT_MASK_F0F_SDM_V2 0x1fff
- #define BIT_F0F_SDM_V2(x) (((x) & BIT_MASK_F0F_SDM_V2) << BIT_SHIFT_F0F_SDM_V2)
- #define BIT_GET_F0F_SDM_V2(x) (((x) >> BIT_SHIFT_F0F_SDM_V2) & BIT_MASK_F0F_SDM_V2)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_AFE_CTRL5 (Offset 0x0094) */
- #define BIT_SHIFT_F0F_SDM 12
- #define BIT_MASK_F0F_SDM 0x1fff
- #define BIT_F0F_SDM(x) (((x) & BIT_MASK_F0F_SDM) << BIT_SHIFT_F0F_SDM)
- #define BIT_GET_F0F_SDM(x) (((x) >> BIT_SHIFT_F0F_SDM) & BIT_MASK_F0F_SDM)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_AFE_CTRL5 (Offset 0x0094) */
- #define BIT_SHIFT_F0N_SDM_V2 9
- #define BIT_MASK_F0N_SDM_V2 0x7
- #define BIT_F0N_SDM_V2(x) (((x) & BIT_MASK_F0N_SDM_V2) << BIT_SHIFT_F0N_SDM_V2)
- #define BIT_GET_F0N_SDM_V2(x) (((x) >> BIT_SHIFT_F0N_SDM_V2) & BIT_MASK_F0N_SDM_V2)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_AFE_CTRL5 (Offset 0x0094) */
- #define BIT_SHIFT_F0N_SDM 9
- #define BIT_MASK_F0N_SDM 0x7
- #define BIT_F0N_SDM(x) (((x) & BIT_MASK_F0N_SDM) << BIT_SHIFT_F0N_SDM)
- #define BIT_GET_F0N_SDM(x) (((x) >> BIT_SHIFT_F0N_SDM) & BIT_MASK_F0N_SDM)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_AFE_CTRL5 (Offset 0x0094) */
- #define BIT_SHIFT_DIVN_SDM_V2 3
- #define BIT_MASK_DIVN_SDM_V2 0x3f
- #define BIT_DIVN_SDM_V2(x) (((x) & BIT_MASK_DIVN_SDM_V2) << BIT_SHIFT_DIVN_SDM_V2)
- #define BIT_GET_DIVN_SDM_V2(x) (((x) >> BIT_SHIFT_DIVN_SDM_V2) & BIT_MASK_DIVN_SDM_V2)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_AFE_CTRL5 (Offset 0x0094) */
- #define BIT_SHIFT_DIVN_SDM 3
- #define BIT_MASK_DIVN_SDM 0x3f
- #define BIT_DIVN_SDM(x) (((x) & BIT_MASK_DIVN_SDM) << BIT_SHIFT_DIVN_SDM)
- #define BIT_GET_DIVN_SDM(x) (((x) >> BIT_SHIFT_DIVN_SDM) & BIT_MASK_DIVN_SDM)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_AFE_CTRL5 (Offset 0x0094) */
- #define BIT_SHIFT_DITHER_SDM_V2 0
- #define BIT_MASK_DITHER_SDM_V2 0x7
- #define BIT_DITHER_SDM_V2(x) (((x) & BIT_MASK_DITHER_SDM_V2) << BIT_SHIFT_DITHER_SDM_V2)
- #define BIT_GET_DITHER_SDM_V2(x) (((x) >> BIT_SHIFT_DITHER_SDM_V2) & BIT_MASK_DITHER_SDM_V2)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_GPIO_DEBOUNCE_CTRL (Offset 0x0098) */
- #define BIT_WLGP_DBC1EN BIT(15)
- #define BIT_SHIFT_WLGP_DBC1 8
- #define BIT_MASK_WLGP_DBC1 0xf
- #define BIT_WLGP_DBC1(x) (((x) & BIT_MASK_WLGP_DBC1) << BIT_SHIFT_WLGP_DBC1)
- #define BIT_GET_WLGP_DBC1(x) (((x) >> BIT_SHIFT_WLGP_DBC1) & BIT_MASK_WLGP_DBC1)
- #define BIT_WLGP_DBC0EN BIT(7)
- #define BIT_SHIFT_WLGP_DBC0 0
- #define BIT_MASK_WLGP_DBC0 0xf
- #define BIT_WLGP_DBC0(x) (((x) & BIT_MASK_WLGP_DBC0) << BIT_SHIFT_WLGP_DBC0)
- #define BIT_GET_WLGP_DBC0(x) (((x) >> BIT_SHIFT_WLGP_DBC0) & BIT_MASK_WLGP_DBC0)
- /* 2 REG_RPWM2 (Offset 0x009C) */
- #define BIT_SHIFT_RPWM2 16
- #define BIT_MASK_RPWM2 0xffff
- #define BIT_RPWM2(x) (((x) & BIT_MASK_RPWM2) << BIT_SHIFT_RPWM2)
- #define BIT_GET_RPWM2(x) (((x) >> BIT_SHIFT_RPWM2) & BIT_MASK_RPWM2)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_SYSON_FSM_MON (Offset 0x00A0) */
- #define BIT_SHIFT_FSM_MON_SEL 24
- #define BIT_MASK_FSM_MON_SEL 0x7
- #define BIT_FSM_MON_SEL(x) (((x) & BIT_MASK_FSM_MON_SEL) << BIT_SHIFT_FSM_MON_SEL)
- #define BIT_GET_FSM_MON_SEL(x) (((x) >> BIT_SHIFT_FSM_MON_SEL) & BIT_MASK_FSM_MON_SEL)
- #define BIT_DOP_ELDO BIT(23)
- #define BIT_FSM_MON_UPD BIT(15)
- #define BIT_SHIFT_FSM_PAR 0
- #define BIT_MASK_FSM_PAR 0x7fff
- #define BIT_FSM_PAR(x) (((x) & BIT_MASK_FSM_PAR) << BIT_SHIFT_FSM_PAR)
- #define BIT_GET_FSM_PAR(x) (((x) >> BIT_SHIFT_FSM_PAR) & BIT_MASK_FSM_PAR)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_AFE_CTRL6 (Offset 0x00A4) */
- #define BIT_SHIFT_TSFT_SEL_V1 0
- #define BIT_MASK_TSFT_SEL_V1 0x7
- #define BIT_TSFT_SEL_V1(x) (((x) & BIT_MASK_TSFT_SEL_V1) << BIT_SHIFT_TSFT_SEL_V1)
- #define BIT_GET_TSFT_SEL_V1(x) (((x) >> BIT_SHIFT_TSFT_SEL_V1) & BIT_MASK_TSFT_SEL_V1)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_AFE_CTRL6 (Offset 0x00A4) */
- #define BIT_SHIFT_BB_DBG_SEL_AFE_SDM_BIT3_1 0
- #define BIT_MASK_BB_DBG_SEL_AFE_SDM_BIT3_1 0x7
- #define BIT_BB_DBG_SEL_AFE_SDM_BIT3_1(x) (((x) & BIT_MASK_BB_DBG_SEL_AFE_SDM_BIT3_1) << BIT_SHIFT_BB_DBG_SEL_AFE_SDM_BIT3_1)
- #define BIT_GET_BB_DBG_SEL_AFE_SDM_BIT3_1(x) (((x) >> BIT_SHIFT_BB_DBG_SEL_AFE_SDM_BIT3_1) & BIT_MASK_BB_DBG_SEL_AFE_SDM_BIT3_1)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_PMC_DBG_CTRL1 (Offset 0x00A8) */
- #define BIT_BT_INT_EN BIT(31)
- #define BIT_SHIFT_RD_WR_WIFI_BT_INFO 16
- #define BIT_MASK_RD_WR_WIFI_BT_INFO 0x7fff
- #define BIT_RD_WR_WIFI_BT_INFO(x) (((x) & BIT_MASK_RD_WR_WIFI_BT_INFO) << BIT_SHIFT_RD_WR_WIFI_BT_INFO)
- #define BIT_GET_RD_WR_WIFI_BT_INFO(x) (((x) >> BIT_SHIFT_RD_WR_WIFI_BT_INFO) & BIT_MASK_RD_WR_WIFI_BT_INFO)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_PMC_DBG_CTRL1 (Offset 0x00A8) */
- #define BIT_PMC_WR_OVF BIT(8)
- #define BIT_SHIFT_WLPMC_ERRINT 0
- #define BIT_MASK_WLPMC_ERRINT 0xff
- #define BIT_WLPMC_ERRINT(x) (((x) & BIT_MASK_WLPMC_ERRINT) << BIT_SHIFT_WLPMC_ERRINT)
- #define BIT_GET_WLPMC_ERRINT(x) (((x) >> BIT_SHIFT_WLPMC_ERRINT) & BIT_MASK_WLPMC_ERRINT)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_AFE_CTRL7 (Offset 0x00AC) */
- #define BIT_SHIFT_SEL_V 30
- #define BIT_MASK_SEL_V 0x3
- #define BIT_SEL_V(x) (((x) & BIT_MASK_SEL_V) << BIT_SHIFT_SEL_V)
- #define BIT_GET_SEL_V(x) (((x) >> BIT_SHIFT_SEL_V) & BIT_MASK_SEL_V)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_AFE_CTRL7 (Offset 0x00AC) */
- #define BIT_TXFIFO_TH_INT BIT(30)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_AFE_CTRL7 (Offset 0x00AC) */
- #define BIT_SEL_LDO_PC BIT(29)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_AFE_CTRL7 (Offset 0x00AC) */
- #define BIT_SHIFT_CK_MON_SEL_V2 26
- #define BIT_MASK_CK_MON_SEL_V2 0x7
- #define BIT_CK_MON_SEL_V2(x) (((x) & BIT_MASK_CK_MON_SEL_V2) << BIT_SHIFT_CK_MON_SEL_V2)
- #define BIT_GET_CK_MON_SEL_V2(x) (((x) >> BIT_SHIFT_CK_MON_SEL_V2) & BIT_MASK_CK_MON_SEL_V2)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_AFE_CTRL7 (Offset 0x00AC) */
- #define BIT_SHIFT_CK_MON_SEL 26
- #define BIT_MASK_CK_MON_SEL 0x7
- #define BIT_CK_MON_SEL(x) (((x) & BIT_MASK_CK_MON_SEL) << BIT_SHIFT_CK_MON_SEL)
- #define BIT_GET_CK_MON_SEL(x) (((x) >> BIT_SHIFT_CK_MON_SEL) & BIT_MASK_CK_MON_SEL)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_AFE_CTRL7 (Offset 0x00AC) */
- #define BIT_CK_MON_EN BIT(25)
- #define BIT_FREF_EDGE BIT(24)
- #define BIT_CK320M_EN BIT(23)
- #define BIT_CK_5M_EN BIT(22)
- #define BIT_TESTEN BIT(21)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_HIMR0 (Offset 0x00B0) */
- #define BIT_TIMEOUT_INTERRUPT2_MASK BIT(31)
- #define BIT_TIMEOUT_INTERRUTP1_MASK BIT(30)
- #define BIT_PSTIMEOUT_MSK BIT(29)
- #define BIT_GTINT4_MSK BIT(28)
- #define BIT_GTINT3_MSK BIT(27)
- #define BIT_TXBCN0ERR_MSK BIT(26)
- #define BIT_TXBCN0OK_MSK BIT(25)
- #define BIT_TSF_BIT32_TOGGLE_MSK BIT(24)
- #define BIT_BCNDMAINT0_MSK BIT(20)
- #define BIT_BCNDERR0_MSK BIT(16)
- #define BIT_HSISR_IND_ON_INT_MSK BIT(15)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_HIMR0 (Offset 0x00B0) */
- #define BIT_BCNDMAINT_E_MSK BIT(14)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_HIMR0 (Offset 0x00B0) */
- #define BIT_HISR3_IND_INT_MSK BIT(14)
- #define BIT_HISR2_IND_INT_MSK BIT(13)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_HIMR0 (Offset 0x00B0) */
- #define BIT_CTWEND_MSK BIT(12)
- #define BIT_HISR1_IND_MSK BIT(11)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_HIMR0 (Offset 0x00B0) */
- #define BIT_HISR1_IND_INT_MSK BIT(11)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_HIMR0 (Offset 0x00B0) */
- #define BIT_C2HCMD_MSK BIT(10)
- #define BIT_CPWM2_MSK BIT(9)
- #define BIT_CPWM_MSK BIT(8)
- #define BIT_HIGHDOK_MSK BIT(7)
- #define BIT_MGTDOK_MSK BIT(6)
- #define BIT_BKDOK_MSK BIT(5)
- #define BIT_BEDOK_MSK BIT(4)
- #define BIT_VIDOK_MSK BIT(3)
- #define BIT_VODOK_MSK BIT(2)
- #define BIT_RDU_MSK BIT(1)
- #define BIT_RXOK_MSK BIT(0)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_HISR0 (Offset 0x00B4) */
- #define BIT_PSTIMEOUT2 BIT(31)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_HISR0 (Offset 0x00B4) */
- #define BIT_TIMEOUT_INTERRUPT2 BIT(31)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_HISR0 (Offset 0x00B4) */
- #define BIT_PSTIMEOUT1 BIT(30)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_HISR0 (Offset 0x00B4) */
- #define BIT_TIMEOUT_INTERRUTP1 BIT(30)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_HISR0 (Offset 0x00B4) */
- #define BIT_PSTIMEOUT BIT(29)
- #define BIT_GTINT4 BIT(28)
- #define BIT_GTINT3 BIT(27)
- #define BIT_TXBCN0ERR BIT(26)
- #define BIT_TXBCN0OK BIT(25)
- #define BIT_TSF_BIT32_TOGGLE BIT(24)
- #define BIT_BCNDMAINT0 BIT(20)
- #define BIT_BCNDERR0 BIT(16)
- #define BIT_HSISR_IND_ON_INT BIT(15)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_HISR0 (Offset 0x00B4) */
- #define BIT_BCNDMAINT_E BIT(14)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_HISR0 (Offset 0x00B4) */
- #define BIT_HISR3_IND_INT BIT(14)
- #define BIT_HISR2_IND_INT BIT(13)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_HISR0 (Offset 0x00B4) */
- #define BIT_CTWEND BIT(12)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_HISR0 (Offset 0x00B4) */
- #define BIT_HISR1_IND_INT BIT(11)
- #define BIT_C2HCMD BIT(10)
- #define BIT_CPWM2 BIT(9)
- #define BIT_CPWM BIT(8)
- #define BIT_HIGHDOK BIT(7)
- #define BIT_MGTDOK BIT(6)
- #define BIT_BKDOK BIT(5)
- #define BIT_BEDOK BIT(4)
- #define BIT_VIDOK BIT(3)
- #define BIT_VODOK BIT(2)
- #define BIT_RDU BIT(1)
- #define BIT_RXOK BIT(0)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_HIMR1 (Offset 0x00B8) */
- #define BIT_BTON_STS_UPDATE_MSK BIT(29)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_HIMR1 (Offset 0x00B8) */
- #define BIT_BTON_STS_UPDATE_MASK BIT(29)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_HIMR1 (Offset 0x00B8) */
- #define BIT_MCU_ERR_MASK BIT(28)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_HIMR1 (Offset 0x00B8) */
- #define BIT_BCNDMAINT7_MSK BIT(27)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_HIMR1 (Offset 0x00B8) */
- #define BIT_BCNDMAINT7__MSK BIT(27)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_HIMR1 (Offset 0x00B8) */
- #define BIT_BCNDMAINT6_MSK BIT(26)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_HIMR1 (Offset 0x00B8) */
- #define BIT_BCNDMAINT6__MSK BIT(26)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_HIMR1 (Offset 0x00B8) */
- #define BIT_BCNDMAINT5_MSK BIT(25)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_HIMR1 (Offset 0x00B8) */
- #define BIT_BCNDMAINT5__MSK BIT(25)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_HIMR1 (Offset 0x00B8) */
- #define BIT_BCNDMAINT4_MSK BIT(24)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_HIMR1 (Offset 0x00B8) */
- #define BIT_BCNDMAINT4__MSK BIT(24)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_HIMR1 (Offset 0x00B8) */
- #define BIT_BCNDMAINT3_MSK BIT(23)
- #define BIT_BCNDMAINT2_MSK BIT(22)
- #define BIT_BCNDMAINT1_MSK BIT(21)
- #define BIT_BCNDERR7_MSK BIT(20)
- #define BIT_BCNDERR6_MSK BIT(19)
- #define BIT_BCNDERR5_MSK BIT(18)
- #define BIT_BCNDERR4_MSK BIT(17)
- #define BIT_BCNDERR3_MSK BIT(16)
- #define BIT_BCNDERR2_MSK BIT(15)
- #define BIT_BCNDERR1_MSK BIT(14)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_HIMR1 (Offset 0x00B8) */
- #define BIT_ATIMEND_E_MSK BIT(13)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_HIMR1 (Offset 0x00B8) */
- #define BIT_ATIMEND_MSK BIT(12)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_HIMR1 (Offset 0x00B8) */
- #define BIT_ATIMEND__MSK BIT(12)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_HIMR1 (Offset 0x00B8) */
- #define BIT_TXERR_MSK BIT(11)
- #define BIT_RXERR_MSK BIT(10)
- #define BIT_TXFOVW_MSK BIT(9)
- #define BIT_FOVW_MSK BIT(8)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_HIMR1 (Offset 0x00B8) */
- #define BIT_LD_B12V_EN_V1 BIT(7)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_HIMR1 (Offset 0x00B8) */
- #define BIT_CPU_MGQ_TXDONE_MSK BIT(5)
- #define BIT_PS_TIMER_C_MSK BIT(4)
- #define BIT_PS_TIMER_B_MSK BIT(3)
- #define BIT_PS_TIMER_A_MSK BIT(2)
- #define BIT_CPUMGQ_TX_TIMER_MSK BIT(1)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_HISR1 (Offset 0x00BC) */
- #define BIT_BTON_STS_UPDATE_INT BIT(29)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_HISR1 (Offset 0x00BC) */
- #define BIT_MCU_ERR BIT(28)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_HISR1 (Offset 0x00BC) */
- #define BIT_BCNDMAINT7 BIT(27)
- #define BIT_BCNDMAINT6 BIT(26)
- #define BIT_BCNDMAINT5 BIT(25)
- #define BIT_BCNDMAINT4 BIT(24)
- #define BIT_BCNDMAINT3 BIT(23)
- #define BIT_BCNDMAINT2 BIT(22)
- #define BIT_BCNDMAINT1 BIT(21)
- #define BIT_BCNDERR7 BIT(20)
- #define BIT_BCNDERR6 BIT(19)
- #define BIT_BCNDERR5 BIT(18)
- #define BIT_BCNDERR4 BIT(17)
- #define BIT_BCNDERR3 BIT(16)
- #define BIT_BCNDERR2 BIT(15)
- #define BIT_BCNDERR1 BIT(14)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_HISR1 (Offset 0x00BC) */
- #define BIT_ATIMEND_E BIT(13)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_HISR1 (Offset 0x00BC) */
- #define BIT_ATIMEND BIT(12)
- #define BIT_TXERR_INT BIT(11)
- #define BIT_RXERR_INT BIT(10)
- #define BIT_TXFOVW BIT(9)
- #define BIT_FOVW BIT(8)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_HISR1 (Offset 0x00BC) */
- #define BIT_CPU_MGQ_TXDONE BIT(5)
- #define BIT_PS_TIMER_C BIT(4)
- #define BIT_PS_TIMER_B BIT(3)
- #define BIT_PS_TIMER_A BIT(2)
- #define BIT_CPUMGQ_TX_TIMER BIT(1)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_SDIO_ERR_RPT (Offset 0x102500C0) */
- #define BIT_HR_FF_OVF BIT(6)
- #define BIT_HR_FF_UDN BIT(5)
- #define BIT_TXDMA_BUSY_ERR BIT(4)
- #define BIT_TXDMA_VLD_ERR BIT(3)
- #define BIT_QSEL_UNKNOWN_ERR BIT(2)
- #define BIT_QSEL_MIS_ERR BIT(1)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_DBG_PORT_SEL (Offset 0x00C0) */
- #define BIT_SHIFT_DEBUG_ST 0
- #define BIT_MASK_DEBUG_ST 0xffffffffL
- #define BIT_DEBUG_ST(x) (((x) & BIT_MASK_DEBUG_ST) << BIT_SHIFT_DEBUG_ST)
- #define BIT_GET_DEBUG_ST(x) (((x) >> BIT_SHIFT_DEBUG_ST) & BIT_MASK_DEBUG_ST)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_SDIO_ERR_RPT (Offset 0x102500C0) */
- #define BIT_SDIO_OVERRD_ERR BIT(0)
- /* 2 REG_SDIO_CMD_ERRCNT (Offset 0x102500C1) */
- #define BIT_SHIFT_CMD_CRC_ERR_CNT 0
- #define BIT_MASK_CMD_CRC_ERR_CNT 0xff
- #define BIT_CMD_CRC_ERR_CNT(x) (((x) & BIT_MASK_CMD_CRC_ERR_CNT) << BIT_SHIFT_CMD_CRC_ERR_CNT)
- #define BIT_GET_CMD_CRC_ERR_CNT(x) (((x) >> BIT_SHIFT_CMD_CRC_ERR_CNT) & BIT_MASK_CMD_CRC_ERR_CNT)
- /* 2 REG_SDIO_DATA_ERRCNT (Offset 0x102500C2) */
- #define BIT_SHIFT_DATA_CRC_ERR_CNT 0
- #define BIT_MASK_DATA_CRC_ERR_CNT 0xff
- #define BIT_DATA_CRC_ERR_CNT(x) (((x) & BIT_MASK_DATA_CRC_ERR_CNT) << BIT_SHIFT_DATA_CRC_ERR_CNT)
- #define BIT_GET_DATA_CRC_ERR_CNT(x) (((x) >> BIT_SHIFT_DATA_CRC_ERR_CNT) & BIT_MASK_DATA_CRC_ERR_CNT)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_PAD_CTRL2 (Offset 0x00C4) */
- #define BIT_MAC_SOP BIT(25)
- #define BIT_LDO11_ST_EXT BIT(24)
- #define BIT_ANTSELB_S2 BIT(23)
- #define BIT_ANTSELB_S1 BIT(22)
- #define BIT_ANTSEL_S3 BIT(21)
- #define BIT_ANTSEL_S2 BIT(20)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_PAD_CTRL2 (Offset 0x00C4) */
- #define BIT_USB3_USB2_TRANSITION BIT(20)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_PAD_CTRL2 (Offset 0x00C4) */
- #define BIT_ANTSEL_S1 BIT(19)
- #define BIT_FCSN_PU BIT(18)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_PAD_CTRL2 (Offset 0x00C4) */
- #define BIT_SHIFT_USB23_SW_MODE_V1 18
- #define BIT_MASK_USB23_SW_MODE_V1 0x3
- #define BIT_USB23_SW_MODE_V1(x) (((x) & BIT_MASK_USB23_SW_MODE_V1) << BIT_SHIFT_USB23_SW_MODE_V1)
- #define BIT_GET_USB23_SW_MODE_V1(x) (((x) >> BIT_SHIFT_USB23_SW_MODE_V1) & BIT_MASK_USB23_SW_MODE_V1)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_PAD_CTRL2 (Offset 0x00C4) */
- #define BIT_KEEP_PAD BIT(17)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_PAD_CTRL2 (Offset 0x00C4) */
- #define BIT_NO_PDN_CHIPOFF_V1 BIT(17)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_PAD_CTRL2 (Offset 0x00C4) */
- #define BIT_PAD_ALD_SKP BIT(16)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_PAD_CTRL2 (Offset 0x00C4) */
- #define BIT_RSM_EN_V1 BIT(16)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_PAD_CTRL2 (Offset 0x00C4) */
- #define BIT_PAD_A_ANTSEL_E BIT(11)
- #define BIT_PAD_A_ANTSELB_E BIT(10)
- #define BIT_PAD_A_ANTSEL_O BIT(9)
- #define BIT_PAD_A_ANTSELB_O BIT(8)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_PAD_CTRL2 (Offset 0x00C4) */
- #define BIT_LD_B12V_EN BIT(7)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_PAD_CTRL2 (Offset 0x00C4) */
- #define BIT_B15V_EN BIT(7)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_PAD_CTRL2 (Offset 0x00C4) */
- #define BIT_EESK_IOSEL BIT(6)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_PAD_CTRL2 (Offset 0x00C4) */
- #define BIT_EECS_IOSEL_V1 BIT(6)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_PAD_CTRL2 (Offset 0x00C4) */
- #define BIT_EESK_DATA_O BIT(5)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_PAD_CTRL2 (Offset 0x00C4) */
- #define BIT_EECS_DATA_O_V1 BIT(5)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_PAD_CTRL2 (Offset 0x00C4) */
- #define BIT_EESK_DATA_I BIT(4)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_PAD_CTRL2 (Offset 0x00C4) */
- #define BIT_EECS_DATA_I_V1 BIT(4)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_PAD_CTRL2 (Offset 0x00C4) */
- #define BIT_EECS_IOSEL BIT(2)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_PAD_CTRL2 (Offset 0x00C4) */
- #define BIT_EESK_IOSEL_V1 BIT(2)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_PAD_CTRL2 (Offset 0x00C4) */
- #define BIT_EECS_DATA_O BIT(1)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_PAD_CTRL2 (Offset 0x00C4) */
- #define BIT_EESK_DATA_O_V1 BIT(1)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_PAD_CTRL2 (Offset 0x00C4) */
- #define BIT_EECS_DATA_I BIT(0)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_PAD_CTRL2 (Offset 0x00C4) */
- #define BIT_EESK_DATA_I_V1 BIT(0)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_SDIO_CMD_ERR_CONTENT (Offset 0x102500C4) */
- #define BIT_SHIFT_SDIO_CMD_ERR_CONTENT 0
- #define BIT_MASK_SDIO_CMD_ERR_CONTENT 0xffffffffffL
- #define BIT_SDIO_CMD_ERR_CONTENT(x) (((x) & BIT_MASK_SDIO_CMD_ERR_CONTENT) << BIT_SHIFT_SDIO_CMD_ERR_CONTENT)
- #define BIT_GET_SDIO_CMD_ERR_CONTENT(x) (((x) >> BIT_SHIFT_SDIO_CMD_ERR_CONTENT) & BIT_MASK_SDIO_CMD_ERR_CONTENT)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_MEM_RMC (Offset 0x00C8) */
- #define BIT_MEM_RMV_SIGN BIT(31)
- #define BIT_MEM_RMV_2PRF1 BIT(29)
- #define BIT_MEM_RMV_2PRF0 BIT(28)
- #define BIT_MEM_RMV_1PRF1 BIT(27)
- #define BIT_MEM_RMV_1PRF0 BIT(26)
- #define BIT_MEM_RMV_1PSR BIT(25)
- #define BIT_MEM_RMV_ROM BIT(24)
- #define BIT_SHIFT_MEM_RME_WL_V2 4
- #define BIT_MASK_MEM_RME_WL_V2 0x3f
- #define BIT_MEM_RME_WL_V2(x) (((x) & BIT_MASK_MEM_RME_WL_V2) << BIT_SHIFT_MEM_RME_WL_V2)
- #define BIT_GET_MEM_RME_WL_V2(x) (((x) >> BIT_SHIFT_MEM_RME_WL_V2) & BIT_MASK_MEM_RME_WL_V2)
- #define BIT_SHIFT_MEM_RME_HCI_V2 0
- #define BIT_MASK_MEM_RME_HCI_V2 0x1f
- #define BIT_MEM_RME_HCI_V2(x) (((x) & BIT_MASK_MEM_RME_HCI_V2) << BIT_SHIFT_MEM_RME_HCI_V2)
- #define BIT_GET_MEM_RME_HCI_V2(x) (((x) >> BIT_SHIFT_MEM_RME_HCI_V2) & BIT_MASK_MEM_RME_HCI_V2)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_SDIO_CRC_ERR_IDX (Offset 0x102500C9) */
- #define BIT_D3_CRC_ERR BIT(4)
- #define BIT_D2_CRC_ERR BIT(3)
- #define BIT_D1_CRC_ERR BIT(2)
- #define BIT_D0_CRC_ERR BIT(1)
- #define BIT_CMD_CRC_ERR BIT(0)
- /* 2 REG_SDIO_DATA_CRC (Offset 0x102500CA) */
- #define BIT_SHIFT_SDIO_DATA_CRC 0
- #define BIT_MASK_SDIO_DATA_CRC 0xff
- #define BIT_SDIO_DATA_CRC(x) (((x) & BIT_MASK_SDIO_DATA_CRC) << BIT_SHIFT_SDIO_DATA_CRC)
- #define BIT_GET_SDIO_DATA_CRC(x) (((x) >> BIT_SHIFT_SDIO_DATA_CRC) & BIT_MASK_SDIO_DATA_CRC)
- /* 2 REG_SDIO_DATA_REPLY_TIME (Offset 0x102500CB) */
- #define BIT_SHIFT_SDIO_DATA_REPLY_TIME 0
- #define BIT_MASK_SDIO_DATA_REPLY_TIME 0x7
- #define BIT_SDIO_DATA_REPLY_TIME(x) (((x) & BIT_MASK_SDIO_DATA_REPLY_TIME) << BIT_SHIFT_SDIO_DATA_REPLY_TIME)
- #define BIT_GET_SDIO_DATA_REPLY_TIME(x) (((x) >> BIT_SHIFT_SDIO_DATA_REPLY_TIME) & BIT_MASK_SDIO_DATA_REPLY_TIME)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_PMC_DBG_CTRL2 (Offset 0x00CC) */
- #define BIT_SHIFT_EFUSE_BURN_GNT 24
- #define BIT_MASK_EFUSE_BURN_GNT 0xff
- #define BIT_EFUSE_BURN_GNT(x) (((x) & BIT_MASK_EFUSE_BURN_GNT) << BIT_SHIFT_EFUSE_BURN_GNT)
- #define BIT_GET_EFUSE_BURN_GNT(x) (((x) >> BIT_SHIFT_EFUSE_BURN_GNT) & BIT_MASK_EFUSE_BURN_GNT)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_PMC_DBG_CTRL2 (Offset 0x00CC) */
- #define BIT_SHIFT_EFUSE_PG_PWD 24
- #define BIT_MASK_EFUSE_PG_PWD 0xff
- #define BIT_EFUSE_PG_PWD(x) (((x) & BIT_MASK_EFUSE_PG_PWD) << BIT_SHIFT_EFUSE_PG_PWD)
- #define BIT_GET_EFUSE_PG_PWD(x) (((x) >> BIT_SHIFT_EFUSE_PG_PWD) & BIT_MASK_EFUSE_PG_PWD)
- #define BIT_DBG_READ_EN BIT(16)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_PMC_DBG_CTRL2 (Offset 0x00CC) */
- #define BIT_STOP_WL_PMC BIT(9)
- #define BIT_STOP_SYM_PMC BIT(8)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_PMC_DBG_CTRL2 (Offset 0x00CC) */
- #define BIT_SHIFT_EDATA1_V1 8
- #define BIT_MASK_EDATA1_V1 0xff
- #define BIT_EDATA1_V1(x) (((x) & BIT_MASK_EDATA1_V1) << BIT_SHIFT_EDATA1_V1)
- #define BIT_GET_EDATA1_V1(x) (((x) >> BIT_SHIFT_EDATA1_V1) & BIT_MASK_EDATA1_V1)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT)
- /* 2 REG_PMC_DBG_CTRL2 (Offset 0x00CC) */
- #define BIT_BT_ACCESS_WL_PAGE0 BIT(6)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_PMC_DBG_CTRL2 (Offset 0x00CC) */
- #define BIT_REG_RST_WLPMC BIT(5)
- #define BIT_REG_RST_PD12N BIT(4)
- #define BIT_SYSON_DIS_WLREG_WRMSK BIT(3)
- #define BIT_SYSON_DIS_PMCREG_WRMSK BIT(2)
- #define BIT_SHIFT_SYSON_REG_ARB 0
- #define BIT_MASK_SYSON_REG_ARB 0x3
- #define BIT_SYSON_REG_ARB(x) (((x) & BIT_MASK_SYSON_REG_ARB) << BIT_SHIFT_SYSON_REG_ARB)
- #define BIT_GET_SYSON_REG_ARB(x) (((x) >> BIT_SHIFT_SYSON_REG_ARB) & BIT_MASK_SYSON_REG_ARB)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_PMC_DBG_CTRL2 (Offset 0x00CC) */
- #define BIT_SHIFT_EDATA0_V1 0
- #define BIT_MASK_EDATA0_V1 0xff
- #define BIT_EDATA0_V1(x) (((x) & BIT_MASK_EDATA0_V1) << BIT_SHIFT_EDATA0_V1)
- #define BIT_GET_EDATA0_V1(x) (((x) >> BIT_SHIFT_EDATA0_V1) & BIT_MASK_EDATA0_V1)
- /* 2 REG_BIST_CTRL (Offset 0x00D0) */
- #define BIT_SCAN_PLL_BYPASS BIT(30)
- #define BIT_DRF_BIST_FAIL_V1 BIT(28)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_BIST_CTRL (Offset 0x00D0) */
- #define BIT_BIST_USB_DIS BIT(27)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_BIST_CTRL (Offset 0x00D0) */
- #define BIT_DRF_BIST_READY_V1 BIT(27)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_BIST_CTRL (Offset 0x00D0) */
- #define BIT_BIST_PCI_DIS BIT(26)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_BIST_CTRL (Offset 0x00D0) */
- #define BIT_BIST_FAIL_V1 BIT(26)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_BIST_CTRL (Offset 0x00D0) */
- #define BIT_BIST_BT_DIS BIT(25)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_BIST_CTRL (Offset 0x00D0) */
- #define BIT_BIST_READY_V1 BIT(25)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_BIST_CTRL (Offset 0x00D0) */
- #define BIT_BIST_WL_DIS BIT(24)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_BIST_CTRL (Offset 0x00D0) */
- #define BIT_BIST_START_PAUSE_V1 BIT(24)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_BIST_CTRL (Offset 0x00D0) */
- #define BIT_SHIFT_BIST_RPT_SEL 16
- #define BIT_MASK_BIST_RPT_SEL 0xf
- #define BIT_BIST_RPT_SEL(x) (((x) & BIT_MASK_BIST_RPT_SEL) << BIT_SHIFT_BIST_RPT_SEL)
- #define BIT_GET_BIST_RPT_SEL(x) (((x) >> BIT_SHIFT_BIST_RPT_SEL) & BIT_MASK_BIST_RPT_SEL)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_BIST_CTRL (Offset 0x00D0) */
- #define BIT_SHIFT_MBIST_RSTNI 8
- #define BIT_MASK_MBIST_RSTNI 0x3ff
- #define BIT_MBIST_RSTNI(x) (((x) & BIT_MASK_MBIST_RSTNI) << BIT_SHIFT_MBIST_RSTNI)
- #define BIT_GET_MBIST_RSTNI(x) (((x) >> BIT_SHIFT_MBIST_RSTNI) & BIT_MASK_MBIST_RSTNI)
- #define BIT_BIST_RESUME_PS_V1 BIT(5)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_BIST_CTRL (Offset 0x00D0) */
- #define BIT_BIST_RESUME_PS BIT(4)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_BIST_CTRL (Offset 0x00D0) */
- #define BIT_BIST_RESUME_V1 BIT(4)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_BIST_CTRL (Offset 0x00D0) */
- #define BIT_BIST_RESUME BIT(3)
- #define BIT_BIST_NORMAL BIT(2)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_BIST_CTRL (Offset 0x00D0) */
- #define BIT_SHIFT_BIST_MODE 2
- #define BIT_MASK_BIST_MODE 0x3
- #define BIT_BIST_MODE(x) (((x) & BIT_MASK_BIST_MODE) << BIT_SHIFT_BIST_MODE)
- #define BIT_GET_BIST_MODE(x) (((x) >> BIT_SHIFT_BIST_MODE) & BIT_MASK_BIST_MODE)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_BIST_CTRL (Offset 0x00D0) */
- #define BIT_BIST_RSTN BIT(1)
- #define BIT_BIST_CLK_EN BIT(0)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_BIST_RPT (Offset 0x00D4) */
- #define BIT_SHIFT_MBIST_REPORT 0
- #define BIT_MASK_MBIST_REPORT 0xffffffffL
- #define BIT_MBIST_REPORT(x) (((x) & BIT_MASK_MBIST_REPORT) << BIT_SHIFT_MBIST_REPORT)
- #define BIT_GET_MBIST_REPORT(x) (((x) >> BIT_SHIFT_MBIST_REPORT) & BIT_MASK_MBIST_REPORT)
- #endif
- #if (HALMAC_8192E_SUPPORT)
- /* 2 REG_MEM_CTRL (Offset 0x00D8) */
- #define BIT_RMV_SIGN BIT(31)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_MEM_CTRL (Offset 0x00D8) */
- #define BIT_UMEM_RME BIT(31)
- #endif
- #if (HALMAC_8192E_SUPPORT)
- /* 2 REG_MEM_CTRL (Offset 0x00D8) */
- #define BIT_RMV_2PRF1 BIT(29)
- #define BIT_RMV_2PRF0 BIT(28)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_MEM_CTRL (Offset 0x00D8) */
- #define BIT_SHIFT_BT_SPRAM 28
- #define BIT_MASK_BT_SPRAM 0x3
- #define BIT_BT_SPRAM(x) (((x) & BIT_MASK_BT_SPRAM) << BIT_SHIFT_BT_SPRAM)
- #define BIT_GET_BT_SPRAM(x) (((x) >> BIT_SHIFT_BT_SPRAM) & BIT_MASK_BT_SPRAM)
- #endif
- #if (HALMAC_8192E_SUPPORT)
- /* 2 REG_MEM_CTRL (Offset 0x00D8) */
- #define BIT_RMV_1PRF1 BIT(27)
- #define BIT_RMV_1PRF0 BIT(26)
- #define BIT_RMV_1PSR BIT(25)
- #define BIT_RMV_ROM BIT(24)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_MEM_CTRL (Offset 0x00D8) */
- #define BIT_SHIFT_BT_ROM 24
- #define BIT_MASK_BT_ROM 0xf
- #define BIT_BT_ROM(x) (((x) & BIT_MASK_BT_ROM) << BIT_SHIFT_BT_ROM)
- #define BIT_GET_BT_ROM(x) (((x) >> BIT_SHIFT_BT_ROM) & BIT_MASK_BT_ROM)
- #define BIT_SHIFT_PCI_DPRAM 10
- #define BIT_MASK_PCI_DPRAM 0x3
- #define BIT_PCI_DPRAM(x) (((x) & BIT_MASK_PCI_DPRAM) << BIT_SHIFT_PCI_DPRAM)
- #define BIT_GET_PCI_DPRAM(x) (((x) >> BIT_SHIFT_PCI_DPRAM) & BIT_MASK_PCI_DPRAM)
- #endif
- #if (HALMAC_8192E_SUPPORT)
- /* 2 REG_MEM_CTRL (Offset 0x00D8) */
- #define BIT_SHIFT_MEM_RME_BT 8
- #define BIT_MASK_MEM_RME_BT 0xf
- #define BIT_MEM_RME_BT(x) (((x) & BIT_MASK_MEM_RME_BT) << BIT_SHIFT_MEM_RME_BT)
- #define BIT_GET_MEM_RME_BT(x) (((x) >> BIT_SHIFT_MEM_RME_BT) & BIT_MASK_MEM_RME_BT)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_MEM_CTRL (Offset 0x00D8) */
- #define BIT_SHIFT_PCI_SPRAM 8
- #define BIT_MASK_PCI_SPRAM 0x3
- #define BIT_PCI_SPRAM(x) (((x) & BIT_MASK_PCI_SPRAM) << BIT_SHIFT_PCI_SPRAM)
- #define BIT_GET_PCI_SPRAM(x) (((x) >> BIT_SHIFT_PCI_SPRAM) & BIT_MASK_PCI_SPRAM)
- #define BIT_SHIFT_USB_SPRAM 6
- #define BIT_MASK_USB_SPRAM 0x3
- #define BIT_USB_SPRAM(x) (((x) & BIT_MASK_USB_SPRAM) << BIT_SHIFT_USB_SPRAM)
- #define BIT_GET_USB_SPRAM(x) (((x) >> BIT_SHIFT_USB_SPRAM) & BIT_MASK_USB_SPRAM)
- #endif
- #if (HALMAC_8192E_SUPPORT)
- /* 2 REG_MEM_CTRL (Offset 0x00D8) */
- #define BIT_SHIFT_MEM_RME_WL 4
- #define BIT_MASK_MEM_RME_WL 0xf
- #define BIT_MEM_RME_WL(x) (((x) & BIT_MASK_MEM_RME_WL) << BIT_SHIFT_MEM_RME_WL)
- #define BIT_GET_MEM_RME_WL(x) (((x) >> BIT_SHIFT_MEM_RME_WL) & BIT_MASK_MEM_RME_WL)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_MEM_CTRL (Offset 0x00D8) */
- #define BIT_SHIFT_USB_SPRF 4
- #define BIT_MASK_USB_SPRF 0x3
- #define BIT_USB_SPRF(x) (((x) & BIT_MASK_USB_SPRF) << BIT_SHIFT_USB_SPRF)
- #define BIT_GET_USB_SPRF(x) (((x) >> BIT_SHIFT_USB_SPRF) & BIT_MASK_USB_SPRF)
- #endif
- #if (HALMAC_8192E_SUPPORT)
- /* 2 REG_MEM_CTRL (Offset 0x00D8) */
- #define BIT_SHIFT_MEM_RME_HCI 0
- #define BIT_MASK_MEM_RME_HCI 0xf
- #define BIT_MEM_RME_HCI(x) (((x) & BIT_MASK_MEM_RME_HCI) << BIT_SHIFT_MEM_RME_HCI)
- #define BIT_GET_MEM_RME_HCI(x) (((x) >> BIT_SHIFT_MEM_RME_HCI) & BIT_MASK_MEM_RME_HCI)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_MEM_CTRL (Offset 0x00D8) */
- #define BIT_SHIFT_MCU_ROM 0
- #define BIT_MASK_MCU_ROM 0xf
- #define BIT_MCU_ROM(x) (((x) & BIT_MASK_MCU_ROM) << BIT_SHIFT_MCU_ROM)
- #define BIT_GET_MCU_ROM(x) (((x) >> BIT_SHIFT_MCU_ROM) & BIT_MASK_MCU_ROM)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_MEM_CTRL (Offset 0x00D8) */
- #define BIT_SHIFT_BIST_ROM 0
- #define BIT_MASK_BIST_ROM 0xffffffffL
- #define BIT_BIST_ROM(x) (((x) & BIT_MASK_BIST_ROM) << BIT_SHIFT_BIST_ROM)
- #define BIT_GET_BIST_ROM(x) (((x) >> BIT_SHIFT_BIST_ROM) & BIT_MASK_BIST_ROM)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_AFE_CTRL8 (Offset 0x00DC) */
- #define BIT_SHIFT_BB_DBG_SEL_AFE_SDM_V4 26
- #define BIT_MASK_BB_DBG_SEL_AFE_SDM_V4 0x7
- #define BIT_BB_DBG_SEL_AFE_SDM_V4(x) (((x) & BIT_MASK_BB_DBG_SEL_AFE_SDM_V4) << BIT_SHIFT_BB_DBG_SEL_AFE_SDM_V4)
- #define BIT_GET_BB_DBG_SEL_AFE_SDM_V4(x) (((x) >> BIT_SHIFT_BB_DBG_SEL_AFE_SDM_V4) & BIT_MASK_BB_DBG_SEL_AFE_SDM_V4)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_AFE_CTRL8 (Offset 0x00DC) */
- #define BIT_SYN_AGPIO BIT(20)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_AFE_CTRL8 (Offset 0x00DC) */
- #define BIT_XTAL_LP BIT(4)
- #define BIT_XTAL_GM_SEP BIT(3)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_AFE_CTRL8 (Offset 0x00DC) */
- #define BIT_SHIFT_XTAL_SEL_TOK_V2 0
- #define BIT_MASK_XTAL_SEL_TOK_V2 0x7
- #define BIT_XTAL_SEL_TOK_V2(x) (((x) & BIT_MASK_XTAL_SEL_TOK_V2) << BIT_SHIFT_XTAL_SEL_TOK_V2)
- #define BIT_GET_XTAL_SEL_TOK_V2(x) (((x) >> BIT_SHIFT_XTAL_SEL_TOK_V2) & BIT_MASK_XTAL_SEL_TOK_V2)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_WLAN_DBG (Offset 0x00DC) */
- #define BIT_SHIFT_WLAN_DBG 0
- #define BIT_MASK_WLAN_DBG 0xffffffffL
- #define BIT_WLAN_DBG(x) (((x) & BIT_MASK_WLAN_DBG) << BIT_SHIFT_WLAN_DBG)
- #define BIT_GET_WLAN_DBG(x) (((x) >> BIT_SHIFT_WLAN_DBG) & BIT_MASK_WLAN_DBG)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_AFE_CTRL8 (Offset 0x00DC) */
- #define BIT_SHIFT_XTAL_SEL_TOK 0
- #define BIT_MASK_XTAL_SEL_TOK 0x7
- #define BIT_XTAL_SEL_TOK(x) (((x) & BIT_MASK_XTAL_SEL_TOK) << BIT_SHIFT_XTAL_SEL_TOK)
- #define BIT_GET_XTAL_SEL_TOK(x) (((x) >> BIT_SHIFT_XTAL_SEL_TOK) & BIT_MASK_XTAL_SEL_TOK)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_USB_SIE_INTF (Offset 0x00E0) */
- #define BIT_RD_SEL BIT(31)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_USB_SIE_INTF (Offset 0x00E0) */
- #define BIT_CPU_REG_SEL BIT(31)
- #define BIT_USB3_REG_SEL BIT(30)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_USB_SIE_INTF (Offset 0x00E0) */
- #define BIT_USB_SIE_INTF_WE_V1 BIT(30)
- #define BIT_USB_SIE_INTF_BYIOREG_V1 BIT(29)
- #define BIT_USB_SIE_SELECT BIT(28)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_USB_SIE_INTF (Offset 0x00E0) */
- #define BIT_USB_SIE_INTF_WE BIT(25)
- #define BIT_USB_SIE_INTF_BYIOREG BIT(24)
- #define BIT_SHIFT_USB_SIE_INTF_ADDR 16
- #define BIT_MASK_USB_SIE_INTF_ADDR 0xff
- #define BIT_USB_SIE_INTF_ADDR(x) (((x) & BIT_MASK_USB_SIE_INTF_ADDR) << BIT_SHIFT_USB_SIE_INTF_ADDR)
- #define BIT_GET_USB_SIE_INTF_ADDR(x) (((x) >> BIT_SHIFT_USB_SIE_INTF_ADDR) & BIT_MASK_USB_SIE_INTF_ADDR)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_USB_SIE_INTF (Offset 0x00E0) */
- #define BIT_SHIFT_USB_SIE_INTF_ADDR_V1 16
- #define BIT_MASK_USB_SIE_INTF_ADDR_V1 0x1ff
- #define BIT_USB_SIE_INTF_ADDR_V1(x) (((x) & BIT_MASK_USB_SIE_INTF_ADDR_V1) << BIT_SHIFT_USB_SIE_INTF_ADDR_V1)
- #define BIT_GET_USB_SIE_INTF_ADDR_V1(x) (((x) >> BIT_SHIFT_USB_SIE_INTF_ADDR_V1) & BIT_MASK_USB_SIE_INTF_ADDR_V1)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_USB_SIE_INTF (Offset 0x00E0) */
- #define BIT_SHIFT_USB_SIE_INTF_RD 8
- #define BIT_MASK_USB_SIE_INTF_RD 0xff
- #define BIT_USB_SIE_INTF_RD(x) (((x) & BIT_MASK_USB_SIE_INTF_RD) << BIT_SHIFT_USB_SIE_INTF_RD)
- #define BIT_GET_USB_SIE_INTF_RD(x) (((x) >> BIT_SHIFT_USB_SIE_INTF_RD) & BIT_MASK_USB_SIE_INTF_RD)
- #define BIT_SHIFT_USB_SIE_INTF_WD 0
- #define BIT_MASK_USB_SIE_INTF_WD 0xff
- #define BIT_USB_SIE_INTF_WD(x) (((x) & BIT_MASK_USB_SIE_INTF_WD) << BIT_SHIFT_USB_SIE_INTF_WD)
- #define BIT_GET_USB_SIE_INTF_WD(x) (((x) >> BIT_SHIFT_USB_SIE_INTF_WD) & BIT_MASK_USB_SIE_INTF_WD)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_PCIE_MIO_INTF (Offset 0x00E4) */
- #define BIT_PCIE_MIO_EXIT_L1 BIT(19)
- #define BIT_PCIE_MIO_EXT BIT(18)
- #define BIT_PCIE_MIO_ACK BIT(17)
- #define BIT_PCIE_MIO_IOREG BIT(16)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_PCIE_MIO_INTF (Offset 0x00E4) */
- #define BIT_PCIE_MIO_BYIOREG BIT(13)
- #define BIT_PCIE_MIO_RE BIT(12)
- #define BIT_SHIFT_PCIE_MIO_WE 8
- #define BIT_MASK_PCIE_MIO_WE 0xf
- #define BIT_PCIE_MIO_WE(x) (((x) & BIT_MASK_PCIE_MIO_WE) << BIT_SHIFT_PCIE_MIO_WE)
- #define BIT_GET_PCIE_MIO_WE(x) (((x) >> BIT_SHIFT_PCIE_MIO_WE) & BIT_MASK_PCIE_MIO_WE)
- #define BIT_SHIFT_PCIE_MIO_ADDR 0
- #define BIT_MASK_PCIE_MIO_ADDR 0xff
- #define BIT_PCIE_MIO_ADDR(x) (((x) & BIT_MASK_PCIE_MIO_ADDR) << BIT_SHIFT_PCIE_MIO_ADDR)
- #define BIT_GET_PCIE_MIO_ADDR(x) (((x) >> BIT_SHIFT_PCIE_MIO_ADDR) & BIT_MASK_PCIE_MIO_ADDR)
- /* 2 REG_PCIE_MIO_INTD (Offset 0x00E8) */
- #define BIT_SHIFT_PCIE_MIO_DATA 0
- #define BIT_MASK_PCIE_MIO_DATA 0xffffffffL
- #define BIT_PCIE_MIO_DATA(x) (((x) & BIT_MASK_PCIE_MIO_DATA) << BIT_SHIFT_PCIE_MIO_DATA)
- #define BIT_GET_PCIE_MIO_DATA(x) (((x) >> BIT_SHIFT_PCIE_MIO_DATA) & BIT_MASK_PCIE_MIO_DATA)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_HPON_FSM (Offset 0x00EC) */
- #define BIT_SUSPEND_V1 BIT(31)
- #define BIT_FSM_RESUME_V1 BIT(30)
- #define BIT_HOST_RESUME_SYNC_V1 BIT(29)
- #define BIT_CHIP_PDNB_V1 BIT(28)
- #define BIT_SHIFT_FSM_SUSPEND_V1 25
- #define BIT_MASK_FSM_SUSPEND_V1 0x7
- #define BIT_FSM_SUSPEND_V1(x) (((x) & BIT_MASK_FSM_SUSPEND_V1) << BIT_SHIFT_FSM_SUSPEND_V1)
- #define BIT_GET_FSM_SUSPEND_V1(x) (((x) >> BIT_SHIFT_FSM_SUSPEND_V1) & BIT_MASK_FSM_SUSPEND_V1)
- #define BIT_PMC_ALD_V1 BIT(24)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_WLRF1 (Offset 0x00EC) */
- #define BIT_SHIFT_WLRF1_CTRL 24
- #define BIT_MASK_WLRF1_CTRL 0xff
- #define BIT_WLRF1_CTRL(x) (((x) & BIT_MASK_WLRF1_CTRL) << BIT_SHIFT_WLRF1_CTRL)
- #define BIT_GET_WLRF1_CTRL(x) (((x) >> BIT_SHIFT_WLRF1_CTRL) & BIT_MASK_WLRF1_CTRL)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_HPON_FSM (Offset 0x00EC) */
- #define BIT_SHIFT_HCI_SEL_1 22
- #define BIT_MASK_HCI_SEL_1 0x3
- #define BIT_HCI_SEL_1(x) (((x) & BIT_MASK_HCI_SEL_1) << BIT_SHIFT_HCI_SEL_1)
- #define BIT_GET_HCI_SEL_1(x) (((x) >> BIT_SHIFT_HCI_SEL_1) & BIT_MASK_HCI_SEL_1)
- #define BIT_LOAD_DONE_V1 BIT(21)
- #define BIT_CNT_MATCH BIT(20)
- #define BIT_TIMEUP_V1 BIT(19)
- #define BIT_SPS_12V_VLD BIT(18)
- #define BIT_PCIERST_V1 BIT(17)
- #define BIT_HOST_CLK_VLD BIT(16)
- #define BIT_PMC_WR_V1 BIT(15)
- #define BIT_PMC_DATA_V1 BIT(14)
- #define BIT_SHIFT_PMC_ADDR_V1 8
- #define BIT_MASK_PMC_ADDR_V1 0x3f
- #define BIT_PMC_ADDR_V1(x) (((x) & BIT_MASK_PMC_ADDR_V1) << BIT_SHIFT_PMC_ADDR_V1)
- #define BIT_GET_PMC_ADDR_V1(x) (((x) >> BIT_SHIFT_PMC_ADDR_V1) & BIT_MASK_PMC_ADDR_V1)
- #define BIT_PMC_COUNT_EN_V1 BIT(7)
- #define BIT_SHIFT_FSM_STATE_V1 0
- #define BIT_MASK_FSM_STATE_V1 0x7f
- #define BIT_FSM_STATE_V1(x) (((x) & BIT_MASK_FSM_STATE_V1) << BIT_SHIFT_FSM_STATE_V1)
- #define BIT_GET_FSM_STATE_V1(x) (((x) >> BIT_SHIFT_FSM_STATE_V1) & BIT_MASK_FSM_STATE_V1)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_SYS_CFG1 (Offset 0x00F0) */
- #define BIT_SHIFT_TRP_ICFG 28
- #define BIT_MASK_TRP_ICFG 0xf
- #define BIT_TRP_ICFG(x) (((x) & BIT_MASK_TRP_ICFG) << BIT_SHIFT_TRP_ICFG)
- #define BIT_GET_TRP_ICFG(x) (((x) >> BIT_SHIFT_TRP_ICFG) & BIT_MASK_TRP_ICFG)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_SYS_CFG1 (Offset 0x00F0) */
- #define BIT_RF_TYPE_ID BIT(27)
- #define BIT_BD_HCI_SEL BIT(26)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_SYS_CFG1 (Offset 0x00F0) */
- #define BIT_SHIFT_BD_HCI_SEL 26
- #define BIT_MASK_BD_HCI_SEL 0x3
- #define BIT_BD_HCI_SEL(x) (((x) & BIT_MASK_BD_HCI_SEL) << BIT_SHIFT_BD_HCI_SEL)
- #define BIT_GET_BD_HCI_SEL(x) (((x) >> BIT_SHIFT_BD_HCI_SEL) & BIT_MASK_BD_HCI_SEL)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_SYS_CFG1 (Offset 0x00F0) */
- #define BIT_BD_PKG_SEL BIT(25)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_SYS_CFG1 (Offset 0x00F0) */
- #define BIT_SPSLDO_SEL BIT(24)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_SYS_CFG1 (Offset 0x00F0) */
- #define BIT_LDO_SPS_SEL BIT(24)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_SYS_CFG1 (Offset 0x00F0) */
- #define BIT_RTL_ID BIT(23)
- #define BIT_PAD_HWPD_IDN BIT(22)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_SYS_CFG1 (Offset 0x00F0) */
- #define BIT_TESTMODE BIT(20)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_SYS_CFG1 (Offset 0x00F0) */
- #define BIT_SHIFT_PSC_TESTCFG 20
- #define BIT_MASK_PSC_TESTCFG 0x3
- #define BIT_PSC_TESTCFG(x) (((x) & BIT_MASK_PSC_TESTCFG) << BIT_SHIFT_PSC_TESTCFG)
- #define BIT_GET_PSC_TESTCFG(x) (((x) >> BIT_SHIFT_PSC_TESTCFG) & BIT_MASK_PSC_TESTCFG)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_SYS_CFG1 (Offset 0x00F0) */
- #define BIT_SHIFT_VENDOR_ID 16
- #define BIT_MASK_VENDOR_ID 0xf
- #define BIT_VENDOR_ID(x) (((x) & BIT_MASK_VENDOR_ID) << BIT_SHIFT_VENDOR_ID)
- #define BIT_GET_VENDOR_ID(x) (((x) >> BIT_SHIFT_VENDOR_ID) & BIT_MASK_VENDOR_ID)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_SYS_CFG1 (Offset 0x00F0) */
- #define BIT_SHIFT_CHIP_VER_V2 16
- #define BIT_MASK_CHIP_VER_V2 0xf
- #define BIT_CHIP_VER_V2(x) (((x) & BIT_MASK_CHIP_VER_V2) << BIT_SHIFT_CHIP_VER_V2)
- #define BIT_GET_CHIP_VER_V2(x) (((x) >> BIT_SHIFT_CHIP_VER_V2) & BIT_MASK_CHIP_VER_V2)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_SYS_CFG1 (Offset 0x00F0) */
- #define BIT_SHIFT_CHIP_VER 12
- #define BIT_MASK_CHIP_VER 0xf
- #define BIT_CHIP_VER(x) (((x) & BIT_MASK_CHIP_VER) << BIT_SHIFT_CHIP_VER)
- #define BIT_GET_CHIP_VER(x) (((x) >> BIT_SHIFT_CHIP_VER) & BIT_MASK_CHIP_VER)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_SYS_CFG1 (Offset 0x00F0) */
- #define BIT_IC_MACPHY_MODE BIT(11)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_SYS_CFG1 (Offset 0x00F0) */
- #define BIT_BD_MAC3 BIT(11)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_SYS_CFG1 (Offset 0x00F0) */
- #define BIT_BD_MAC1 BIT(10)
- #define BIT_BD_MAC2 BIT(9)
- #define BIT_SIC_IDLE BIT(8)
- #define BIT_SW_OFFLOAD_EN BIT(7)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_SYS_CFG1 (Offset 0x00F0) */
- #define BIT_OCP_SHUTDN BIT(6)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_SYS_CFG1 (Offset 0x00F0) */
- #define BIT_OCP_SHUTDN_1 BIT(6)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_SYS_CFG1 (Offset 0x00F0) */
- #define BIT_V15_VLD BIT(5)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_SYS_CFG1 (Offset 0x00F0) */
- #define BIT_V12_VLD BIT(5)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_SYS_CFG1 (Offset 0x00F0) */
- #define BIT_PCIRSTB BIT(4)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_SYS_CFG1 (Offset 0x00F0) */
- #define BIT_PCLK_VLD BIT(3)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_SYS_CFG1 (Offset 0x00F0) */
- #define BIT_PCLK_VLD_1 BIT(3)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_SYS_CFG1 (Offset 0x00F0) */
- #define BIT_UCLK_VLD BIT(2)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_SYS_CFG1 (Offset 0x00F0) */
- #define BIT_ACLK_VLD BIT(1)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_SYS_CFG1 (Offset 0x00F0) */
- #define BIT_M200CLK_VLD_V1 BIT(1)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_SYS_CFG1 (Offset 0x00F0) */
- #define BIT_XCLK_VLD BIT(0)
- /* 2 REG_SYS_STATUS1 (Offset 0x00F4) */
- #define BIT_SHIFT_RF_RL_ID 28
- #define BIT_MASK_RF_RL_ID 0xf
- #define BIT_RF_RL_ID(x) (((x) & BIT_MASK_RF_RL_ID) << BIT_SHIFT_RF_RL_ID)
- #define BIT_GET_RF_RL_ID(x) (((x) >> BIT_SHIFT_RF_RL_ID) & BIT_MASK_RF_RL_ID)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_SYS_STATUS1 (Offset 0x00F4) */
- #define BIT_U3_CLK_VLD BIT(27)
- #define BIT_PRST_VLD_V1 BIT(26)
- #define BIT_PDN BIT(25)
- #define BIT_OCP_SHUTDN_V1 BIT(24)
- #define BIT_PCLK_VLD_V1 BIT(23)
- #define BIT_U2_CLK_VLD BIT(22)
- #define BIT_PLL_CLK_VLD BIT(21)
- #define BIT_XCK_VLD BIT(20)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_SYS_STATUS1 (Offset 0x00F4) */
- #define BIT_HPHY_ICFG BIT(19)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_SYS_STATUS1 (Offset 0x00F4) */
- #define BIT_CK200M_VLD BIT(19)
- #define BIT_BTEN_TRAP BIT(18)
- #define BIT_PKG_EN_V1 BIT(17)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_SYS_STATUS1 (Offset 0x00F4) */
- #define BIT_SHIFT_SEL_0XC0 16
- #define BIT_MASK_SEL_0XC0 0x3
- #define BIT_SEL_0XC0(x) (((x) & BIT_MASK_SEL_0XC0) << BIT_SHIFT_SEL_0XC0)
- #define BIT_GET_SEL_0XC0(x) (((x) >> BIT_SHIFT_SEL_0XC0) & BIT_MASK_SEL_0XC0)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_SYS_STATUS1 (Offset 0x00F4) */
- #define BIT_TRAP_LDO_SPS_V1 BIT(16)
- #define BIT_MACRDY BIT(15)
- #define BIT_12V_VLD BIT(14)
- #define BIT_U3PHY_RST BIT(13)
- #define BIT_USB2_SEL_V1 BIT(12)
- #endif
- #if (HALMAC_8822B_SUPPORT)
- /* 2 REG_SYS_STATUS1 (Offset 0x00F4) */
- #define BIT_SHIFT_HCI_SEL_V3 12
- #define BIT_MASK_HCI_SEL_V3 0x7
- #define BIT_HCI_SEL_V3(x) (((x) & BIT_MASK_HCI_SEL_V3) << BIT_SHIFT_HCI_SEL_V3)
- #define BIT_GET_HCI_SEL_V3(x) (((x) >> BIT_SHIFT_HCI_SEL_V3) & BIT_MASK_HCI_SEL_V3)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_SYS_STATUS1 (Offset 0x00F4) */
- #define BIT_USB_OPERATION_MODE BIT(10)
- #define BIT_BT_PDN BIT(9)
- #define BIT_AUTO_WLPON BIT(8)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_SYS_STATUS1 (Offset 0x00F4) */
- #define BIT_SHIFT_TRAP_ICFG 8
- #define BIT_MASK_TRAP_ICFG 0xf
- #define BIT_TRAP_ICFG(x) (((x) & BIT_MASK_TRAP_ICFG) << BIT_SHIFT_TRAP_ICFG)
- #define BIT_GET_TRAP_ICFG(x) (((x) >> BIT_SHIFT_TRAP_ICFG) & BIT_MASK_TRAP_ICFG)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_SYS_STATUS1 (Offset 0x00F4) */
- #define BIT_WL_MODE BIT(7)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_SYS_STATUS1 (Offset 0x00F4) */
- #define BIT_WLAN_ID BIT(7)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_SYS_STATUS1 (Offset 0x00F4) */
- #define BIT_PKG_SEL_HCI BIT(6)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_SYS_STATUS1 (Offset 0x00F4) */
- #define BIT_ALDN BIT(6)
- #define BIT_BTCOEX_CMDEN BIT(5)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_SYS_STATUS1 (Offset 0x00F4) */
- #define BIT_SHIFT_HCI_SEL 4
- #define BIT_MASK_HCI_SEL 0x3
- #define BIT_HCI_SEL(x) (((x) & BIT_MASK_HCI_SEL) << BIT_SHIFT_HCI_SEL)
- #define BIT_GET_HCI_SEL(x) (((x) >> BIT_SHIFT_HCI_SEL) & BIT_MASK_HCI_SEL)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_SYS_STATUS1 (Offset 0x00F4) */
- #define BIT_BT_EN BIT(4)
- #endif
- #if (HALMAC_8822B_SUPPORT)
- /* 2 REG_SYS_STATUS1 (Offset 0x00F4) */
- #define BIT_SHIFT_PAD_HCI_SEL_V1 3
- #define BIT_MASK_PAD_HCI_SEL_V1 0x7
- #define BIT_PAD_HCI_SEL_V1(x) (((x) & BIT_MASK_PAD_HCI_SEL_V1) << BIT_SHIFT_PAD_HCI_SEL_V1)
- #define BIT_GET_PAD_HCI_SEL_V1(x) (((x) >> BIT_SHIFT_PAD_HCI_SEL_V1) & BIT_MASK_PAD_HCI_SEL_V1)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_SYS_STATUS1 (Offset 0x00F4) */
- #define BIT_SHIFT_PAD_HCI_SEL 2
- #define BIT_MASK_PAD_HCI_SEL 0x3
- #define BIT_PAD_HCI_SEL(x) (((x) & BIT_MASK_PAD_HCI_SEL) << BIT_SHIFT_PAD_HCI_SEL)
- #define BIT_GET_PAD_HCI_SEL(x) (((x) >> BIT_SHIFT_PAD_HCI_SEL) & BIT_MASK_PAD_HCI_SEL)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_SYS_STATUS1 (Offset 0x00F4) */
- #define BIT_SHIFT_HCI_SEL_V2 2
- #define BIT_MASK_HCI_SEL_V2 0x3
- #define BIT_HCI_SEL_V2(x) (((x) & BIT_MASK_HCI_SEL_V2) << BIT_SHIFT_HCI_SEL_V2)
- #define BIT_GET_HCI_SEL_V2(x) (((x) >> BIT_SHIFT_HCI_SEL_V2) & BIT_MASK_HCI_SEL_V2)
- #define BIT_TST_MOD_SEL BIT(1)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_SYS_STATUS1 (Offset 0x00F4) */
- #define BIT_SHIFT_EFS_HCI_SEL 0
- #define BIT_MASK_EFS_HCI_SEL 0x3
- #define BIT_EFS_HCI_SEL(x) (((x) & BIT_MASK_EFS_HCI_SEL) << BIT_SHIFT_EFS_HCI_SEL)
- #define BIT_GET_EFS_HCI_SEL(x) (((x) >> BIT_SHIFT_EFS_HCI_SEL) & BIT_MASK_EFS_HCI_SEL)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_SYS_STATUS1 (Offset 0x00F4) */
- #define BIT_PAD_HWPDB BIT(0)
- #endif
- #if (HALMAC_8822B_SUPPORT)
- /* 2 REG_SYS_STATUS1 (Offset 0x00F4) */
- #define BIT_SHIFT_EFS_HCI_SEL_V1 0
- #define BIT_MASK_EFS_HCI_SEL_V1 0x7
- #define BIT_EFS_HCI_SEL_V1(x) (((x) & BIT_MASK_EFS_HCI_SEL_V1) << BIT_SHIFT_EFS_HCI_SEL_V1)
- #define BIT_GET_EFS_HCI_SEL_V1(x) (((x) >> BIT_SHIFT_EFS_HCI_SEL_V1) & BIT_MASK_EFS_HCI_SEL_V1)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_SYS_STATUS2 (Offset 0x00F8) */
- #define BIT_SIO_ALDN BIT(19)
- #define BIT_USB_ALDN BIT(18)
- #define BIT_PCI_ALDN BIT(17)
- #define BIT_SYS_ALDN BIT(16)
- #define BIT_SHIFT_EPVID1 8
- #define BIT_MASK_EPVID1 0xff
- #define BIT_EPVID1(x) (((x) & BIT_MASK_EPVID1) << BIT_SHIFT_EPVID1)
- #define BIT_GET_EPVID1(x) (((x) >> BIT_SHIFT_EPVID1) & BIT_MASK_EPVID1)
- #define BIT_SHIFT_EPVID0 0
- #define BIT_MASK_EPVID0 0xff
- #define BIT_EPVID0(x) (((x) & BIT_MASK_EPVID0) << BIT_SHIFT_EPVID0)
- #define BIT_GET_EPVID0(x) (((x) >> BIT_SHIFT_EPVID0) & BIT_MASK_EPVID0)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_SYS_CFG2 (Offset 0x00FC) */
- #define BIT_USB2_SEL_1 BIT(31)
- #define BIT_USB3PHY_RST BIT(30)
- #define BIT_U3_TERM_DET BIT(29)
- #define BIT_USB23_DBG_SEL BIT(24)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_SYS_CFG2 (Offset 0x00FC) */
- #define BIT_HCI_SEL_EMBEDED BIT(8)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_SYS_CFG2 (Offset 0x00FC) */
- #define BIT_SHIFT_HW_ID 0
- #define BIT_MASK_HW_ID 0xff
- #define BIT_HW_ID(x) (((x) & BIT_MASK_HW_ID) << BIT_SHIFT_HW_ID)
- #define BIT_GET_HW_ID(x) (((x) >> BIT_SHIFT_HW_ID) & BIT_MASK_HW_ID)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_SYS_CFG2 (Offset 0x00FC) */
- #define BIT_SHIFT_CHIPID 0
- #define BIT_MASK_CHIPID 0xff
- #define BIT_CHIPID(x) (((x) & BIT_MASK_CHIPID) << BIT_SHIFT_CHIPID)
- #define BIT_GET_CHIPID(x) (((x) >> BIT_SHIFT_CHIPID) & BIT_MASK_CHIPID)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_CR (Offset 0x0100) */
- #define BIT_MACIO_TIMEOUT_EN BIT(29)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_CR (Offset 0x0100) */
- #define BIT_SHIFT_LBMODE 24
- #define BIT_MASK_LBMODE 0x1f
- #define BIT_LBMODE(x) (((x) & BIT_MASK_LBMODE) << BIT_SHIFT_LBMODE)
- #define BIT_GET_LBMODE(x) (((x) >> BIT_SHIFT_LBMODE) & BIT_MASK_LBMODE)
- #define BIT_SHIFT_NETYPE1 18
- #define BIT_MASK_NETYPE1 0x3
- #define BIT_NETYPE1(x) (((x) & BIT_MASK_NETYPE1) << BIT_SHIFT_NETYPE1)
- #define BIT_GET_NETYPE1(x) (((x) >> BIT_SHIFT_NETYPE1) & BIT_MASK_NETYPE1)
- #define BIT_SHIFT_NETYPE0 16
- #define BIT_MASK_NETYPE0 0x3
- #define BIT_NETYPE0(x) (((x) & BIT_MASK_NETYPE0) << BIT_SHIFT_NETYPE0)
- #define BIT_GET_NETYPE0(x) (((x) >> BIT_SHIFT_NETYPE0) & BIT_MASK_NETYPE0)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_CR (Offset 0x0100) */
- #define BIT_STAT_FUNC_RST BIT(13)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_CR (Offset 0x0100) */
- #define BIT_PTA_I2C_MBOX_EN BIT(12)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_CR (Offset 0x0100) */
- #define BIT_I2C_MAILBOX_EN BIT(12)
- #define BIT_SHCUT_EN BIT(11)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_CR (Offset 0x0100) */
- #define BIT_32K_CAL_TMR_EN BIT(10)
- #define BIT_MAC_SEC_EN BIT(9)
- #define BIT_ENSWBCN BIT(8)
- #define BIT_MACRXEN BIT(7)
- #define BIT_MACTXEN BIT(6)
- #define BIT_SCHEDULE_EN BIT(5)
- #define BIT_PROTOCOL_EN BIT(4)
- #define BIT_RXDMA_EN BIT(3)
- #define BIT_TXDMA_EN BIT(2)
- #define BIT_HCI_RXDMA_EN BIT(1)
- #define BIT_HCI_TXDMA_EN BIT(0)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_PKT_BUFF_ACCESS_CTRL (Offset 0x0106) */
- #define BIT_SHIFT_PKT_BUFF_ACCESS_CTRL 0
- #define BIT_MASK_PKT_BUFF_ACCESS_CTRL 0xff
- #define BIT_PKT_BUFF_ACCESS_CTRL(x) (((x) & BIT_MASK_PKT_BUFF_ACCESS_CTRL) << BIT_SHIFT_PKT_BUFF_ACCESS_CTRL)
- #define BIT_GET_PKT_BUFF_ACCESS_CTRL(x) (((x) >> BIT_SHIFT_PKT_BUFF_ACCESS_CTRL) & BIT_MASK_PKT_BUFF_ACCESS_CTRL)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_TSF_CLK_STATE (Offset 0x0108) */
- #define BIT_TSF_CLK_IDX BIT(15)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_TSF_CLK_STATE (Offset 0x0108) */
- #define BIT_TSF_CLK_STABLE BIT(15)
- #define BIT_SHIFT_I2C_M_BUS_GNT_FW 4
- #define BIT_MASK_I2C_M_BUS_GNT_FW 0x7
- #define BIT_I2C_M_BUS_GNT_FW(x) (((x) & BIT_MASK_I2C_M_BUS_GNT_FW) << BIT_SHIFT_I2C_M_BUS_GNT_FW)
- #define BIT_GET_I2C_M_BUS_GNT_FW(x) (((x) >> BIT_SHIFT_I2C_M_BUS_GNT_FW) & BIT_MASK_I2C_M_BUS_GNT_FW)
- #define BIT_I2C_M_GNT_FW BIT(3)
- #define BIT_SHIFT_I2C_M_SPEED 1
- #define BIT_MASK_I2C_M_SPEED 0x3
- #define BIT_I2C_M_SPEED(x) (((x) & BIT_MASK_I2C_M_SPEED) << BIT_SHIFT_I2C_M_SPEED)
- #define BIT_GET_I2C_M_SPEED(x) (((x) >> BIT_SHIFT_I2C_M_SPEED) & BIT_MASK_I2C_M_SPEED)
- #define BIT_I2C_M_UNLOCK BIT(0)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_TXDMA_PQ_MAP (Offset 0x010C) */
- #define BIT_SHIFT_TXDMA_CMQ_MAP 16
- #define BIT_MASK_TXDMA_CMQ_MAP 0x3
- #define BIT_TXDMA_CMQ_MAP(x) (((x) & BIT_MASK_TXDMA_CMQ_MAP) << BIT_SHIFT_TXDMA_CMQ_MAP)
- #define BIT_GET_TXDMA_CMQ_MAP(x) (((x) >> BIT_SHIFT_TXDMA_CMQ_MAP) & BIT_MASK_TXDMA_CMQ_MAP)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_TXDMA_PQ_MAP (Offset 0x010C) */
- #define BIT_SHIFT_TXDMA_HIQ_MAP 14
- #define BIT_MASK_TXDMA_HIQ_MAP 0x3
- #define BIT_TXDMA_HIQ_MAP(x) (((x) & BIT_MASK_TXDMA_HIQ_MAP) << BIT_SHIFT_TXDMA_HIQ_MAP)
- #define BIT_GET_TXDMA_HIQ_MAP(x) (((x) >> BIT_SHIFT_TXDMA_HIQ_MAP) & BIT_MASK_TXDMA_HIQ_MAP)
- #define BIT_SHIFT_TXDMA_MGQ_MAP 12
- #define BIT_MASK_TXDMA_MGQ_MAP 0x3
- #define BIT_TXDMA_MGQ_MAP(x) (((x) & BIT_MASK_TXDMA_MGQ_MAP) << BIT_SHIFT_TXDMA_MGQ_MAP)
- #define BIT_GET_TXDMA_MGQ_MAP(x) (((x) >> BIT_SHIFT_TXDMA_MGQ_MAP) & BIT_MASK_TXDMA_MGQ_MAP)
- #define BIT_SHIFT_TXDMA_BKQ_MAP 10
- #define BIT_MASK_TXDMA_BKQ_MAP 0x3
- #define BIT_TXDMA_BKQ_MAP(x) (((x) & BIT_MASK_TXDMA_BKQ_MAP) << BIT_SHIFT_TXDMA_BKQ_MAP)
- #define BIT_GET_TXDMA_BKQ_MAP(x) (((x) >> BIT_SHIFT_TXDMA_BKQ_MAP) & BIT_MASK_TXDMA_BKQ_MAP)
- #define BIT_SHIFT_TXDMA_BEQ_MAP 8
- #define BIT_MASK_TXDMA_BEQ_MAP 0x3
- #define BIT_TXDMA_BEQ_MAP(x) (((x) & BIT_MASK_TXDMA_BEQ_MAP) << BIT_SHIFT_TXDMA_BEQ_MAP)
- #define BIT_GET_TXDMA_BEQ_MAP(x) (((x) >> BIT_SHIFT_TXDMA_BEQ_MAP) & BIT_MASK_TXDMA_BEQ_MAP)
- #define BIT_SHIFT_TXDMA_VIQ_MAP 6
- #define BIT_MASK_TXDMA_VIQ_MAP 0x3
- #define BIT_TXDMA_VIQ_MAP(x) (((x) & BIT_MASK_TXDMA_VIQ_MAP) << BIT_SHIFT_TXDMA_VIQ_MAP)
- #define BIT_GET_TXDMA_VIQ_MAP(x) (((x) >> BIT_SHIFT_TXDMA_VIQ_MAP) & BIT_MASK_TXDMA_VIQ_MAP)
- #define BIT_SHIFT_TXDMA_VOQ_MAP 4
- #define BIT_MASK_TXDMA_VOQ_MAP 0x3
- #define BIT_TXDMA_VOQ_MAP(x) (((x) & BIT_MASK_TXDMA_VOQ_MAP) << BIT_SHIFT_TXDMA_VOQ_MAP)
- #define BIT_GET_TXDMA_VOQ_MAP(x) (((x) >> BIT_SHIFT_TXDMA_VOQ_MAP) & BIT_MASK_TXDMA_VOQ_MAP)
- #define BIT_RXDMA_AGG_EN BIT(2)
- #define BIT_RXSHFT_EN BIT(1)
- #define BIT_RXDMA_ARBBW_EN BIT(0)
- #endif
- #if (HALMAC_8814A_SUPPORT)
- /* 2 REG_TRXFF_BNDY (Offset 0x0114) */
- #define BIT_SHIFT_RXFFOVFL_RSV_V1 28
- #define BIT_MASK_RXFFOVFL_RSV_V1 0xf
- #define BIT_RXFFOVFL_RSV_V1(x) (((x) & BIT_MASK_RXFFOVFL_RSV_V1) << BIT_SHIFT_RXFFOVFL_RSV_V1)
- #define BIT_GET_RXFFOVFL_RSV_V1(x) (((x) >> BIT_SHIFT_RXFFOVFL_RSV_V1) & BIT_MASK_RXFFOVFL_RSV_V1)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_TRXFF_BNDY (Offset 0x0114) */
- #define BIT_SHIFT_RXFF0_BNDY 16
- #define BIT_MASK_RXFF0_BNDY 0xffff
- #define BIT_RXFF0_BNDY(x) (((x) & BIT_MASK_RXFF0_BNDY) << BIT_SHIFT_RXFF0_BNDY)
- #define BIT_GET_RXFF0_BNDY(x) (((x) >> BIT_SHIFT_RXFF0_BNDY) & BIT_MASK_RXFF0_BNDY)
- #define BIT_SHIFT_RXFFOVFL_RSV 8
- #define BIT_MASK_RXFFOVFL_RSV 0xf
- #define BIT_RXFFOVFL_RSV(x) (((x) & BIT_MASK_RXFFOVFL_RSV) << BIT_SHIFT_RXFFOVFL_RSV)
- #define BIT_GET_RXFFOVFL_RSV(x) (((x) >> BIT_SHIFT_RXFFOVFL_RSV) & BIT_MASK_RXFFOVFL_RSV)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_TRXFF_BNDY (Offset 0x0114) */
- #define BIT_SHIFT_RXFFOVFL_RSV_V2 8
- #define BIT_MASK_RXFFOVFL_RSV_V2 0xf
- #define BIT_RXFFOVFL_RSV_V2(x) (((x) & BIT_MASK_RXFFOVFL_RSV_V2) << BIT_SHIFT_RXFFOVFL_RSV_V2)
- #define BIT_GET_RXFFOVFL_RSV_V2(x) (((x) >> BIT_SHIFT_RXFFOVFL_RSV_V2) & BIT_MASK_RXFFOVFL_RSV_V2)
- #endif
- #if (HALMAC_8814A_SUPPORT)
- /* 2 REG_TRXFF_BNDY (Offset 0x0114) */
- #define BIT_SHIFT_RXFF0_BNDY_V1 8
- #define BIT_MASK_RXFF0_BNDY_V1 0x3ffff
- #define BIT_RXFF0_BNDY_V1(x) (((x) & BIT_MASK_RXFF0_BNDY_V1) << BIT_SHIFT_RXFF0_BNDY_V1)
- #define BIT_GET_RXFF0_BNDY_V1(x) (((x) >> BIT_SHIFT_RXFF0_BNDY_V1) & BIT_MASK_RXFF0_BNDY_V1)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_TRXFF_BNDY (Offset 0x0114) */
- #define BIT_SHIFT_TXPKTBUF_PGBNDY 0
- #define BIT_MASK_TXPKTBUF_PGBNDY 0xff
- #define BIT_TXPKTBUF_PGBNDY(x) (((x) & BIT_MASK_TXPKTBUF_PGBNDY) << BIT_SHIFT_TXPKTBUF_PGBNDY)
- #define BIT_GET_TXPKTBUF_PGBNDY(x) (((x) >> BIT_SHIFT_TXPKTBUF_PGBNDY) & BIT_MASK_TXPKTBUF_PGBNDY)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_TRXFF_BNDY (Offset 0x0114) */
- #define BIT_SHIFT_RXFF0_BNDY_V2 0
- #define BIT_MASK_RXFF0_BNDY_V2 0x3ffff
- #define BIT_RXFF0_BNDY_V2(x) (((x) & BIT_MASK_RXFF0_BNDY_V2) << BIT_SHIFT_RXFF0_BNDY_V2)
- #define BIT_GET_RXFF0_BNDY_V2(x) (((x) >> BIT_SHIFT_RXFF0_BNDY_V2) & BIT_MASK_RXFF0_BNDY_V2)
- #define BIT_SHIFT_RXFF0_RDPTR_V2 0
- #define BIT_MASK_RXFF0_RDPTR_V2 0x3ffff
- #define BIT_RXFF0_RDPTR_V2(x) (((x) & BIT_MASK_RXFF0_RDPTR_V2) << BIT_SHIFT_RXFF0_RDPTR_V2)
- #define BIT_GET_RXFF0_RDPTR_V2(x) (((x) >> BIT_SHIFT_RXFF0_RDPTR_V2) & BIT_MASK_RXFF0_RDPTR_V2)
- #define BIT_SHIFT_RXFF0_WTPTR_V2 0
- #define BIT_MASK_RXFF0_WTPTR_V2 0x3ffff
- #define BIT_RXFF0_WTPTR_V2(x) (((x) & BIT_MASK_RXFF0_WTPTR_V2) << BIT_SHIFT_RXFF0_WTPTR_V2)
- #define BIT_GET_RXFF0_WTPTR_V2(x) (((x) >> BIT_SHIFT_RXFF0_WTPTR_V2) & BIT_MASK_RXFF0_WTPTR_V2)
- #endif
- #if (HALMAC_8814A_SUPPORT)
- /* 2 REG_FF_STATUS (Offset 0x0118) */
- #define BIT_SHIFT_RXFF0_RDPTR_V1 13
- #define BIT_MASK_RXFF0_RDPTR_V1 0x3ffff
- #define BIT_RXFF0_RDPTR_V1(x) (((x) & BIT_MASK_RXFF0_RDPTR_V1) << BIT_SHIFT_RXFF0_RDPTR_V1)
- #define BIT_GET_RXFF0_RDPTR_V1(x) (((x) >> BIT_SHIFT_RXFF0_RDPTR_V1) & BIT_MASK_RXFF0_RDPTR_V1)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_PTA_I2C_MBOX (Offset 0x0118) */
- #define BIT_SHIFT_I2C_M_STATUS 8
- #define BIT_MASK_I2C_M_STATUS 0xf
- #define BIT_I2C_M_STATUS(x) (((x) & BIT_MASK_I2C_M_STATUS) << BIT_SHIFT_I2C_M_STATUS)
- #define BIT_GET_I2C_M_STATUS(x) (((x) >> BIT_SHIFT_I2C_M_STATUS) & BIT_MASK_I2C_M_STATUS)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_PTA_I2C_MBOX (Offset 0x0118) */
- #define BIT_SHIFT_I2C_M_BUS_GNT 4
- #define BIT_MASK_I2C_M_BUS_GNT 0x7
- #define BIT_I2C_M_BUS_GNT(x) (((x) & BIT_MASK_I2C_M_BUS_GNT) << BIT_SHIFT_I2C_M_BUS_GNT)
- #define BIT_GET_I2C_M_BUS_GNT(x) (((x) >> BIT_SHIFT_I2C_M_BUS_GNT) & BIT_MASK_I2C_M_BUS_GNT)
- #define BIT_I2C_GNT_FW BIT(3)
- #define BIT_SHIFT_I2C_DATA_RATE 1
- #define BIT_MASK_I2C_DATA_RATE 0x3
- #define BIT_I2C_DATA_RATE(x) (((x) & BIT_MASK_I2C_DATA_RATE) << BIT_SHIFT_I2C_DATA_RATE)
- #define BIT_GET_I2C_DATA_RATE(x) (((x) >> BIT_SHIFT_I2C_DATA_RATE) & BIT_MASK_I2C_DATA_RATE)
- #define BIT_I2C_SW_CONTROL_UNLOCK BIT(0)
- #endif
- #if (HALMAC_8814A_SUPPORT)
- /* 2 REG_FF_STATUS (Offset 0x0118) */
- #define BIT_SHIFT_RXFF0_WTPTR_V1 0
- #define BIT_MASK_RXFF0_WTPTR_V1 0x3ffff
- #define BIT_RXFF0_WTPTR_V1(x) (((x) & BIT_MASK_RXFF0_WTPTR_V1) << BIT_SHIFT_RXFF0_WTPTR_V1)
- #define BIT_GET_RXFF0_WTPTR_V1(x) (((x) >> BIT_SHIFT_RXFF0_WTPTR_V1) & BIT_MASK_RXFF0_WTPTR_V1)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_RXFF_PTR (Offset 0x011C) */
- #define BIT_SHIFT_RXFF0_RDPTR 16
- #define BIT_MASK_RXFF0_RDPTR 0xffff
- #define BIT_RXFF0_RDPTR(x) (((x) & BIT_MASK_RXFF0_RDPTR) << BIT_SHIFT_RXFF0_RDPTR)
- #define BIT_GET_RXFF0_RDPTR(x) (((x) >> BIT_SHIFT_RXFF0_RDPTR) & BIT_MASK_RXFF0_RDPTR)
- #define BIT_SHIFT_RXFF0_WTPTR 0
- #define BIT_MASK_RXFF0_WTPTR 0xffff
- #define BIT_RXFF0_WTPTR(x) (((x) & BIT_MASK_RXFF0_WTPTR) << BIT_SHIFT_RXFF0_WTPTR)
- #define BIT_GET_RXFF0_WTPTR(x) (((x) >> BIT_SHIFT_RXFF0_WTPTR) & BIT_MASK_RXFF0_WTPTR)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_FE1IMR (Offset 0x0120) */
- #define BIT_BB_STOP_RX_INT_EN BIT(29)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FE1IMR (Offset 0x0120) */
- #define BIT_FS_RXDMA2_DONE_INT_EN BIT(28)
- #define BIT_FS_RXDONE3_INT_EN BIT(27)
- #define BIT_FS_RXDONE2_INT_EN BIT(26)
- #define BIT_FS_RX_BCN_P4_INT_EN BIT(25)
- #define BIT_FS_RX_BCN_P3_INT_EN BIT(24)
- #define BIT_FS_RX_BCN_P2_INT_EN BIT(23)
- #define BIT_FS_RX_BCN_P1_INT_EN BIT(22)
- #define BIT_FS_RX_BCN_P0_INT_EN BIT(21)
- #define BIT_FS_RX_UMD0_INT_EN BIT(20)
- #define BIT_FS_RX_UMD1_INT_EN BIT(19)
- #define BIT_FS_RX_BMD0_INT_EN BIT(18)
- #define BIT_FS_RX_BMD1_INT_EN BIT(17)
- #define BIT_FS_RXDONE_INT_EN BIT(16)
- #define BIT_FS_WWLAN_INT_EN BIT(15)
- #define BIT_FS_SOUND_DONE_INT_EN BIT(14)
- #define BIT_FS_LP_STBY_INT_EN BIT(13)
- #define BIT_FS_TRL_MTR_INT_EN BIT(12)
- #define BIT_FS_BF1_PRETO_INT_EN BIT(11)
- #define BIT_FS_BF0_PRETO_INT_EN BIT(10)
- #define BIT_FS_PTCL_RELEASE_MACID_INT_EN BIT(9)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FE1IMR (Offset 0x0120) */
- #define BIT_FS_LTE_COEX_EN BIT(6)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FE1IMR (Offset 0x0120) */
- #define BIT_FS_WLACTOFF_INT_EN BIT(5)
- #define BIT_FS_WLACTON_INT_EN BIT(4)
- #define BIT_FS_BTCMD_INT_EN BIT(3)
- #endif
- #if (HALMAC_8192E_SUPPORT)
- /* 2 REG_FEIMR (Offset 0x0120) */
- #define BIT_REG_MAILBOX_TO_I2C_INT BIT(2)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FE1IMR (Offset 0x0120) */
- #define BIT_FS_REG_MAILBOX_TO_I2C_INT_EN BIT(2)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FEIMR (Offset 0x0120) */
- #define BIT_TRPC_TO_INT_EN BIT(1)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FE1IMR (Offset 0x0120) */
- #define BIT_FS_TRPC_TO_INT_EN_V1 BIT(1)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FEIMR (Offset 0x0120) */
- #define BIT_BIT_RPC_O_T_INT_EN BIT(0)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FE1IMR (Offset 0x0120) */
- #define BIT_FS_RPC_O_T_INT_EN_V1 BIT(0)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_FE1ISR (Offset 0x0124) */
- #define BIT_BB_STOP_RX_INT BIT(29)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FE1ISR (Offset 0x0124) */
- #define BIT_FS_RXDMA2_DONE_INT BIT(28)
- #define BIT_FS_RXDONE3_INT BIT(27)
- #define BIT_FS_RXDONE2_INT BIT(26)
- #define BIT_FS_RX_BCN_P4_INT BIT(25)
- #define BIT_FS_RX_BCN_P3_INT BIT(24)
- #define BIT_FS_RX_BCN_P2_INT BIT(23)
- #define BIT_FS_RX_BCN_P1_INT BIT(22)
- #define BIT_FS_RX_BCN_P0_INT BIT(21)
- #define BIT_FS_RX_UMD0_INT BIT(20)
- #define BIT_FS_RX_UMD1_INT BIT(19)
- #define BIT_FS_RX_BMD0_INT BIT(18)
- #define BIT_FS_RX_BMD1_INT BIT(17)
- #define BIT_FS_RXDONE_INT BIT(16)
- #define BIT_FS_WWLAN_INT BIT(15)
- #define BIT_FS_SOUND_DONE_INT BIT(14)
- #define BIT_FS_LP_STBY_INT BIT(13)
- #define BIT_FS_TRL_MTR_INT BIT(12)
- #define BIT_FS_BF1_PRETO_INT BIT(11)
- #define BIT_FS_BF0_PRETO_INT BIT(10)
- #define BIT_FS_PTCL_RELEASE_MACID_INT BIT(9)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FE1ISR (Offset 0x0124) */
- #define BIT_FS_LTE_COEX_INT BIT(6)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FE1ISR (Offset 0x0124) */
- #define BIT_FS_WLACTOFF_INT BIT(5)
- #define BIT_FS_WLACTON_INT BIT(4)
- #define BIT_FS_BCN_RX_INT_INT BIT(3)
- #endif
- #if (HALMAC_8192E_SUPPORT)
- /* 2 REG_FEISR (Offset 0x0124) */
- #define BIT_MAILBOX_TO_I2C BIT(2)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FE1ISR (Offset 0x0124) */
- #define BIT_FS_MAILBOX_TO_I2C_INT BIT(2)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FEISR (Offset 0x0124) */
- #define BIT_TRPC_TO_INT BIT(1)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FE1ISR (Offset 0x0124) */
- #define BIT_FS_TRPC_TO_INT BIT(1)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FEISR (Offset 0x0124) */
- #define BIT_RPC_O_T_INT BIT(0)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FE1ISR (Offset 0x0124) */
- #define BIT_FS_RPC_O_T_INT BIT(0)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_CPWM (Offset 0x012C) */
- #define BIT_CPWM_TOGGLING BIT(31)
- #define BIT_SHIFT_CPWM_MOD 24
- #define BIT_MASK_CPWM_MOD 0x7f
- #define BIT_CPWM_MOD(x) (((x) & BIT_MASK_CPWM_MOD) << BIT_SHIFT_CPWM_MOD)
- #define BIT_GET_CPWM_MOD(x) (((x) >> BIT_SHIFT_CPWM_MOD) & BIT_MASK_CPWM_MOD)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FWIMR (Offset 0x0130) */
- #define BIT_FS_TXBCNOK_MB7_INT_EN BIT(31)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FWIMR (Offset 0x0130) */
- #define BIT_SOUND_DONE_MSK BIT(30)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FWIMR (Offset 0x0130) */
- #define BIT_FS_TXBCNOK_MB6_INT_EN BIT(30)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FWIMR (Offset 0x0130) */
- #define BIT_TRY_DONE_MSK BIT(29)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FWIMR (Offset 0x0130) */
- #define BIT_FS_TXBCNOK_MB5_INT_EN BIT(29)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FWIMR (Offset 0x0130) */
- #define BIT_TXRPT_CNT_FULL_MSK BIT(28)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FWIMR (Offset 0x0130) */
- #define BIT_FS_TXBCNOK_MB4_INT_EN BIT(28)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FWIMR (Offset 0x0130) */
- #define BIT_WLACTOFF_INT_EN BIT(27)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FWIMR (Offset 0x0130) */
- #define BIT_FS_TXBCNOK_MB3_INT_EN BIT(27)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FWIMR (Offset 0x0130) */
- #define BIT_WLACTON_INT_EN BIT(26)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FWIMR (Offset 0x0130) */
- #define BIT_FS_TXBCNOK_MB2_INT_EN BIT(26)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FWIMR (Offset 0x0130) */
- #define BIT_TXPKTIN_INT_EN BIT(25)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FWIMR (Offset 0x0130) */
- #define BIT_FS_TXBCNOK_MB1_INT_EN BIT(25)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FWIMR (Offset 0x0130) */
- #define BIT_TXBCNOK_MSK BIT(24)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FWIMR (Offset 0x0130) */
- #define BIT_FS_TXBCNOK_MB0_INT_EN BIT(24)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FWIMR (Offset 0x0130) */
- #define BIT_TXBCNERR_MSK BIT(23)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FWIMR (Offset 0x0130) */
- #define BIT_FS_TXBCNERR_MB7_INT_EN BIT(23)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FWIMR (Offset 0x0130) */
- #define BIT_RX_UMD0_EN BIT(22)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FWIMR (Offset 0x0130) */
- #define BIT_FS_TXBCNERR_MB6_INT_EN BIT(22)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FWIMR (Offset 0x0130) */
- #define BIT_RX_UMD1_EN BIT(21)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FWIMR (Offset 0x0130) */
- #define BIT_FS_TXBCNERR_MB5_INT_EN BIT(21)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FWIMR (Offset 0x0130) */
- #define BIT_RX_BMD0_EN BIT(20)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FWIMR (Offset 0x0130) */
- #define BIT_FS_TXBCNERR_MB4_INT_EN BIT(20)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FWIMR (Offset 0x0130) */
- #define BIT_RX_BMD1_EN BIT(19)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FWIMR (Offset 0x0130) */
- #define BIT_FS_TXBCNERR_MB3_INT_EN BIT(19)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FWIMR (Offset 0x0130) */
- #define BIT_BCN_RX_INT_EN BIT(18)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FWIMR (Offset 0x0130) */
- #define BIT_FS_TXBCNERR_MB2_INT_EN BIT(18)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FWIMR (Offset 0x0130) */
- #define BIT_TBTTINT_MSK BIT(17)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FWIMR (Offset 0x0130) */
- #define BIT_FS_TXBCNERR_MB1_INT_EN BIT(17)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FWIMR (Offset 0x0130) */
- #define BIT_BCNERLY_MSK BIT(16)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FWIMR (Offset 0x0130) */
- #define BIT_FS_TXBCNERR_MB0_INT_EN BIT(16)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FWIMR (Offset 0x0130) */
- #define BIT_BCNDMA7_MSK BIT(15)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_FWIMR (Offset 0x0130) */
- #define BIT_CPUMGN_POLLED_PKT_DONE_INT_EN BIT(15)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FWIMR (Offset 0x0130) */
- #define BIT_CPU_MGQ_TXDONE_INT_EN BIT(15)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FWIMR (Offset 0x0130) */
- #define BIT_BCNDMA6_MSK BIT(14)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FWIMR (Offset 0x0130) */
- #define BIT_SIFS_OVERSPEC_INT_EN BIT(14)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FWIMR (Offset 0x0130) */
- #define BIT_BCNDMA5_MSK BIT(13)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FWIMR (Offset 0x0130) */
- #define BIT_FS_MGNTQ_RPTR_RELEASE_INT_EN BIT(13)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FWIMR (Offset 0x0130) */
- #define BIT_BCNDMA4_MSK BIT(12)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FWIMR (Offset 0x0130) */
- #define BIT_FS_MGNTQFF_TO_INT_EN BIT(12)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FWIMR (Offset 0x0130) */
- #define BIT_BCNDMA3_MSK BIT(11)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_FWIMR (Offset 0x0130) */
- #define BIT_FS_DDMA1_LP_INT_ENBIT_CPUMGN_POLLED_PKT_BUSY_ERR_INT_EN BIT(11)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FWIMR (Offset 0x0130) */
- #define BIT_FS_DDMA1_LP_INT_EN BIT(11)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FWIMR (Offset 0x0130) */
- #define BIT_BCNDMA2_MSK BIT(10)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FWIMR (Offset 0x0130) */
- #define BIT_FS_DDMA1_HP_INT_EN BIT(10)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FWIMR (Offset 0x0130) */
- #define BIT_BCNDMA1_MSK BIT(9)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FWIMR (Offset 0x0130) */
- #define BIT_FS_DDMA0_LP_INT_EN BIT(9)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FWIMR (Offset 0x0130) */
- #define BIT_BCNDMA0_MSK BIT(8)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FWIMR (Offset 0x0130) */
- #define BIT_FS_DDMA0_HP_INT_EN BIT(8)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FWIMR (Offset 0x0130) */
- #define BIT_LP_STBY_MSK BIT(7)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FWIMR (Offset 0x0130) */
- #define BIT_FS_TRXRPT_INT_EN BIT(7)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FWIMR (Offset 0x0130) */
- #define BIT_CTWENDINT_MSK BIT(6)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FWIMR (Offset 0x0130) */
- #define BIT_FS_C2H_W_READY_INT_EN BIT(6)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FWIMR (Offset 0x0130) */
- #define BIT_HRCV_MSK BIT(5)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FWIMR (Offset 0x0130) */
- #define BIT_FS_HRCV_INT_EN BIT(5)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FWIMR (Offset 0x0130) */
- #define BIT_H2CCMD_MSK BIT(4)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FWIMR (Offset 0x0130) */
- #define BIT_FS_H2CCMD_INT_EN BIT(4)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FWIMR (Offset 0x0130) */
- #define BIT_RXDONE_MSK BIT(3)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FWIMR (Offset 0x0130) */
- #define BIT_FS_TXPKTIN_INT_EN BIT(3)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FWIMR (Offset 0x0130) */
- #define BIT_ERRORHDL_MSK BIT(2)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FWIMR (Offset 0x0130) */
- #define BIT_FS_ERRORHDL_INT_EN BIT(2)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FWIMR (Offset 0x0130) */
- #define BIT_TXCCX_MSK_FW BIT(1)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FWIMR (Offset 0x0130) */
- #define BIT_FS_TXCCX_INT_EN BIT(1)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FWIMR (Offset 0x0130) */
- #define BIT_TXCLOSE_MSK BIT(0)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FWIMR (Offset 0x0130) */
- #define BIT_FS_TXCLOSE_INT_EN BIT(0)
- /* 2 REG_FWISR (Offset 0x0134) */
- #define BIT_FS_TXBCNOK_MB7_INT BIT(31)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FWISR (Offset 0x0134) */
- #define BIT_SOUND_DONE_INT BIT(30)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FWISR (Offset 0x0134) */
- #define BIT_FS_TXBCNOK_MB6_INT BIT(30)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FWISR (Offset 0x0134) */
- #define BIT_TRY_DONE_INT BIT(29)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FWISR (Offset 0x0134) */
- #define BIT_FS_TXBCNOK_MB5_INT BIT(29)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FWISR (Offset 0x0134) */
- #define BIT_TXRPT_CNT_FULL_INT BIT(28)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FWISR (Offset 0x0134) */
- #define BIT_FS_TXBCNOK_MB4_INT BIT(28)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FWISR (Offset 0x0134) */
- #define BIT_WLACTOFF_INT BIT(27)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FWISR (Offset 0x0134) */
- #define BIT_FS_TXBCNOK_MB3_INT BIT(27)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FWISR (Offset 0x0134) */
- #define BIT_WLACTON_INT BIT(26)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FWISR (Offset 0x0134) */
- #define BIT_FS_TXBCNOK_MB2_INT BIT(26)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FWISR (Offset 0x0134) */
- #define BIT_TXPKTIN_INT BIT(25)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FWISR (Offset 0x0134) */
- #define BIT_FS_TXBCNOK_MB1_INT BIT(25)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FWISR (Offset 0x0134) */
- #define BIT_TXBCNOK_INT BIT(24)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FWISR (Offset 0x0134) */
- #define BIT_FS_TXBCNOK_MB0_INT BIT(24)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FWISR (Offset 0x0134) */
- #define BIT_TXBCNERR_INT BIT(23)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FWISR (Offset 0x0134) */
- #define BIT_FS_TXBCNERR_MB7_INT BIT(23)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FWISR (Offset 0x0134) */
- #define BIT_RX_UMD0_INT BIT(22)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FWISR (Offset 0x0134) */
- #define BIT_FS_TXBCNERR_MB6_INT BIT(22)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FWISR (Offset 0x0134) */
- #define BIT_RX_UMD1_INT BIT(21)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FWISR (Offset 0x0134) */
- #define BIT_FS_TXBCNERR_MB5_INT BIT(21)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FWISR (Offset 0x0134) */
- #define BIT_RX_BMD0_INT BIT(20)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FWISR (Offset 0x0134) */
- #define BIT_FS_TXBCNERR_MB4_INT BIT(20)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FWISR (Offset 0x0134) */
- #define BIT_RX_BMD1_INT BIT(19)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FWISR (Offset 0x0134) */
- #define BIT_FS_TXBCNERR_MB3_INT BIT(19)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FWISR (Offset 0x0134) */
- #define BIT_BCN_RX_INT_INT BIT(18)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FWISR (Offset 0x0134) */
- #define BIT_FS_TXBCNERR_MB2_INT BIT(18)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FWISR (Offset 0x0134) */
- #define BIT_TBTTINT_INT BIT(17)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FWISR (Offset 0x0134) */
- #define BIT_FS_TXBCNERR_MB1_INT BIT(17)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FWISR (Offset 0x0134) */
- #define BIT_BCNERLY_INT BIT(16)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FWISR (Offset 0x0134) */
- #define BIT_FS_TXBCNERR_MB0_INT BIT(16)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FWISR (Offset 0x0134) */
- #define BIT_BCNDMA7_INT BIT(15)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_FWISR (Offset 0x0134) */
- #define BIT_CPUMGN_POLLED_PKT_DONE_INT BIT(15)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FWISR (Offset 0x0134) */
- #define BIT_CPU_MGQ_TXDONE_INT BIT(15)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FWISR (Offset 0x0134) */
- #define BIT_BCNDMA6_INT BIT(14)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FWISR (Offset 0x0134) */
- #define BIT_SIFS_OVERSPEC_INT BIT(14)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FWISR (Offset 0x0134) */
- #define BIT_BCNDMA5_INT BIT(13)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FWISR (Offset 0x0134) */
- #define BIT_FS_MGNTQ_RPTR_RELEASE_INT BIT(13)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FWISR (Offset 0x0134) */
- #define BIT_BCNDMA4_INT BIT(12)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FWISR (Offset 0x0134) */
- #define BIT_FS_MGNTQFF_TO_INT BIT(12)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FWISR (Offset 0x0134) */
- #define BIT_BCNDMA3_INT BIT(11)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_FWISR (Offset 0x0134) */
- #define BIT_FS_DDMA1_LP_INTBIT_CPUMGN_POLLED_PKT_BUSY_ERR_INT BIT(11)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FWISR (Offset 0x0134) */
- #define BIT_FS_DDMA1_LP_INT BIT(11)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FWISR (Offset 0x0134) */
- #define BIT_BCNDMA2_INT BIT(10)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FWISR (Offset 0x0134) */
- #define BIT_FS_DDMA1_HP_INT BIT(10)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FWISR (Offset 0x0134) */
- #define BIT_BCNDMA1_INT BIT(9)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FWISR (Offset 0x0134) */
- #define BIT_FS_DDMA0_LP_INT BIT(9)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FWISR (Offset 0x0134) */
- #define BIT_BCNDMA0_INT BIT(8)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FWISR (Offset 0x0134) */
- #define BIT_FS_DDMA0_HP_INT BIT(8)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FWISR (Offset 0x0134) */
- #define BIT_LP_STBY_INT BIT(7)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FWISR (Offset 0x0134) */
- #define BIT_FS_TRXRPT_INT BIT(7)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FWISR (Offset 0x0134) */
- #define BIT_CTWENDINT_INT BIT(6)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FWISR (Offset 0x0134) */
- #define BIT_FS_C2H_W_READY_INT BIT(6)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FWISR (Offset 0x0134) */
- #define BIT_HRCV_INT BIT(5)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FWISR (Offset 0x0134) */
- #define BIT_FS_HRCV_INT BIT(5)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FWISR (Offset 0x0134) */
- #define BIT_H2CCMD_INT BIT(4)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FWISR (Offset 0x0134) */
- #define BIT_FS_H2CCMD_INT BIT(4)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FWISR (Offset 0x0134) */
- #define BIT_RXDONE_INT BIT(3)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FWISR (Offset 0x0134) */
- #define BIT_FS_TXPKTIN_INT BIT(3)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FWISR (Offset 0x0134) */
- #define BIT_ERRORHDL_INT BIT(2)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FWISR (Offset 0x0134) */
- #define BIT_FS_ERRORHDL_INT BIT(2)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FWISR (Offset 0x0134) */
- #define BIT_TXCCX_INT BIT(1)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FWISR (Offset 0x0134) */
- #define BIT_FS_TXCCX_INT BIT(1)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FWISR (Offset 0x0134) */
- #define BIT_TXCLOSE_INT BIT(0)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FWISR (Offset 0x0134) */
- #define BIT_FS_TXCLOSE_INT BIT(0)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FTIMR (Offset 0x0138) */
- #define BIT_GTINT6_MSK BIT(31)
- #define BIT_TX_NULL1_INT_MSK BIT(30)
- #define BIT_TX_NULL0_INT_MSK BIT(29)
- #define BIT_MTI_BCNIVLEAR_INT_MSK BIT(28)
- #define BIT_ATIMINT_MSK BIT(27)
- #define BIT_WWLAN_INT_EN BIT(26)
- #define BIT_C2H_W_READY_EN BIT(25)
- #define BIT_TRL_MTR_EN BIT(24)
- #define BIT_CLR_PS_STATUS_MSK BIT(23)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FTIMR (Offset 0x0138) */
- #define BIT_PS_TIMER_C_EARLY_INT_EN BIT(23)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FTIMR (Offset 0x0138) */
- #define BIT_RETRIEVE_BUFFERED_MSK BIT(22)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FTIMR (Offset 0x0138) */
- #define BIT_PS_TIMER_B_EARLY_INT_EN BIT(22)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FTIMR (Offset 0x0138) */
- #define BIT_RPWMINT2_MSK BIT(21)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FTIMR (Offset 0x0138) */
- #define BIT_PS_TIMER_A_EARLY_INT_EN BIT(21)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FTIMR (Offset 0x0138) */
- #define BIT_TSF_BIT32_TOGGLE_MSK_V1 BIT(20)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FTIMR (Offset 0x0138) */
- #define BIT_CPUMGQ_TX_TIMER_EARLY_INT_EN BIT(20)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FTIMR (Offset 0x0138) */
- #define BIT_TRIGGER_PKT_MSK BIT(19)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FTIMR (Offset 0x0138) */
- #define BIT_PS_TIMER_C_INT_EN BIT(19)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FTIMR (Offset 0x0138) */
- #define BIT_FW_BTCMD_INTMSK BIT(18)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FTIMR (Offset 0x0138) */
- #define BIT_PS_TIMER_B_INT_EN BIT(18)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FTIMR (Offset 0x0138) */
- #define BIT_P2P_RFOFF_INTMSK BIT(17)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FTIMR (Offset 0x0138) */
- #define BIT_PS_TIMER_A_INT_EN BIT(17)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FTIMR (Offset 0x0138) */
- #define BIT_P2P_RFON_INTMSK BIT(16)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FTIMR (Offset 0x0138) */
- #define BIT_CPUMGQ_TX_TIMER_INT_EN BIT(16)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FTIMR (Offset 0x0138) */
- #define BIT_TXBCN1ERR_MSK BIT(15)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FTIMR (Offset 0x0138) */
- #define BIT_FS_PS_TIMEOUT2_EN BIT(15)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FTIMR (Offset 0x0138) */
- #define BIT_TXBCN1OK_MSK BIT(14)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FTIMR (Offset 0x0138) */
- #define BIT_FS_PS_TIMEOUT1_EN BIT(14)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FTIMR (Offset 0x0138) */
- #define BIT_FT_ATIMEND_EMSK BIT(13)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FTIMR (Offset 0x0138) */
- #define BIT_FS_PS_TIMEOUT0_EN BIT(13)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FTIMR (Offset 0x0138) */
- #define BIT_BCNDMAINT_EMSK BIT(12)
- #define BIT_GTINT5_MSK BIT(11)
- #define BIT_EOSP_INT_MSK BIT(10)
- #define BIT_RX_BCN_E_MSK BIT(9)
- #define BIT_RPWM_INT_EN BIT(8)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FTIMR (Offset 0x0138) */
- #define BIT_FS_GTINT8_EN BIT(8)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FTIMR (Offset 0x0138) */
- #define BIT_PSTIMER_MSK BIT(7)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FTIMR (Offset 0x0138) */
- #define BIT_FS_GTINT7_EN BIT(7)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FTIMR (Offset 0x0138) */
- #define BIT_TIMEOUT1_MSK BIT(6)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FTIMR (Offset 0x0138) */
- #define BIT_FS_GTINT6_EN BIT(6)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FTIMR (Offset 0x0138) */
- #define BIT_TIMEOUT0_MSK BIT(5)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FTIMR (Offset 0x0138) */
- #define BIT_FS_GTINT5_EN BIT(5)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FTIMR (Offset 0x0138) */
- #define BIT_FT_GTINT4_MSK BIT(4)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FTIMR (Offset 0x0138) */
- #define BIT_FS_GTINT4_EN BIT(4)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FTIMR (Offset 0x0138) */
- #define BIT_FT_GTINT3_MSK BIT(3)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FTIMR (Offset 0x0138) */
- #define BIT_FS_GTINT3_EN BIT(3)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FTIMR (Offset 0x0138) */
- #define BIT_GTINT2_MSK BIT(2)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FTIMR (Offset 0x0138) */
- #define BIT_FS_GTINT2_EN BIT(2)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FTIMR (Offset 0x0138) */
- #define BIT_GTINT1_MSK BIT(1)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FTIMR (Offset 0x0138) */
- #define BIT_FS_GTINT1_EN BIT(1)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FTIMR (Offset 0x0138) */
- #define BIT_GTINT0_MSK BIT(0)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FTIMR (Offset 0x0138) */
- #define BIT_FS_GTINT0_EN BIT(0)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FTISR (Offset 0x013C) */
- #define BIT_GT6INT BIT(31)
- #define BIT_TX_NULL1_INT BIT(30)
- #define BIT_TX_NULL0_INT BIT(29)
- #define BIT_MTI_BCNIVLEAR_INT BIT(28)
- #define BIT_ATIM_INT BIT(27)
- #define BIT_WWLAN_INT BIT(26)
- #define BIT_C2H_W_READY BIT(25)
- #define BIT_TRL_MTR_INT BIT(24)
- #define BIT_CLR_PS_STATUS BIT(23)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FTISR (Offset 0x013C) */
- #define BIT_PS_TIMER_C_EARLY__INT BIT(23)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FTISR (Offset 0x013C) */
- #define BIT_RETRIEVE_BUFFERED_INT BIT(22)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FTISR (Offset 0x013C) */
- #define BIT_PS_TIMER_B_EARLY__INT BIT(22)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FTISR (Offset 0x013C) */
- #define BIT_RPWM2INT BIT(21)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FTISR (Offset 0x013C) */
- #define BIT_PS_TIMER_A_EARLY__INT BIT(21)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FTISR (Offset 0x013C) */
- #define BIT_TSF_BIT32_TOGGLE_INT_V1 BIT(20)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FTISR (Offset 0x013C) */
- #define BIT_CPUMGQ_TX_TIMER_EARLY_INT BIT(20)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FTISR (Offset 0x013C) */
- #define BIT_TRIGGER_PKT BIT(19)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FTISR (Offset 0x013C) */
- #define BIT_PS_TIMER_C_INT BIT(19)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FTISR (Offset 0x013C) */
- #define BIT_FW_BTCMD_INT BIT(18)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FTISR (Offset 0x013C) */
- #define BIT_PS_TIMER_B_INT BIT(18)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FTISR (Offset 0x013C) */
- #define BIT_P2P_RFOFF_INT BIT(17)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FTISR (Offset 0x013C) */
- #define BIT_PS_TIMER_A_INT BIT(17)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FTISR (Offset 0x013C) */
- #define BIT_P2P_RFON_INT BIT(16)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FTISR (Offset 0x013C) */
- #define BIT_CPUMGQ_TX_TIMER_INT BIT(16)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FTISR (Offset 0x013C) */
- #define BIT_TX_BCN1ERR_INT BIT(15)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FTISR (Offset 0x013C) */
- #define BIT_FS_PS_TIMEOUT2_INT BIT(15)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FTISR (Offset 0x013C) */
- #define BIT_TX_BCN1OK_INT BIT(14)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FTISR (Offset 0x013C) */
- #define BIT_FS_PS_TIMEOUT1_INT BIT(14)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FTISR (Offset 0x013C) */
- #define BIT_FT_ATIMEND_E BIT(13)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FTISR (Offset 0x013C) */
- #define BIT_FS_PS_TIMEOUT0_INT BIT(13)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FTISR (Offset 0x013C) */
- #define BIT_BCNDMAINT_E_V1 BIT(12)
- #define BIT_GT5INT BIT(11)
- #define BIT_EOSP_INT BIT(10)
- #define BIT_RX_BCN_E_INT BIT(9)
- #define BIT_RPWMINT BIT(8)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FTISR (Offset 0x013C) */
- #define BIT_FS_GTINT8_INT BIT(8)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FTISR (Offset 0x013C) */
- #define BIT_PSTIMER_INT BIT(7)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FTISR (Offset 0x013C) */
- #define BIT_FS_GTINT7_INT BIT(7)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FTISR (Offset 0x013C) */
- #define BIT_TIMEOUT1_INT BIT(6)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FTISR (Offset 0x013C) */
- #define BIT_FS_GTINT6_INT BIT(6)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FTISR (Offset 0x013C) */
- #define BIT_TIMEOUT0_INT BIT(5)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FTISR (Offset 0x013C) */
- #define BIT_FS_GTINT5_INT BIT(5)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FTISR (Offset 0x013C) */
- #define BIT_FT_GT4INT BIT(4)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FTISR (Offset 0x013C) */
- #define BIT_FS_GTINT4_INT BIT(4)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FTISR (Offset 0x013C) */
- #define BIT_FT_GT3INT BIT(3)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FTISR (Offset 0x013C) */
- #define BIT_FS_GTINT3_INT BIT(3)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FTISR (Offset 0x013C) */
- #define BIT_GT2INT BIT(2)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FTISR (Offset 0x013C) */
- #define BIT_FS_GTINT2_INT BIT(2)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FTISR (Offset 0x013C) */
- #define BIT_GT1INT BIT(1)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FTISR (Offset 0x013C) */
- #define BIT_FS_GTINT1_INT BIT(1)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FTISR (Offset 0x013C) */
- #define BIT_GT0INT BIT(0)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FTISR (Offset 0x013C) */
- #define BIT_FS_GTINT0_INT BIT(0)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_PKTBUF_DBG_CTRL (Offset 0x0140) */
- #define BIT_SHIFT_PKTBUF_WRITE_EN 24
- #define BIT_MASK_PKTBUF_WRITE_EN 0xff
- #define BIT_PKTBUF_WRITE_EN(x) (((x) & BIT_MASK_PKTBUF_WRITE_EN) << BIT_SHIFT_PKTBUF_WRITE_EN)
- #define BIT_GET_PKTBUF_WRITE_EN(x) (((x) >> BIT_SHIFT_PKTBUF_WRITE_EN) & BIT_MASK_PKTBUF_WRITE_EN)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_PKTBUF_DBG_CTRL (Offset 0x0140) */
- #define BIT_TXPKT_BUF_READ_EN BIT(23)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_PKTBUF_DBG_CTRL (Offset 0x0140) */
- #define BIT_TXRPTBUF_DBG BIT(23)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_PKTBUF_DBG_CTRL (Offset 0x0140) */
- #define BIT_TXRPT_BUF_READ_EN BIT(20)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_PKTBUF_DBG_CTRL (Offset 0x0140) */
- #define BIT_TXPKTBUF_DBG_V2 BIT(20)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_PKTBUF_DBG_CTRL (Offset 0x0140) */
- #define BIT_RXPKT_BUF_READ_EN BIT(16)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_PKTBUF_DBG_CTRL (Offset 0x0140) */
- #define BIT_RXPKTBUF_DBG BIT(16)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_PKTBUF_DBG_CTRL (Offset 0x0140) */
- #define BIT_SHIFT_PKTBUF_ADDR 0
- #define BIT_MASK_PKTBUF_ADDR 0x1fff
- #define BIT_PKTBUF_ADDR(x) (((x) & BIT_MASK_PKTBUF_ADDR) << BIT_SHIFT_PKTBUF_ADDR)
- #define BIT_GET_PKTBUF_ADDR(x) (((x) >> BIT_SHIFT_PKTBUF_ADDR) & BIT_MASK_PKTBUF_ADDR)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_PKTBUF_DBG_CTRL (Offset 0x0140) */
- #define BIT_SHIFT_PKTBUF_DBG_ADDR 0
- #define BIT_MASK_PKTBUF_DBG_ADDR 0x1fff
- #define BIT_PKTBUF_DBG_ADDR(x) (((x) & BIT_MASK_PKTBUF_DBG_ADDR) << BIT_SHIFT_PKTBUF_DBG_ADDR)
- #define BIT_GET_PKTBUF_DBG_ADDR(x) (((x) >> BIT_SHIFT_PKTBUF_DBG_ADDR) & BIT_MASK_PKTBUF_DBG_ADDR)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_PKTBUF_DBG_DATA_L (Offset 0x0144) */
- #define BIT_SHIFT_PKTBUF_DBG_DATA_L 0
- #define BIT_MASK_PKTBUF_DBG_DATA_L 0xffffffffL
- #define BIT_PKTBUF_DBG_DATA_L(x) (((x) & BIT_MASK_PKTBUF_DBG_DATA_L) << BIT_SHIFT_PKTBUF_DBG_DATA_L)
- #define BIT_GET_PKTBUF_DBG_DATA_L(x) (((x) >> BIT_SHIFT_PKTBUF_DBG_DATA_L) & BIT_MASK_PKTBUF_DBG_DATA_L)
- /* 2 REG_PKTBUF_DBG_DATA_H (Offset 0x0148) */
- #define BIT_SHIFT_PKTBUF_DBG_DATA_H 0
- #define BIT_MASK_PKTBUF_DBG_DATA_H 0xffffffffL
- #define BIT_PKTBUF_DBG_DATA_H(x) (((x) & BIT_MASK_PKTBUF_DBG_DATA_H) << BIT_SHIFT_PKTBUF_DBG_DATA_H)
- #define BIT_GET_PKTBUF_DBG_DATA_H(x) (((x) >> BIT_SHIFT_PKTBUF_DBG_DATA_H) & BIT_MASK_PKTBUF_DBG_DATA_H)
- /* 2 REG_CPWM2 (Offset 0x014C) */
- #define BIT_SHIFT_L0S_TO_RCVY_NUM 16
- #define BIT_MASK_L0S_TO_RCVY_NUM 0xff
- #define BIT_L0S_TO_RCVY_NUM(x) (((x) & BIT_MASK_L0S_TO_RCVY_NUM) << BIT_SHIFT_L0S_TO_RCVY_NUM)
- #define BIT_GET_L0S_TO_RCVY_NUM(x) (((x) >> BIT_SHIFT_L0S_TO_RCVY_NUM) & BIT_MASK_L0S_TO_RCVY_NUM)
- #define BIT_CPWM2_TOGGLING BIT(15)
- #define BIT_SHIFT_CPWM2_MOD 0
- #define BIT_MASK_CPWM2_MOD 0x7fff
- #define BIT_CPWM2_MOD(x) (((x) & BIT_MASK_CPWM2_MOD) << BIT_SHIFT_CPWM2_MOD)
- #define BIT_GET_CPWM2_MOD(x) (((x) >> BIT_SHIFT_CPWM2_MOD) & BIT_MASK_CPWM2_MOD)
- /* 2 REG_TC0_CTRL (Offset 0x0150) */
- #define BIT_TC0INT_EN BIT(26)
- #define BIT_TC0MODE BIT(25)
- #define BIT_TC0EN BIT(24)
- #define BIT_SHIFT_TC0DATA 0
- #define BIT_MASK_TC0DATA 0xffffff
- #define BIT_TC0DATA(x) (((x) & BIT_MASK_TC0DATA) << BIT_SHIFT_TC0DATA)
- #define BIT_GET_TC0DATA(x) (((x) >> BIT_SHIFT_TC0DATA) & BIT_MASK_TC0DATA)
- /* 2 REG_TC1_CTRL (Offset 0x0154) */
- #define BIT_TC1INT_EN BIT(26)
- #define BIT_TC1MODE BIT(25)
- #define BIT_TC1EN BIT(24)
- #define BIT_SHIFT_TC1DATA 0
- #define BIT_MASK_TC1DATA 0xffffff
- #define BIT_TC1DATA(x) (((x) & BIT_MASK_TC1DATA) << BIT_SHIFT_TC1DATA)
- #define BIT_GET_TC1DATA(x) (((x) >> BIT_SHIFT_TC1DATA) & BIT_MASK_TC1DATA)
- /* 2 REG_TC2_CTRL (Offset 0x0158) */
- #define BIT_TC2INT_EN BIT(26)
- #define BIT_TC2MODE BIT(25)
- #define BIT_TC2EN BIT(24)
- #define BIT_SHIFT_TC2DATA 0
- #define BIT_MASK_TC2DATA 0xffffff
- #define BIT_TC2DATA(x) (((x) & BIT_MASK_TC2DATA) << BIT_SHIFT_TC2DATA)
- #define BIT_GET_TC2DATA(x) (((x) >> BIT_SHIFT_TC2DATA) & BIT_MASK_TC2DATA)
- /* 2 REG_TC3_CTRL (Offset 0x015C) */
- #define BIT_TC3INT_EN BIT(26)
- #define BIT_TC3MODE BIT(25)
- #define BIT_TC3EN BIT(24)
- #define BIT_SHIFT_TC3DATA 0
- #define BIT_MASK_TC3DATA 0xffffff
- #define BIT_TC3DATA(x) (((x) & BIT_MASK_TC3DATA) << BIT_SHIFT_TC3DATA)
- #define BIT_GET_TC3DATA(x) (((x) >> BIT_SHIFT_TC3DATA) & BIT_MASK_TC3DATA)
- /* 2 REG_TC4_CTRL (Offset 0x0160) */
- #define BIT_TC4INT_EN BIT(26)
- #define BIT_TC4MODE BIT(25)
- #define BIT_TC4EN BIT(24)
- #define BIT_SHIFT_TC4DATA 0
- #define BIT_MASK_TC4DATA 0xffffff
- #define BIT_TC4DATA(x) (((x) & BIT_MASK_TC4DATA) << BIT_SHIFT_TC4DATA)
- #define BIT_GET_TC4DATA(x) (((x) >> BIT_SHIFT_TC4DATA) & BIT_MASK_TC4DATA)
- /* 2 REG_TCUNIT_BASE (Offset 0x0164) */
- #define BIT_SHIFT_TCUNIT_BASE 0
- #define BIT_MASK_TCUNIT_BASE 0x3fff
- #define BIT_TCUNIT_BASE(x) (((x) & BIT_MASK_TCUNIT_BASE) << BIT_SHIFT_TCUNIT_BASE)
- #define BIT_GET_TCUNIT_BASE(x) (((x) >> BIT_SHIFT_TCUNIT_BASE) & BIT_MASK_TCUNIT_BASE)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_TC5_CTRL (Offset 0x0168) */
- #define BIT_TC50INT_EN BIT(26)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_TC5_CTRL (Offset 0x0168) */
- #define BIT_TC5INT_EN BIT(26)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_TC5_CTRL (Offset 0x0168) */
- #define BIT_TC5MODE BIT(25)
- #define BIT_TC5EN BIT(24)
- #define BIT_SHIFT_TC5DATA 0
- #define BIT_MASK_TC5DATA 0xffffff
- #define BIT_TC5DATA(x) (((x) & BIT_MASK_TC5DATA) << BIT_SHIFT_TC5DATA)
- #define BIT_GET_TC5DATA(x) (((x) >> BIT_SHIFT_TC5DATA) & BIT_MASK_TC5DATA)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_TC6_CTRL (Offset 0x016C) */
- #define BIT_TC60INT_EN BIT(26)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_TC6_CTRL (Offset 0x016C) */
- #define BIT_TC6INT_EN BIT(26)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_TC6_CTRL (Offset 0x016C) */
- #define BIT_TC6MODE BIT(25)
- #define BIT_TC6EN BIT(24)
- #define BIT_SHIFT_TC6DATA 0
- #define BIT_MASK_TC6DATA 0xffffff
- #define BIT_TC6DATA(x) (((x) & BIT_MASK_TC6DATA) << BIT_SHIFT_TC6DATA)
- #define BIT_GET_TC6DATA(x) (((x) >> BIT_SHIFT_TC6DATA) & BIT_MASK_TC6DATA)
- /* 2 REG_MBIST_FAIL (Offset 0x0170) */
- #define BIT_SHIFT_8051_MBIST_FAIL 26
- #define BIT_MASK_8051_MBIST_FAIL 0x7
- #define BIT_8051_MBIST_FAIL(x) (((x) & BIT_MASK_8051_MBIST_FAIL) << BIT_SHIFT_8051_MBIST_FAIL)
- #define BIT_GET_8051_MBIST_FAIL(x) (((x) >> BIT_SHIFT_8051_MBIST_FAIL) & BIT_MASK_8051_MBIST_FAIL)
- #define BIT_SHIFT_USB_MBIST_FAIL 24
- #define BIT_MASK_USB_MBIST_FAIL 0x3
- #define BIT_USB_MBIST_FAIL(x) (((x) & BIT_MASK_USB_MBIST_FAIL) << BIT_SHIFT_USB_MBIST_FAIL)
- #define BIT_GET_USB_MBIST_FAIL(x) (((x) >> BIT_SHIFT_USB_MBIST_FAIL) & BIT_MASK_USB_MBIST_FAIL)
- #define BIT_SHIFT_PCIE_MBIST_FAIL 16
- #define BIT_MASK_PCIE_MBIST_FAIL 0x3f
- #define BIT_PCIE_MBIST_FAIL(x) (((x) & BIT_MASK_PCIE_MBIST_FAIL) << BIT_SHIFT_PCIE_MBIST_FAIL)
- #define BIT_GET_PCIE_MBIST_FAIL(x) (((x) >> BIT_SHIFT_PCIE_MBIST_FAIL) & BIT_MASK_PCIE_MBIST_FAIL)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_MBIST_FAIL (Offset 0x0170) */
- #define BIT_SHIFT_MAC_MBIST_FAIL 0
- #define BIT_MASK_MAC_MBIST_FAIL 0xfff
- #define BIT_MAC_MBIST_FAIL(x) (((x) & BIT_MASK_MAC_MBIST_FAIL) << BIT_SHIFT_MAC_MBIST_FAIL)
- #define BIT_GET_MAC_MBIST_FAIL(x) (((x) >> BIT_SHIFT_MAC_MBIST_FAIL) & BIT_MASK_MAC_MBIST_FAIL)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_MBIST_FAIL (Offset 0x0170) */
- #define BIT_SHIFT_MAC_MBIST_FAIL_DRF 0
- #define BIT_MASK_MAC_MBIST_FAIL_DRF 0x3ffff
- #define BIT_MAC_MBIST_FAIL_DRF(x) (((x) & BIT_MASK_MAC_MBIST_FAIL_DRF) << BIT_SHIFT_MAC_MBIST_FAIL_DRF)
- #define BIT_GET_MAC_MBIST_FAIL_DRF(x) (((x) >> BIT_SHIFT_MAC_MBIST_FAIL_DRF) & BIT_MASK_MAC_MBIST_FAIL_DRF)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_MBIST_START_PAUSE (Offset 0x0174) */
- #define BIT_SHIFT_8051_MBIST_START_PAUSE 26
- #define BIT_MASK_8051_MBIST_START_PAUSE 0x7
- #define BIT_8051_MBIST_START_PAUSE(x) (((x) & BIT_MASK_8051_MBIST_START_PAUSE) << BIT_SHIFT_8051_MBIST_START_PAUSE)
- #define BIT_GET_8051_MBIST_START_PAUSE(x) (((x) >> BIT_SHIFT_8051_MBIST_START_PAUSE) & BIT_MASK_8051_MBIST_START_PAUSE)
- #define BIT_SHIFT_USB_MBIST_START_PAUSE 24
- #define BIT_MASK_USB_MBIST_START_PAUSE 0x3
- #define BIT_USB_MBIST_START_PAUSE(x) (((x) & BIT_MASK_USB_MBIST_START_PAUSE) << BIT_SHIFT_USB_MBIST_START_PAUSE)
- #define BIT_GET_USB_MBIST_START_PAUSE(x) (((x) >> BIT_SHIFT_USB_MBIST_START_PAUSE) & BIT_MASK_USB_MBIST_START_PAUSE)
- #define BIT_SHIFT_PCIE_MBIST_START_PAUSE 16
- #define BIT_MASK_PCIE_MBIST_START_PAUSE 0x3f
- #define BIT_PCIE_MBIST_START_PAUSE(x) (((x) & BIT_MASK_PCIE_MBIST_START_PAUSE) << BIT_SHIFT_PCIE_MBIST_START_PAUSE)
- #define BIT_GET_PCIE_MBIST_START_PAUSE(x) (((x) >> BIT_SHIFT_PCIE_MBIST_START_PAUSE) & BIT_MASK_PCIE_MBIST_START_PAUSE)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_MBIST_START_PAUSE (Offset 0x0174) */
- #define BIT_SHIFT_MAC_MBIST_START_PAUSE 0
- #define BIT_MASK_MAC_MBIST_START_PAUSE 0xfff
- #define BIT_MAC_MBIST_START_PAUSE(x) (((x) & BIT_MASK_MAC_MBIST_START_PAUSE) << BIT_SHIFT_MAC_MBIST_START_PAUSE)
- #define BIT_GET_MAC_MBIST_START_PAUSE(x) (((x) >> BIT_SHIFT_MAC_MBIST_START_PAUSE) & BIT_MASK_MAC_MBIST_START_PAUSE)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_MBIST_START_PAUSE (Offset 0x0174) */
- #define BIT_SHIFT_MAC_MBIST_START_PAUSE_V1 0
- #define BIT_MASK_MAC_MBIST_START_PAUSE_V1 0x3ffff
- #define BIT_MAC_MBIST_START_PAUSE_V1(x) (((x) & BIT_MASK_MAC_MBIST_START_PAUSE_V1) << BIT_SHIFT_MAC_MBIST_START_PAUSE_V1)
- #define BIT_GET_MAC_MBIST_START_PAUSE_V1(x) (((x) >> BIT_SHIFT_MAC_MBIST_START_PAUSE_V1) & BIT_MASK_MAC_MBIST_START_PAUSE_V1)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_MBIST_DONE (Offset 0x0178) */
- #define BIT_SHIFT_8051_MBIST_DONE 26
- #define BIT_MASK_8051_MBIST_DONE 0x7
- #define BIT_8051_MBIST_DONE(x) (((x) & BIT_MASK_8051_MBIST_DONE) << BIT_SHIFT_8051_MBIST_DONE)
- #define BIT_GET_8051_MBIST_DONE(x) (((x) >> BIT_SHIFT_8051_MBIST_DONE) & BIT_MASK_8051_MBIST_DONE)
- #define BIT_SHIFT_USB_MBIST_DONE 24
- #define BIT_MASK_USB_MBIST_DONE 0x3
- #define BIT_USB_MBIST_DONE(x) (((x) & BIT_MASK_USB_MBIST_DONE) << BIT_SHIFT_USB_MBIST_DONE)
- #define BIT_GET_USB_MBIST_DONE(x) (((x) >> BIT_SHIFT_USB_MBIST_DONE) & BIT_MASK_USB_MBIST_DONE)
- #define BIT_SHIFT_PCIE_MBIST_DONE 16
- #define BIT_MASK_PCIE_MBIST_DONE 0x3f
- #define BIT_PCIE_MBIST_DONE(x) (((x) & BIT_MASK_PCIE_MBIST_DONE) << BIT_SHIFT_PCIE_MBIST_DONE)
- #define BIT_GET_PCIE_MBIST_DONE(x) (((x) >> BIT_SHIFT_PCIE_MBIST_DONE) & BIT_MASK_PCIE_MBIST_DONE)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_MBIST_DONE (Offset 0x0178) */
- #define BIT_SHIFT_MAC_MBIST_DONE 0
- #define BIT_MASK_MAC_MBIST_DONE 0xfff
- #define BIT_MAC_MBIST_DONE(x) (((x) & BIT_MASK_MAC_MBIST_DONE) << BIT_SHIFT_MAC_MBIST_DONE)
- #define BIT_GET_MAC_MBIST_DONE(x) (((x) >> BIT_SHIFT_MAC_MBIST_DONE) & BIT_MASK_MAC_MBIST_DONE)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_MBIST_DONE (Offset 0x0178) */
- #define BIT_SHIFT_MAC_MBIST_DONE_V1 0
- #define BIT_MASK_MAC_MBIST_DONE_V1 0x3ffff
- #define BIT_MAC_MBIST_DONE_V1(x) (((x) & BIT_MASK_MAC_MBIST_DONE_V1) << BIT_SHIFT_MAC_MBIST_DONE_V1)
- #define BIT_GET_MAC_MBIST_DONE_V1(x) (((x) >> BIT_SHIFT_MAC_MBIST_DONE_V1) & BIT_MASK_MAC_MBIST_DONE_V1)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_MBIST_ROM_CRC_DATA (Offset 0x017C) */
- #define BIT_SHIFT_MBIST_ROM_CRC_DATA 0
- #define BIT_MASK_MBIST_ROM_CRC_DATA 0xffffffffL
- #define BIT_MBIST_ROM_CRC_DATA(x) (((x) & BIT_MASK_MBIST_ROM_CRC_DATA) << BIT_SHIFT_MBIST_ROM_CRC_DATA)
- #define BIT_GET_MBIST_ROM_CRC_DATA(x) (((x) >> BIT_SHIFT_MBIST_ROM_CRC_DATA) & BIT_MASK_MBIST_ROM_CRC_DATA)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_MBIST_FAIL_NRML (Offset 0x017C) */
- #define BIT_SHIFT_MBIST_FAIL_NRML_V1 0
- #define BIT_MASK_MBIST_FAIL_NRML_V1 0x3ffff
- #define BIT_MBIST_FAIL_NRML_V1(x) (((x) & BIT_MASK_MBIST_FAIL_NRML_V1) << BIT_SHIFT_MBIST_FAIL_NRML_V1)
- #define BIT_GET_MBIST_FAIL_NRML_V1(x) (((x) >> BIT_SHIFT_MBIST_FAIL_NRML_V1) & BIT_MASK_MBIST_FAIL_NRML_V1)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_MBIST_FAIL_NRML (Offset 0x017C) */
- #define BIT_SHIFT_MBIST_FAIL_NRML 0
- #define BIT_MASK_MBIST_FAIL_NRML 0xffffffffL
- #define BIT_MBIST_FAIL_NRML(x) (((x) & BIT_MASK_MBIST_FAIL_NRML) << BIT_SHIFT_MBIST_FAIL_NRML)
- #define BIT_GET_MBIST_FAIL_NRML(x) (((x) >> BIT_SHIFT_MBIST_FAIL_NRML) & BIT_MASK_MBIST_FAIL_NRML)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_AES_DECRPT_DATA (Offset 0x0180) */
- #define BIT_SHIFT_IPS_CFG_ADDR 0
- #define BIT_MASK_IPS_CFG_ADDR 0xff
- #define BIT_IPS_CFG_ADDR(x) (((x) & BIT_MASK_IPS_CFG_ADDR) << BIT_SHIFT_IPS_CFG_ADDR)
- #define BIT_GET_IPS_CFG_ADDR(x) (((x) >> BIT_SHIFT_IPS_CFG_ADDR) & BIT_MASK_IPS_CFG_ADDR)
- /* 2 REG_AES_DECRPT_CFG (Offset 0x0184) */
- #define BIT_SHIFT_IPS_CFG_DATA 0
- #define BIT_MASK_IPS_CFG_DATA 0xffffffffL
- #define BIT_IPS_CFG_DATA(x) (((x) & BIT_MASK_IPS_CFG_DATA) << BIT_SHIFT_IPS_CFG_DATA)
- #define BIT_GET_IPS_CFG_DATA(x) (((x) >> BIT_SHIFT_IPS_CFG_DATA) & BIT_MASK_IPS_CFG_DATA)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_MACCLKFRQ (Offset 0x018C) */
- #define BIT_SHIFT_MACCLK_FREQ_LOW32 0
- #define BIT_MASK_MACCLK_FREQ_LOW32 0xffffffffL
- #define BIT_MACCLK_FREQ_LOW32(x) (((x) & BIT_MASK_MACCLK_FREQ_LOW32) << BIT_SHIFT_MACCLK_FREQ_LOW32)
- #define BIT_GET_MACCLK_FREQ_LOW32(x) (((x) >> BIT_SHIFT_MACCLK_FREQ_LOW32) & BIT_MASK_MACCLK_FREQ_LOW32)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_TMETER (Offset 0x0190) */
- #define BIT_TEMP_VALID BIT(31)
- #define BIT_SHIFT_TEMP_VALUE 24
- #define BIT_MASK_TEMP_VALUE 0x3f
- #define BIT_TEMP_VALUE(x) (((x) & BIT_MASK_TEMP_VALUE) << BIT_SHIFT_TEMP_VALUE)
- #define BIT_GET_TEMP_VALUE(x) (((x) >> BIT_SHIFT_TEMP_VALUE) & BIT_MASK_TEMP_VALUE)
- #define BIT_SHIFT_REG_TMETER_TIMER 8
- #define BIT_MASK_REG_TMETER_TIMER 0xfff
- #define BIT_REG_TMETER_TIMER(x) (((x) & BIT_MASK_REG_TMETER_TIMER) << BIT_SHIFT_REG_TMETER_TIMER)
- #define BIT_GET_REG_TMETER_TIMER(x) (((x) >> BIT_SHIFT_REG_TMETER_TIMER) & BIT_MASK_REG_TMETER_TIMER)
- #define BIT_SHIFT_REG_TEMP_DELTA 2
- #define BIT_MASK_REG_TEMP_DELTA 0x3f
- #define BIT_REG_TEMP_DELTA(x) (((x) & BIT_MASK_REG_TEMP_DELTA) << BIT_SHIFT_REG_TEMP_DELTA)
- #define BIT_GET_REG_TEMP_DELTA(x) (((x) >> BIT_SHIFT_REG_TEMP_DELTA) & BIT_MASK_REG_TEMP_DELTA)
- #define BIT_REG_TMETER_EN BIT(0)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_TMETER (Offset 0x0190) */
- #define BIT_SHIFT_MACCLK_FREQ_HIGH10 0
- #define BIT_MASK_MACCLK_FREQ_HIGH10 0x3ff
- #define BIT_MACCLK_FREQ_HIGH10(x) (((x) & BIT_MASK_MACCLK_FREQ_HIGH10) << BIT_SHIFT_MACCLK_FREQ_HIGH10)
- #define BIT_GET_MACCLK_FREQ_HIGH10(x) (((x) >> BIT_SHIFT_MACCLK_FREQ_HIGH10) & BIT_MASK_MACCLK_FREQ_HIGH10)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_OSC_32K_CTRL (Offset 0x0194) */
- #define BIT_SHIFT_OSC_32K_CLKGEN_0 16
- #define BIT_MASK_OSC_32K_CLKGEN_0 0xffff
- #define BIT_OSC_32K_CLKGEN_0(x) (((x) & BIT_MASK_OSC_32K_CLKGEN_0) << BIT_SHIFT_OSC_32K_CLKGEN_0)
- #define BIT_GET_OSC_32K_CLKGEN_0(x) (((x) >> BIT_SHIFT_OSC_32K_CLKGEN_0) & BIT_MASK_OSC_32K_CLKGEN_0)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_OSC_32K_CTRL (Offset 0x0194) */
- #define BIT_32K_CLK_OUT_RDY BIT(12)
- #define BIT_SHIFT_MONITOR_CYCLE_LOG2 8
- #define BIT_MASK_MONITOR_CYCLE_LOG2 0xf
- #define BIT_MONITOR_CYCLE_LOG2(x) (((x) & BIT_MASK_MONITOR_CYCLE_LOG2) << BIT_SHIFT_MONITOR_CYCLE_LOG2)
- #define BIT_GET_MONITOR_CYCLE_LOG2(x) (((x) >> BIT_SHIFT_MONITOR_CYCLE_LOG2) & BIT_MASK_MONITOR_CYCLE_LOG2)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_OSC_32K_CTRL (Offset 0x0194) */
- #define BIT_SHIFT_OSC_32K_RES_COMP 4
- #define BIT_MASK_OSC_32K_RES_COMP 0x3
- #define BIT_OSC_32K_RES_COMP(x) (((x) & BIT_MASK_OSC_32K_RES_COMP) << BIT_SHIFT_OSC_32K_RES_COMP)
- #define BIT_GET_OSC_32K_RES_COMP(x) (((x) >> BIT_SHIFT_OSC_32K_RES_COMP) & BIT_MASK_OSC_32K_RES_COMP)
- #define BIT_OSC_32K_OUT_SEL BIT(3)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_OSC_32K_CTRL (Offset 0x0194) */
- #define BIT_ISO_WL_2_OSC_32K BIT(1)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_OSC_32K_CTRL (Offset 0x0194) */
- #define BIT_POW_CKGEN BIT(0)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_32K_CAL_REG1 (Offset 0x0198) */
- #define BIT_CAL_32K_REG_WR BIT(31)
- #define BIT_CAL_32K_DBG_SEL BIT(22)
- #define BIT_SHIFT_CAL_32K_REG_ADDR 16
- #define BIT_MASK_CAL_32K_REG_ADDR 0x3f
- #define BIT_CAL_32K_REG_ADDR(x) (((x) & BIT_MASK_CAL_32K_REG_ADDR) << BIT_SHIFT_CAL_32K_REG_ADDR)
- #define BIT_GET_CAL_32K_REG_ADDR(x) (((x) >> BIT_SHIFT_CAL_32K_REG_ADDR) & BIT_MASK_CAL_32K_REG_ADDR)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_32K_CAL_REG1 (Offset 0x0198) */
- #define BIT_SHIFT_FREQVALUE_UNREGCLK 8
- #define BIT_MASK_FREQVALUE_UNREGCLK 0xffffff
- #define BIT_FREQVALUE_UNREGCLK(x) (((x) & BIT_MASK_FREQVALUE_UNREGCLK) << BIT_SHIFT_FREQVALUE_UNREGCLK)
- #define BIT_GET_FREQVALUE_UNREGCLK(x) (((x) >> BIT_SHIFT_FREQVALUE_UNREGCLK) & BIT_MASK_FREQVALUE_UNREGCLK)
- #define BIT_CAL32K_DBGMOD BIT(7)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_32K_CAL_REG1 (Offset 0x0198) */
- #define BIT_SHIFT_CAL_32K_REG_DATA 0
- #define BIT_MASK_CAL_32K_REG_DATA 0xffff
- #define BIT_CAL_32K_REG_DATA(x) (((x) & BIT_MASK_CAL_32K_REG_DATA) << BIT_SHIFT_CAL_32K_REG_DATA)
- #define BIT_GET_CAL_32K_REG_DATA(x) (((x) >> BIT_SHIFT_CAL_32K_REG_DATA) & BIT_MASK_CAL_32K_REG_DATA)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_32K_CAL_REG1 (Offset 0x0198) */
- #define BIT_SHIFT_NCO_THRS 0
- #define BIT_MASK_NCO_THRS 0x7f
- #define BIT_NCO_THRS(x) (((x) & BIT_MASK_NCO_THRS) << BIT_SHIFT_NCO_THRS)
- #define BIT_GET_NCO_THRS(x) (((x) >> BIT_SHIFT_NCO_THRS) & BIT_MASK_NCO_THRS)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_C2HEVT (Offset 0x01A0) */
- #define BIT_SHIFT_C2HEVT_MSG 0
- #define BIT_MASK_C2HEVT_MSG 0xffffffffffffffffffffffffffffffffL
- #define BIT_C2HEVT_MSG(x) (((x) & BIT_MASK_C2HEVT_MSG) << BIT_SHIFT_C2HEVT_MSG)
- #define BIT_GET_C2HEVT_MSG(x) (((x) >> BIT_SHIFT_C2HEVT_MSG) & BIT_MASK_C2HEVT_MSG)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT)
- /* 2 REG_C2HEVT (Offset 0x01A0) */
- #define BIT_SHIFT_C2HEVT_MSG_V1 0
- #define BIT_MASK_C2HEVT_MSG_V1 0xffffffffL
- #define BIT_C2HEVT_MSG_V1(x) (((x) & BIT_MASK_C2HEVT_MSG_V1) << BIT_SHIFT_C2HEVT_MSG_V1)
- #define BIT_GET_C2HEVT_MSG_V1(x) (((x) >> BIT_SHIFT_C2HEVT_MSG_V1) & BIT_MASK_C2HEVT_MSG_V1)
- /* 2 REG_C2HEVT_1 (Offset 0x01A4) */
- #define BIT_SHIFT_C2HEVT_MSG_1 0
- #define BIT_MASK_C2HEVT_MSG_1 0xffffffffL
- #define BIT_C2HEVT_MSG_1(x) (((x) & BIT_MASK_C2HEVT_MSG_1) << BIT_SHIFT_C2HEVT_MSG_1)
- #define BIT_GET_C2HEVT_MSG_1(x) (((x) >> BIT_SHIFT_C2HEVT_MSG_1) & BIT_MASK_C2HEVT_MSG_1)
- /* 2 REG_C2HEVT_2 (Offset 0x01A8) */
- #define BIT_SHIFT_C2HEVT_MSG_2 0
- #define BIT_MASK_C2HEVT_MSG_2 0xffffffffL
- #define BIT_C2HEVT_MSG_2(x) (((x) & BIT_MASK_C2HEVT_MSG_2) << BIT_SHIFT_C2HEVT_MSG_2)
- #define BIT_GET_C2HEVT_MSG_2(x) (((x) >> BIT_SHIFT_C2HEVT_MSG_2) & BIT_MASK_C2HEVT_MSG_2)
- /* 2 REG_C2HEVT_3 (Offset 0x01AC) */
- #define BIT_SHIFT_C2HEVT_MSG_3 0
- #define BIT_MASK_C2HEVT_MSG_3 0xffffffffL
- #define BIT_C2HEVT_MSG_3(x) (((x) & BIT_MASK_C2HEVT_MSG_3) << BIT_SHIFT_C2HEVT_MSG_3)
- #define BIT_GET_C2HEVT_MSG_3(x) (((x) >> BIT_SHIFT_C2HEVT_MSG_3) & BIT_MASK_C2HEVT_MSG_3)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_SW_DEFINED_PAGE1 (Offset 0x01B8) */
- #define BIT_SHIFT_SW_DEFINED_PAGE1 0
- #define BIT_MASK_SW_DEFINED_PAGE1 0xffffffffffffffffL
- #define BIT_SW_DEFINED_PAGE1(x) (((x) & BIT_MASK_SW_DEFINED_PAGE1) << BIT_SHIFT_SW_DEFINED_PAGE1)
- #define BIT_GET_SW_DEFINED_PAGE1(x) (((x) >> BIT_SHIFT_SW_DEFINED_PAGE1) & BIT_MASK_SW_DEFINED_PAGE1)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT)
- /* 2 REG_SW_DEFINED_PAGE1 (Offset 0x01B8) */
- #define BIT_SHIFT_SW_DEFINED_PAGE1_V1 0
- #define BIT_MASK_SW_DEFINED_PAGE1_V1 0xffffffffL
- #define BIT_SW_DEFINED_PAGE1_V1(x) (((x) & BIT_MASK_SW_DEFINED_PAGE1_V1) << BIT_SHIFT_SW_DEFINED_PAGE1_V1)
- #define BIT_GET_SW_DEFINED_PAGE1_V1(x) (((x) >> BIT_SHIFT_SW_DEFINED_PAGE1_V1) & BIT_MASK_SW_DEFINED_PAGE1_V1)
- /* 2 REG_SW_DEFINED_PAGE2 (Offset 0x01BC) */
- #define BIT_SHIFT_SW_DEFINED_PAGE2 0
- #define BIT_MASK_SW_DEFINED_PAGE2 0xffffffffL
- #define BIT_SW_DEFINED_PAGE2(x) (((x) & BIT_MASK_SW_DEFINED_PAGE2) << BIT_SHIFT_SW_DEFINED_PAGE2)
- #define BIT_GET_SW_DEFINED_PAGE2(x) (((x) >> BIT_SHIFT_SW_DEFINED_PAGE2) & BIT_MASK_SW_DEFINED_PAGE2)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_MCUTST_I (Offset 0x01C0) */
- #define BIT_SHIFT_MCUDMSG_I 0
- #define BIT_MASK_MCUDMSG_I 0xffffffffL
- #define BIT_MCUDMSG_I(x) (((x) & BIT_MASK_MCUDMSG_I) << BIT_SHIFT_MCUDMSG_I)
- #define BIT_GET_MCUDMSG_I(x) (((x) >> BIT_SHIFT_MCUDMSG_I) & BIT_MASK_MCUDMSG_I)
- /* 2 REG_MCUTST_II (Offset 0x01C4) */
- #define BIT_SHIFT_MCUDMSG_II 0
- #define BIT_MASK_MCUDMSG_II 0xffffffffL
- #define BIT_MCUDMSG_II(x) (((x) & BIT_MASK_MCUDMSG_II) << BIT_SHIFT_MCUDMSG_II)
- #define BIT_GET_MCUDMSG_II(x) (((x) >> BIT_SHIFT_MCUDMSG_II) & BIT_MASK_MCUDMSG_II)
- /* 2 REG_FMETHR (Offset 0x01C8) */
- #define BIT_FMSG_INT BIT(31)
- #define BIT_SHIFT_FW_MSG 0
- #define BIT_MASK_FW_MSG 0xffffffffL
- #define BIT_FW_MSG(x) (((x) & BIT_MASK_FW_MSG) << BIT_SHIFT_FW_MSG)
- #define BIT_GET_FW_MSG(x) (((x) >> BIT_SHIFT_FW_MSG) & BIT_MASK_FW_MSG)
- /* 2 REG_HMETFR (Offset 0x01CC) */
- #define BIT_SHIFT_HRCV_MSG 24
- #define BIT_MASK_HRCV_MSG 0xff
- #define BIT_HRCV_MSG(x) (((x) & BIT_MASK_HRCV_MSG) << BIT_SHIFT_HRCV_MSG)
- #define BIT_GET_HRCV_MSG(x) (((x) >> BIT_SHIFT_HRCV_MSG) & BIT_MASK_HRCV_MSG)
- #define BIT_INT_BOX3 BIT(3)
- #define BIT_INT_BOX2 BIT(2)
- #define BIT_INT_BOX1 BIT(1)
- #define BIT_INT_BOX0 BIT(0)
- /* 2 REG_HMEBOX0 (Offset 0x01D0) */
- #define BIT_SHIFT_HOST_MSG_0 0
- #define BIT_MASK_HOST_MSG_0 0xffffffffL
- #define BIT_HOST_MSG_0(x) (((x) & BIT_MASK_HOST_MSG_0) << BIT_SHIFT_HOST_MSG_0)
- #define BIT_GET_HOST_MSG_0(x) (((x) >> BIT_SHIFT_HOST_MSG_0) & BIT_MASK_HOST_MSG_0)
- /* 2 REG_HMEBOX1 (Offset 0x01D4) */
- #define BIT_SHIFT_HOST_MSG_1 0
- #define BIT_MASK_HOST_MSG_1 0xffffffffL
- #define BIT_HOST_MSG_1(x) (((x) & BIT_MASK_HOST_MSG_1) << BIT_SHIFT_HOST_MSG_1)
- #define BIT_GET_HOST_MSG_1(x) (((x) >> BIT_SHIFT_HOST_MSG_1) & BIT_MASK_HOST_MSG_1)
- /* 2 REG_HMEBOX2 (Offset 0x01D8) */
- #define BIT_SHIFT_HOST_MSG_2 0
- #define BIT_MASK_HOST_MSG_2 0xffffffffL
- #define BIT_HOST_MSG_2(x) (((x) & BIT_MASK_HOST_MSG_2) << BIT_SHIFT_HOST_MSG_2)
- #define BIT_GET_HOST_MSG_2(x) (((x) >> BIT_SHIFT_HOST_MSG_2) & BIT_MASK_HOST_MSG_2)
- /* 2 REG_HMEBOX3 (Offset 0x01DC) */
- #define BIT_SHIFT_HOST_MSG_3 0
- #define BIT_MASK_HOST_MSG_3 0xffffffffL
- #define BIT_HOST_MSG_3(x) (((x) & BIT_MASK_HOST_MSG_3) << BIT_SHIFT_HOST_MSG_3)
- #define BIT_GET_HOST_MSG_3(x) (((x) >> BIT_SHIFT_HOST_MSG_3) & BIT_MASK_HOST_MSG_3)
- /* 2 REG_LLT_INIT (Offset 0x01E0) */
- #define BIT_SHIFT_LLTE_RWM 30
- #define BIT_MASK_LLTE_RWM 0x3
- #define BIT_LLTE_RWM(x) (((x) & BIT_MASK_LLTE_RWM) << BIT_SHIFT_LLTE_RWM)
- #define BIT_GET_LLTE_RWM(x) (((x) >> BIT_SHIFT_LLTE_RWM) & BIT_MASK_LLTE_RWM)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_LLT_INIT (Offset 0x01E0) */
- #define BIT_SHIFT_LLTINI_PDATA 16
- #define BIT_MASK_LLTINI_PDATA 0xff
- #define BIT_LLTINI_PDATA(x) (((x) & BIT_MASK_LLTINI_PDATA) << BIT_SHIFT_LLTINI_PDATA)
- #define BIT_GET_LLTINI_PDATA(x) (((x) >> BIT_SHIFT_LLTINI_PDATA) & BIT_MASK_LLTINI_PDATA)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_LLT_INIT (Offset 0x01E0) */
- #define BIT_SHIFT_LLTINI_PDATA_V1 16
- #define BIT_MASK_LLTINI_PDATA_V1 0xfff
- #define BIT_LLTINI_PDATA_V1(x) (((x) & BIT_MASK_LLTINI_PDATA_V1) << BIT_SHIFT_LLTINI_PDATA_V1)
- #define BIT_GET_LLTINI_PDATA_V1(x) (((x) >> BIT_SHIFT_LLTINI_PDATA_V1) & BIT_MASK_LLTINI_PDATA_V1)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_LLT_INIT (Offset 0x01E0) */
- #define BIT_SHIFT_LLTINI_ADDR 8
- #define BIT_MASK_LLTINI_ADDR 0xff
- #define BIT_LLTINI_ADDR(x) (((x) & BIT_MASK_LLTINI_ADDR) << BIT_SHIFT_LLTINI_ADDR)
- #define BIT_GET_LLTINI_ADDR(x) (((x) >> BIT_SHIFT_LLTINI_ADDR) & BIT_MASK_LLTINI_ADDR)
- #define BIT_SHIFT_LLTINI_HDATA 0
- #define BIT_MASK_LLTINI_HDATA 0xff
- #define BIT_LLTINI_HDATA(x) (((x) & BIT_MASK_LLTINI_HDATA) << BIT_SHIFT_LLTINI_HDATA)
- #define BIT_GET_LLTINI_HDATA(x) (((x) >> BIT_SHIFT_LLTINI_HDATA) & BIT_MASK_LLTINI_HDATA)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_LLT_INIT (Offset 0x01E0) */
- #define BIT_SHIFT_LLTINI_HDATA_V1 0
- #define BIT_MASK_LLTINI_HDATA_V1 0xfff
- #define BIT_LLTINI_HDATA_V1(x) (((x) & BIT_MASK_LLTINI_HDATA_V1) << BIT_SHIFT_LLTINI_HDATA_V1)
- #define BIT_GET_LLTINI_HDATA_V1(x) (((x) >> BIT_SHIFT_LLTINI_HDATA_V1) & BIT_MASK_LLTINI_HDATA_V1)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_GENTST (Offset 0x01E4) */
- #define BIT_SHIFT_GENTST 0
- #define BIT_MASK_GENTST 0xffffffffL
- #define BIT_GENTST(x) (((x) & BIT_MASK_GENTST) << BIT_SHIFT_GENTST)
- #define BIT_GET_GENTST(x) (((x) >> BIT_SHIFT_GENTST) & BIT_MASK_GENTST)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_LLT_INIT_ADDR (Offset 0x01E4) */
- #define BIT_SHIFT_LLTINI_ADDR_V1 0
- #define BIT_MASK_LLTINI_ADDR_V1 0xfff
- #define BIT_LLTINI_ADDR_V1(x) (((x) & BIT_MASK_LLTINI_ADDR_V1) << BIT_SHIFT_LLTINI_ADDR_V1)
- #define BIT_GET_LLTINI_ADDR_V1(x) (((x) >> BIT_SHIFT_LLTINI_ADDR_V1) & BIT_MASK_LLTINI_ADDR_V1)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_BB_ACCESS_CTRL (Offset 0x01E8) */
- #define BIT_SHIFT_BB_WRITE_READ 30
- #define BIT_MASK_BB_WRITE_READ 0x3
- #define BIT_BB_WRITE_READ(x) (((x) & BIT_MASK_BB_WRITE_READ) << BIT_SHIFT_BB_WRITE_READ)
- #define BIT_GET_BB_WRITE_READ(x) (((x) >> BIT_SHIFT_BB_WRITE_READ) & BIT_MASK_BB_WRITE_READ)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_BB_ACCESS_CTRL (Offset 0x01E8) */
- #define BIT_SHIFT_BB_WRITE_EN_V1 16
- #define BIT_MASK_BB_WRITE_EN_V1 0xf
- #define BIT_BB_WRITE_EN_V1(x) (((x) & BIT_MASK_BB_WRITE_EN_V1) << BIT_SHIFT_BB_WRITE_EN_V1)
- #define BIT_GET_BB_WRITE_EN_V1(x) (((x) >> BIT_SHIFT_BB_WRITE_EN_V1) & BIT_MASK_BB_WRITE_EN_V1)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_BB_ACCESS_CTRL (Offset 0x01E8) */
- #define BIT_SHIFT_BB_WRITE_EN 12
- #define BIT_MASK_BB_WRITE_EN 0xf
- #define BIT_BB_WRITE_EN(x) (((x) & BIT_MASK_BB_WRITE_EN) << BIT_SHIFT_BB_WRITE_EN)
- #define BIT_GET_BB_WRITE_EN(x) (((x) >> BIT_SHIFT_BB_WRITE_EN) & BIT_MASK_BB_WRITE_EN)
- #define BIT_SHIFT_BB_ADDR 2
- #define BIT_MASK_BB_ADDR 0x1ff
- #define BIT_BB_ADDR(x) (((x) & BIT_MASK_BB_ADDR) << BIT_SHIFT_BB_ADDR)
- #define BIT_GET_BB_ADDR(x) (((x) >> BIT_SHIFT_BB_ADDR) & BIT_MASK_BB_ADDR)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_BB_ACCESS_CTRL (Offset 0x01E8) */
- #define BIT_SHIFT_BB_ADDR_V1 2
- #define BIT_MASK_BB_ADDR_V1 0xfff
- #define BIT_BB_ADDR_V1(x) (((x) & BIT_MASK_BB_ADDR_V1) << BIT_SHIFT_BB_ADDR_V1)
- #define BIT_GET_BB_ADDR_V1(x) (((x) >> BIT_SHIFT_BB_ADDR_V1) & BIT_MASK_BB_ADDR_V1)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_BB_ACCESS_CTRL (Offset 0x01E8) */
- #define BIT_BB_ERRACC BIT(0)
- /* 2 REG_BB_ACCESS_DATA (Offset 0x01EC) */
- #define BIT_SHIFT_BB_DATA 0
- #define BIT_MASK_BB_DATA 0xffffffffL
- #define BIT_BB_DATA(x) (((x) & BIT_MASK_BB_DATA) << BIT_SHIFT_BB_DATA)
- #define BIT_GET_BB_DATA(x) (((x) >> BIT_SHIFT_BB_DATA) & BIT_MASK_BB_DATA)
- /* 2 REG_HMEBOX_E0 (Offset 0x01F0) */
- #define BIT_SHIFT_HMEBOX_E0 0
- #define BIT_MASK_HMEBOX_E0 0xffffffffL
- #define BIT_HMEBOX_E0(x) (((x) & BIT_MASK_HMEBOX_E0) << BIT_SHIFT_HMEBOX_E0)
- #define BIT_GET_HMEBOX_E0(x) (((x) >> BIT_SHIFT_HMEBOX_E0) & BIT_MASK_HMEBOX_E0)
- /* 2 REG_HMEBOX_E1 (Offset 0x01F4) */
- #define BIT_SHIFT_HMEBOX_E1 0
- #define BIT_MASK_HMEBOX_E1 0xffffffffL
- #define BIT_HMEBOX_E1(x) (((x) & BIT_MASK_HMEBOX_E1) << BIT_SHIFT_HMEBOX_E1)
- #define BIT_GET_HMEBOX_E1(x) (((x) >> BIT_SHIFT_HMEBOX_E1) & BIT_MASK_HMEBOX_E1)
- /* 2 REG_HMEBOX_E2 (Offset 0x01F8) */
- #define BIT_SHIFT_HMEBOX_E2 0
- #define BIT_MASK_HMEBOX_E2 0xffffffffL
- #define BIT_HMEBOX_E2(x) (((x) & BIT_MASK_HMEBOX_E2) << BIT_SHIFT_HMEBOX_E2)
- #define BIT_GET_HMEBOX_E2(x) (((x) >> BIT_SHIFT_HMEBOX_E2) & BIT_MASK_HMEBOX_E2)
- /* 2 REG_HMEBOX_E3 (Offset 0x01FC) */
- #define BIT_LD_RQPN BIT(31)
- #define BIT_SHIFT_HMEBOX_E3 0
- #define BIT_MASK_HMEBOX_E3 0xffffffffL
- #define BIT_HMEBOX_E3(x) (((x) & BIT_MASK_HMEBOX_E3) << BIT_SHIFT_HMEBOX_E3)
- #define BIT_GET_HMEBOX_E3(x) (((x) >> BIT_SHIFT_HMEBOX_E3) & BIT_MASK_HMEBOX_E3)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_RQPN_CTRL_HLPQ (Offset 0x0200) */
- #define BIT_EPQ_PUBLIC_DIS BIT(27)
- #define BIT_NPQ_PUBLIC_DIS BIT(26)
- #define BIT_LPQ_PUBLIC_DIS BIT(25)
- #define BIT_HPQ_PUBLIC_DIS BIT(24)
- #define BIT_SHIFT_PUBQ 16
- #define BIT_MASK_PUBQ 0xff
- #define BIT_PUBQ(x) (((x) & BIT_MASK_PUBQ) << BIT_SHIFT_PUBQ)
- #define BIT_GET_PUBQ(x) (((x) >> BIT_SHIFT_PUBQ) & BIT_MASK_PUBQ)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FIFOPAGE_CTRL_1 (Offset 0x0200) */
- #define BIT_SHIFT_TX_OQT_HE_FREE_SPACE_V1 16
- #define BIT_MASK_TX_OQT_HE_FREE_SPACE_V1 0xff
- #define BIT_TX_OQT_HE_FREE_SPACE_V1(x) (((x) & BIT_MASK_TX_OQT_HE_FREE_SPACE_V1) << BIT_SHIFT_TX_OQT_HE_FREE_SPACE_V1)
- #define BIT_GET_TX_OQT_HE_FREE_SPACE_V1(x) (((x) >> BIT_SHIFT_TX_OQT_HE_FREE_SPACE_V1) & BIT_MASK_TX_OQT_HE_FREE_SPACE_V1)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_RQPN_CTRL_HLPQ (Offset 0x0200) */
- #define BIT_SHIFT_LPQ 8
- #define BIT_MASK_LPQ 0xff
- #define BIT_LPQ(x) (((x) & BIT_MASK_LPQ) << BIT_SHIFT_LPQ)
- #define BIT_GET_LPQ(x) (((x) >> BIT_SHIFT_LPQ) & BIT_MASK_LPQ)
- #define BIT_SHIFT_HPQ 0
- #define BIT_MASK_HPQ 0xff
- #define BIT_HPQ(x) (((x) & BIT_MASK_HPQ) << BIT_SHIFT_HPQ)
- #define BIT_GET_HPQ(x) (((x) >> BIT_SHIFT_HPQ) & BIT_MASK_HPQ)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FIFOPAGE_CTRL_1 (Offset 0x0200) */
- #define BIT_SHIFT_TX_OQT_NL_FREE_SPACE_V1 0
- #define BIT_MASK_TX_OQT_NL_FREE_SPACE_V1 0xff
- #define BIT_TX_OQT_NL_FREE_SPACE_V1(x) (((x) & BIT_MASK_TX_OQT_NL_FREE_SPACE_V1) << BIT_SHIFT_TX_OQT_NL_FREE_SPACE_V1)
- #define BIT_GET_TX_OQT_NL_FREE_SPACE_V1(x) (((x) >> BIT_SHIFT_TX_OQT_NL_FREE_SPACE_V1) & BIT_MASK_TX_OQT_NL_FREE_SPACE_V1)
- /* 2 REG_FIFOPAGE_CTRL_2 (Offset 0x0204) */
- #define BIT_BCN_VALID_1_V1 BIT(31)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FIFOPAGE_INFO (Offset 0x0204) */
- #define BIT_SHIFT_TXPKTNUM 24
- #define BIT_MASK_TXPKTNUM 0xff
- #define BIT_TXPKTNUM(x) (((x) & BIT_MASK_TXPKTNUM) << BIT_SHIFT_TXPKTNUM)
- #define BIT_GET_TXPKTNUM(x) (((x) >> BIT_SHIFT_TXPKTNUM) & BIT_MASK_TXPKTNUM)
- #define BIT_SHIFT_PUBQ_AVAL_PG 16
- #define BIT_MASK_PUBQ_AVAL_PG 0xff
- #define BIT_PUBQ_AVAL_PG(x) (((x) & BIT_MASK_PUBQ_AVAL_PG) << BIT_SHIFT_PUBQ_AVAL_PG)
- #define BIT_GET_PUBQ_AVAL_PG(x) (((x) >> BIT_SHIFT_PUBQ_AVAL_PG) & BIT_MASK_PUBQ_AVAL_PG)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FIFOPAGE_CTRL_2 (Offset 0x0204) */
- #define BIT_SHIFT_BCN_HEAD_1_V1 16
- #define BIT_MASK_BCN_HEAD_1_V1 0xfff
- #define BIT_BCN_HEAD_1_V1(x) (((x) & BIT_MASK_BCN_HEAD_1_V1) << BIT_SHIFT_BCN_HEAD_1_V1)
- #define BIT_GET_BCN_HEAD_1_V1(x) (((x) >> BIT_SHIFT_BCN_HEAD_1_V1) & BIT_MASK_BCN_HEAD_1_V1)
- #define BIT_BCN_VALID_V1 BIT(15)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FIFOPAGE_INFO (Offset 0x0204) */
- #define BIT_SHIFT_LPQ_AVAL_PG 8
- #define BIT_MASK_LPQ_AVAL_PG 0xff
- #define BIT_LPQ_AVAL_PG(x) (((x) & BIT_MASK_LPQ_AVAL_PG) << BIT_SHIFT_LPQ_AVAL_PG)
- #define BIT_GET_LPQ_AVAL_PG(x) (((x) >> BIT_SHIFT_LPQ_AVAL_PG) & BIT_MASK_LPQ_AVAL_PG)
- #define BIT_SHIFT_HPQ_AVAL_PG 0
- #define BIT_MASK_HPQ_AVAL_PG 0xff
- #define BIT_HPQ_AVAL_PG(x) (((x) & BIT_MASK_HPQ_AVAL_PG) << BIT_SHIFT_HPQ_AVAL_PG)
- #define BIT_GET_HPQ_AVAL_PG(x) (((x) >> BIT_SHIFT_HPQ_AVAL_PG) & BIT_MASK_HPQ_AVAL_PG)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FIFOPAGE_CTRL_2 (Offset 0x0204) */
- #define BIT_SHIFT_BCN_HEAD_V1 0
- #define BIT_MASK_BCN_HEAD_V1 0xfff
- #define BIT_BCN_HEAD_V1(x) (((x) & BIT_MASK_BCN_HEAD_V1) << BIT_SHIFT_BCN_HEAD_V1)
- #define BIT_GET_BCN_HEAD_V1(x) (((x) >> BIT_SHIFT_BCN_HEAD_V1) & BIT_MASK_BCN_HEAD_V1)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_DWBCN0_CTRL (Offset 0x0208) */
- #define BIT_SHIFT_LLT_FREE_PAGE 24
- #define BIT_MASK_LLT_FREE_PAGE 0xff
- #define BIT_LLT_FREE_PAGE(x) (((x) & BIT_MASK_LLT_FREE_PAGE) << BIT_SHIFT_LLT_FREE_PAGE)
- #define BIT_GET_LLT_FREE_PAGE(x) (((x) >> BIT_SHIFT_LLT_FREE_PAGE) & BIT_MASK_LLT_FREE_PAGE)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_AUTO_LLT_V1 (Offset 0x0208) */
- #define BIT_SHIFT_MAX_TX_PKT_FOR_USB_AND_SDIO_V1 24
- #define BIT_MASK_MAX_TX_PKT_FOR_USB_AND_SDIO_V1 0xff
- #define BIT_MAX_TX_PKT_FOR_USB_AND_SDIO_V1(x) (((x) & BIT_MASK_MAX_TX_PKT_FOR_USB_AND_SDIO_V1) << BIT_SHIFT_MAX_TX_PKT_FOR_USB_AND_SDIO_V1)
- #define BIT_GET_MAX_TX_PKT_FOR_USB_AND_SDIO_V1(x) (((x) >> BIT_SHIFT_MAX_TX_PKT_FOR_USB_AND_SDIO_V1) & BIT_MASK_MAX_TX_PKT_FOR_USB_AND_SDIO_V1)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_DWBCN0_CTRL (Offset 0x0208) */
- #define BIT_BCN_VALID BIT(16)
- #define BIT_SHIFT_BCN_HEAD 8
- #define BIT_MASK_BCN_HEAD 0xff
- #define BIT_BCN_HEAD(x) (((x) & BIT_MASK_BCN_HEAD) << BIT_SHIFT_BCN_HEAD)
- #define BIT_GET_BCN_HEAD(x) (((x) >> BIT_SHIFT_BCN_HEAD) & BIT_MASK_BCN_HEAD)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_AUTO_LLT_V1 (Offset 0x0208) */
- #define BIT_SHIFT_LLT_FREE_PAGE_V1 8
- #define BIT_MASK_LLT_FREE_PAGE_V1 0xffff
- #define BIT_LLT_FREE_PAGE_V1(x) (((x) & BIT_MASK_LLT_FREE_PAGE_V1) << BIT_SHIFT_LLT_FREE_PAGE_V1)
- #define BIT_GET_LLT_FREE_PAGE_V1(x) (((x) >> BIT_SHIFT_LLT_FREE_PAGE_V1) & BIT_MASK_LLT_FREE_PAGE_V1)
- #endif
- #if (HALMAC_8814AMP_SUPPORT)
- /* 2 REG_AUTO_LLT_V1 (Offset 0x0208) */
- #define BIT_SHIFT_LLT_FREE_PAGE_V2 8
- #define BIT_MASK_LLT_FREE_PAGE_V2 0xfff
- #define BIT_LLT_FREE_PAGE_V2(x) (((x) & BIT_MASK_LLT_FREE_PAGE_V2) << BIT_SHIFT_LLT_FREE_PAGE_V2)
- #define BIT_GET_LLT_FREE_PAGE_V2(x) (((x) >> BIT_SHIFT_LLT_FREE_PAGE_V2) & BIT_MASK_LLT_FREE_PAGE_V2)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_DWBCN0_CTRL (Offset 0x0208) */
- #define BIT_SHIFT_BLK_DESC_NUM 4
- #define BIT_MASK_BLK_DESC_NUM 0xf
- #define BIT_BLK_DESC_NUM(x) (((x) & BIT_MASK_BLK_DESC_NUM) << BIT_SHIFT_BLK_DESC_NUM)
- #define BIT_GET_BLK_DESC_NUM(x) (((x) >> BIT_SHIFT_BLK_DESC_NUM) & BIT_MASK_BLK_DESC_NUM)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_AUTO_LLT_V1 (Offset 0x0208) */
- #define BIT_R_BCN_HEAD_SEL BIT(3)
- #define BIT_R_EN_BCN_SW_HEAD_SEL BIT(2)
- #define BIT_LLT_DBG_SEL BIT(1)
- #define BIT_AUTO_INIT_LLT_V1 BIT(0)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_TXDMA_OFFSET_CHK (Offset 0x020C) */
- #define BIT_EM_CHKSUM_FIN BIT(31)
- #define BIT_EMN_PCIE_DMA_MOD BIT(30)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_TXDMA_OFFSET_CHK (Offset 0x020C) */
- #define BIT_EN_TXQUE_CLR BIT(29)
- #define BIT_EN_PCIE_FIFO_MODE BIT(28)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_TXDMA_OFFSET_CHK (Offset 0x020C) */
- #define BIT_SHIFT_PG_UNDER_TH 16
- #define BIT_MASK_PG_UNDER_TH 0xff
- #define BIT_PG_UNDER_TH(x) (((x) & BIT_MASK_PG_UNDER_TH) << BIT_SHIFT_PG_UNDER_TH)
- #define BIT_GET_PG_UNDER_TH(x) (((x) >> BIT_SHIFT_PG_UNDER_TH) & BIT_MASK_PG_UNDER_TH)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_TXDMA_OFFSET_CHK (Offset 0x020C) */
- #define BIT_SHIFT_PG_UNDER_TH_V1 16
- #define BIT_MASK_PG_UNDER_TH_V1 0xfff
- #define BIT_PG_UNDER_TH_V1(x) (((x) & BIT_MASK_PG_UNDER_TH_V1) << BIT_SHIFT_PG_UNDER_TH_V1)
- #define BIT_GET_PG_UNDER_TH_V1(x) (((x) >> BIT_SHIFT_PG_UNDER_TH_V1) & BIT_MASK_PG_UNDER_TH_V1)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_TXDMA_OFFSET_CHK (Offset 0x020C) */
- #define BIT_EN_RESET_RESTORE_H2C BIT(15)
- #endif
- #if (HALMAC_8822B_SUPPORT)
- /* 2 REG_TXDMA_OFFSET_CHK (Offset 0x020C) */
- #define BIT_RESTORE_H2C_ADDRESS BIT(15)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_TXDMA_OFFSET_CHK (Offset 0x020C) */
- #define BIT_SDIO_TDE_FINISH BIT(14)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_TXDMA_OFFSET_CHK (Offset 0x020C) */
- #define BIT_SDIO_TXDESC_CHKSUM_EN BIT(13)
- #define BIT_RST_RDPTR BIT(12)
- #define BIT_RST_WRPTR BIT(11)
- #define BIT_CHK_PG_TH_EN BIT(10)
- #define BIT_DROP_DATA_EN BIT(9)
- #define BIT_CHECK_OFFSET_EN BIT(8)
- #define BIT_SHIFT_CHECK_OFFSET 0
- #define BIT_MASK_CHECK_OFFSET 0xff
- #define BIT_CHECK_OFFSET(x) (((x) & BIT_MASK_CHECK_OFFSET) << BIT_SHIFT_CHECK_OFFSET)
- #define BIT_GET_CHECK_OFFSET(x) (((x) >> BIT_SHIFT_CHECK_OFFSET) & BIT_MASK_CHECK_OFFSET)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT)
- /* 2 REG_TXDMA_STATUS (Offset 0x0210) */
- #define BIT_TXPKTBUF_REQ_ERR BIT(18)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_TXDMA_STATUS (Offset 0x0210) */
- #define BIT_HI_OQT_UDN BIT(17)
- #define BIT_HI_OQT_OVF BIT(16)
- #define BIT_PAYLOAD_CHKSUM_ERR BIT(15)
- #define BIT_PAYLOAD_UDN BIT(14)
- #define BIT_PAYLOAD_OVF BIT(13)
- #define BIT_DSC_CHKSUM_FAIL BIT(12)
- #define BIT_UNKNOWN_QSEL BIT(11)
- #define BIT_EP_QSEL_DIFF BIT(10)
- #define BIT_TX_OFFS_UNMATCH BIT(9)
- #define BIT_TXOQT_UDN BIT(8)
- #define BIT_TXOQT_OVF BIT(7)
- #define BIT_TXDMA_SFF_UDN BIT(6)
- #define BIT_TXDMA_SFF_OVF BIT(5)
- #define BIT_LLT_NULL_PG BIT(4)
- #define BIT_PAGE_UDN BIT(3)
- #define BIT_PAGE_OVF BIT(2)
- #define BIT_TXFF_PG_UDN BIT(1)
- #define BIT_TXFF_PG_OVF BIT(0)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_RQPN_NPQ (Offset 0x0214) */
- #define BIT_SHIFT_EXQ_AVAL_PG 24
- #define BIT_MASK_EXQ_AVAL_PG 0xff
- #define BIT_EXQ_AVAL_PG(x) (((x) & BIT_MASK_EXQ_AVAL_PG) << BIT_SHIFT_EXQ_AVAL_PG)
- #define BIT_GET_EXQ_AVAL_PG(x) (((x) >> BIT_SHIFT_EXQ_AVAL_PG) & BIT_MASK_EXQ_AVAL_PG)
- #define BIT_SHIFT_EXQ 16
- #define BIT_MASK_EXQ 0xff
- #define BIT_EXQ(x) (((x) & BIT_MASK_EXQ) << BIT_SHIFT_EXQ)
- #define BIT_GET_EXQ(x) (((x) >> BIT_SHIFT_EXQ) & BIT_MASK_EXQ)
- #define BIT_SHIFT_NPQ 0
- #define BIT_MASK_NPQ 0xff
- #define BIT_NPQ(x) (((x) & BIT_MASK_NPQ) << BIT_SHIFT_NPQ)
- #define BIT_GET_NPQ(x) (((x) >> BIT_SHIFT_NPQ) & BIT_MASK_NPQ)
- /* 2 REG_TQPNT1 (Offset 0x0218) */
- #define BIT_SHIFT_NPQ_HIGH_TH 24
- #define BIT_MASK_NPQ_HIGH_TH 0xff
- #define BIT_NPQ_HIGH_TH(x) (((x) & BIT_MASK_NPQ_HIGH_TH) << BIT_SHIFT_NPQ_HIGH_TH)
- #define BIT_GET_NPQ_HIGH_TH(x) (((x) >> BIT_SHIFT_NPQ_HIGH_TH) & BIT_MASK_NPQ_HIGH_TH)
- #define BIT_SHIFT_NPQ_LOW_TH 16
- #define BIT_MASK_NPQ_LOW_TH 0xff
- #define BIT_NPQ_LOW_TH(x) (((x) & BIT_MASK_NPQ_LOW_TH) << BIT_SHIFT_NPQ_LOW_TH)
- #define BIT_GET_NPQ_LOW_TH(x) (((x) >> BIT_SHIFT_NPQ_LOW_TH) & BIT_MASK_NPQ_LOW_TH)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_TQPNT1 (Offset 0x0218) */
- #define BIT_SHIFT_HPQ_HIGH_TH_V1 16
- #define BIT_MASK_HPQ_HIGH_TH_V1 0xfff
- #define BIT_HPQ_HIGH_TH_V1(x) (((x) & BIT_MASK_HPQ_HIGH_TH_V1) << BIT_SHIFT_HPQ_HIGH_TH_V1)
- #define BIT_GET_HPQ_HIGH_TH_V1(x) (((x) >> BIT_SHIFT_HPQ_HIGH_TH_V1) & BIT_MASK_HPQ_HIGH_TH_V1)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_TQPNT1 (Offset 0x0218) */
- #define BIT_SHIFT_HPQ_HIGH_TH 8
- #define BIT_MASK_HPQ_HIGH_TH 0xff
- #define BIT_HPQ_HIGH_TH(x) (((x) & BIT_MASK_HPQ_HIGH_TH) << BIT_SHIFT_HPQ_HIGH_TH)
- #define BIT_GET_HPQ_HIGH_TH(x) (((x) >> BIT_SHIFT_HPQ_HIGH_TH) & BIT_MASK_HPQ_HIGH_TH)
- #define BIT_SHIFT_HPQ_LOW_TH 0
- #define BIT_MASK_HPQ_LOW_TH 0xff
- #define BIT_HPQ_LOW_TH(x) (((x) & BIT_MASK_HPQ_LOW_TH) << BIT_SHIFT_HPQ_LOW_TH)
- #define BIT_GET_HPQ_LOW_TH(x) (((x) >> BIT_SHIFT_HPQ_LOW_TH) & BIT_MASK_HPQ_LOW_TH)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_TQPNT1 (Offset 0x0218) */
- #define BIT_SHIFT_HPQ_LOW_TH_V1 0
- #define BIT_MASK_HPQ_LOW_TH_V1 0xfff
- #define BIT_HPQ_LOW_TH_V1(x) (((x) & BIT_MASK_HPQ_LOW_TH_V1) << BIT_SHIFT_HPQ_LOW_TH_V1)
- #define BIT_GET_HPQ_LOW_TH_V1(x) (((x) >> BIT_SHIFT_HPQ_LOW_TH_V1) & BIT_MASK_HPQ_LOW_TH_V1)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_TQPNT2 (Offset 0x021C) */
- #define BIT_SHIFT_EXQ_HIGH_TH 24
- #define BIT_MASK_EXQ_HIGH_TH 0xff
- #define BIT_EXQ_HIGH_TH(x) (((x) & BIT_MASK_EXQ_HIGH_TH) << BIT_SHIFT_EXQ_HIGH_TH)
- #define BIT_GET_EXQ_HIGH_TH(x) (((x) >> BIT_SHIFT_EXQ_HIGH_TH) & BIT_MASK_EXQ_HIGH_TH)
- #define BIT_SHIFT_EXQ_LOW_TH 16
- #define BIT_MASK_EXQ_LOW_TH 0xff
- #define BIT_EXQ_LOW_TH(x) (((x) & BIT_MASK_EXQ_LOW_TH) << BIT_SHIFT_EXQ_LOW_TH)
- #define BIT_GET_EXQ_LOW_TH(x) (((x) >> BIT_SHIFT_EXQ_LOW_TH) & BIT_MASK_EXQ_LOW_TH)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_TQPNT2 (Offset 0x021C) */
- #define BIT_SHIFT_NPQ_HIGH_TH_V1 16
- #define BIT_MASK_NPQ_HIGH_TH_V1 0xfff
- #define BIT_NPQ_HIGH_TH_V1(x) (((x) & BIT_MASK_NPQ_HIGH_TH_V1) << BIT_SHIFT_NPQ_HIGH_TH_V1)
- #define BIT_GET_NPQ_HIGH_TH_V1(x) (((x) >> BIT_SHIFT_NPQ_HIGH_TH_V1) & BIT_MASK_NPQ_HIGH_TH_V1)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_TQPNT2 (Offset 0x021C) */
- #define BIT_SHIFT_LPQ_HIGH_TH 8
- #define BIT_MASK_LPQ_HIGH_TH 0xff
- #define BIT_LPQ_HIGH_TH(x) (((x) & BIT_MASK_LPQ_HIGH_TH) << BIT_SHIFT_LPQ_HIGH_TH)
- #define BIT_GET_LPQ_HIGH_TH(x) (((x) >> BIT_SHIFT_LPQ_HIGH_TH) & BIT_MASK_LPQ_HIGH_TH)
- #define BIT_SHIFT_LPQ_LOW_TH 0
- #define BIT_MASK_LPQ_LOW_TH 0xff
- #define BIT_LPQ_LOW_TH(x) (((x) & BIT_MASK_LPQ_LOW_TH) << BIT_SHIFT_LPQ_LOW_TH)
- #define BIT_GET_LPQ_LOW_TH(x) (((x) >> BIT_SHIFT_LPQ_LOW_TH) & BIT_MASK_LPQ_LOW_TH)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_TQPNT2 (Offset 0x021C) */
- #define BIT_SHIFT_NPQ_LOW_TH_V1 0
- #define BIT_MASK_NPQ_LOW_TH_V1 0xfff
- #define BIT_NPQ_LOW_TH_V1(x) (((x) & BIT_MASK_NPQ_LOW_TH_V1) << BIT_SHIFT_NPQ_LOW_TH_V1)
- #define BIT_GET_NPQ_LOW_TH_V1(x) (((x) >> BIT_SHIFT_NPQ_LOW_TH_V1) & BIT_MASK_NPQ_LOW_TH_V1)
- /* 2 REG_TQPNT3 (Offset 0x0220) */
- #define BIT_SHIFT_LPQ_HIGH_TH_V1 16
- #define BIT_MASK_LPQ_HIGH_TH_V1 0xfff
- #define BIT_LPQ_HIGH_TH_V1(x) (((x) & BIT_MASK_LPQ_HIGH_TH_V1) << BIT_SHIFT_LPQ_HIGH_TH_V1)
- #define BIT_GET_LPQ_HIGH_TH_V1(x) (((x) >> BIT_SHIFT_LPQ_HIGH_TH_V1) & BIT_MASK_LPQ_HIGH_TH_V1)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_TDE_DEBUG (Offset 0x0220) */
- #define BIT_SHIFT_TDE_DEBUG 0
- #define BIT_MASK_TDE_DEBUG 0xffffffffL
- #define BIT_TDE_DEBUG(x) (((x) & BIT_MASK_TDE_DEBUG) << BIT_SHIFT_TDE_DEBUG)
- #define BIT_GET_TDE_DEBUG(x) (((x) >> BIT_SHIFT_TDE_DEBUG) & BIT_MASK_TDE_DEBUG)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_TQPNT3 (Offset 0x0220) */
- #define BIT_SHIFT_LPQ_LOW_TH_V1 0
- #define BIT_MASK_LPQ_LOW_TH_V1 0xfff
- #define BIT_LPQ_LOW_TH_V1(x) (((x) & BIT_MASK_LPQ_LOW_TH_V1) << BIT_SHIFT_LPQ_LOW_TH_V1)
- #define BIT_GET_LPQ_LOW_TH_V1(x) (((x) >> BIT_SHIFT_LPQ_LOW_TH_V1) & BIT_MASK_LPQ_LOW_TH_V1)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_AUTO_LLT (Offset 0x0224) */
- #define BIT_SHIFT_TXPKTNUM_V1 24
- #define BIT_MASK_TXPKTNUM_V1 0xff
- #define BIT_TXPKTNUM_V1(x) (((x) & BIT_MASK_TXPKTNUM_V1) << BIT_SHIFT_TXPKTNUM_V1)
- #define BIT_GET_TXPKTNUM_V1(x) (((x) >> BIT_SHIFT_TXPKTNUM_V1) & BIT_MASK_TXPKTNUM_V1)
- #define BIT_TDE_DBG_SEL BIT(23)
- #define BIT_AUTO_INIT_LLT BIT(16)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_TQPNT4 (Offset 0x0224) */
- #define BIT_SHIFT_EXQ_HIGH_TH_V1 16
- #define BIT_MASK_EXQ_HIGH_TH_V1 0xfff
- #define BIT_EXQ_HIGH_TH_V1(x) (((x) & BIT_MASK_EXQ_HIGH_TH_V1) << BIT_SHIFT_EXQ_HIGH_TH_V1)
- #define BIT_GET_EXQ_HIGH_TH_V1(x) (((x) >> BIT_SHIFT_EXQ_HIGH_TH_V1) & BIT_MASK_EXQ_HIGH_TH_V1)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_AUTO_LLT (Offset 0x0224) */
- #define BIT_SHIFT_TX_OQT_HE_FREE_SPACE 8
- #define BIT_MASK_TX_OQT_HE_FREE_SPACE 0xff
- #define BIT_TX_OQT_HE_FREE_SPACE(x) (((x) & BIT_MASK_TX_OQT_HE_FREE_SPACE) << BIT_SHIFT_TX_OQT_HE_FREE_SPACE)
- #define BIT_GET_TX_OQT_HE_FREE_SPACE(x) (((x) >> BIT_SHIFT_TX_OQT_HE_FREE_SPACE) & BIT_MASK_TX_OQT_HE_FREE_SPACE)
- #define BIT_SHIFT_TX_OQT_NL_FREE_SPACE 0
- #define BIT_MASK_TX_OQT_NL_FREE_SPACE 0xff
- #define BIT_TX_OQT_NL_FREE_SPACE(x) (((x) & BIT_MASK_TX_OQT_NL_FREE_SPACE) << BIT_SHIFT_TX_OQT_NL_FREE_SPACE)
- #define BIT_GET_TX_OQT_NL_FREE_SPACE(x) (((x) >> BIT_SHIFT_TX_OQT_NL_FREE_SPACE) & BIT_MASK_TX_OQT_NL_FREE_SPACE)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_TQPNT4 (Offset 0x0224) */
- #define BIT_SHIFT_EXQ_LOW_TH_V1 0
- #define BIT_MASK_EXQ_LOW_TH_V1 0xfff
- #define BIT_EXQ_LOW_TH_V1(x) (((x) & BIT_MASK_EXQ_LOW_TH_V1) << BIT_SHIFT_EXQ_LOW_TH_V1)
- #define BIT_GET_EXQ_LOW_TH_V1(x) (((x) >> BIT_SHIFT_EXQ_LOW_TH_V1) & BIT_MASK_EXQ_LOW_TH_V1)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_DWBCN1_CTRL (Offset 0x0228) */
- #define BIT_SW_BCN_SEL BIT(20)
- #define BIT_SW_BCN_SEL_EN BIT(17)
- #define BIT_BCN_VALID_1 BIT(16)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_RQPN_CTRL_1 (Offset 0x0228) */
- #define BIT_SHIFT_TXPKTNUM_H 16
- #define BIT_MASK_TXPKTNUM_H 0xffff
- #define BIT_TXPKTNUM_H(x) (((x) & BIT_MASK_TXPKTNUM_H) << BIT_SHIFT_TXPKTNUM_H)
- #define BIT_GET_TXPKTNUM_H(x) (((x) >> BIT_SHIFT_TXPKTNUM_H) & BIT_MASK_TXPKTNUM_H)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_DWBCN1_CTRL (Offset 0x0228) */
- #define BIT_SHIFT_BCN_HEAD_1 8
- #define BIT_MASK_BCN_HEAD_1 0xff
- #define BIT_BCN_HEAD_1(x) (((x) & BIT_MASK_BCN_HEAD_1) << BIT_SHIFT_BCN_HEAD_1)
- #define BIT_GET_BCN_HEAD_1(x) (((x) >> BIT_SHIFT_BCN_HEAD_1) & BIT_MASK_BCN_HEAD_1)
- #define BIT_SHIFT_MAX_TX_PKT_FOR_USB_AND_SDIO 0
- #define BIT_MASK_MAX_TX_PKT_FOR_USB_AND_SDIO 0xff
- #define BIT_MAX_TX_PKT_FOR_USB_AND_SDIO(x) (((x) & BIT_MASK_MAX_TX_PKT_FOR_USB_AND_SDIO) << BIT_SHIFT_MAX_TX_PKT_FOR_USB_AND_SDIO)
- #define BIT_GET_MAX_TX_PKT_FOR_USB_AND_SDIO(x) (((x) >> BIT_SHIFT_MAX_TX_PKT_FOR_USB_AND_SDIO) & BIT_MASK_MAX_TX_PKT_FOR_USB_AND_SDIO)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_RQPN_CTRL_1 (Offset 0x0228) */
- #define BIT_SHIFT_TXPKTNUM_H_V1 0
- #define BIT_MASK_TXPKTNUM_H_V1 0xffff
- #define BIT_TXPKTNUM_H_V1(x) (((x) & BIT_MASK_TXPKTNUM_H_V1) << BIT_SHIFT_TXPKTNUM_H_V1)
- #define BIT_GET_TXPKTNUM_H_V1(x) (((x) >> BIT_SHIFT_TXPKTNUM_H_V1) & BIT_MASK_TXPKTNUM_H_V1)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_RQPN_CTRL_1 (Offset 0x0228) */
- #define BIT_SHIFT_TXPKTNUM_V2 0
- #define BIT_MASK_TXPKTNUM_V2 0xffff
- #define BIT_TXPKTNUM_V2(x) (((x) & BIT_MASK_TXPKTNUM_V2) << BIT_SHIFT_TXPKTNUM_V2)
- #define BIT_GET_TXPKTNUM_V2(x) (((x) >> BIT_SHIFT_TXPKTNUM_V2) & BIT_MASK_TXPKTNUM_V2)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_RQPN_CTRL_2 (Offset 0x022C) */
- #define BIT_EXQ_PUBLIC_DIS_V1 BIT(19)
- #define BIT_NPQ_PUBLIC_DIS_V1 BIT(18)
- #define BIT_LPQ_PUBLIC_DIS_V1 BIT(17)
- #define BIT_HPQ_PUBLIC_DIS_V1 BIT(16)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT)
- /* 2 REG_RQPN_CTRL_2 (Offset 0x022C) */
- #define BIT_SDIO_TXAGG_ALIGN_ADJUST_EN BIT(15)
- #define BIT_SHIFT_SDIO_TXAGG_ALIGN_SIZE 0
- #define BIT_MASK_SDIO_TXAGG_ALIGN_SIZE 0xfff
- #define BIT_SDIO_TXAGG_ALIGN_SIZE(x) (((x) & BIT_MASK_SDIO_TXAGG_ALIGN_SIZE) << BIT_SHIFT_SDIO_TXAGG_ALIGN_SIZE)
- #define BIT_GET_SDIO_TXAGG_ALIGN_SIZE(x) (((x) >> BIT_SHIFT_SDIO_TXAGG_ALIGN_SIZE) & BIT_MASK_SDIO_TXAGG_ALIGN_SIZE)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FIFOPAGE_INFO_1 (Offset 0x0230) */
- #define BIT_SHIFT_HPQ_AVAL_PG_V1 16
- #define BIT_MASK_HPQ_AVAL_PG_V1 0xfff
- #define BIT_HPQ_AVAL_PG_V1(x) (((x) & BIT_MASK_HPQ_AVAL_PG_V1) << BIT_SHIFT_HPQ_AVAL_PG_V1)
- #define BIT_GET_HPQ_AVAL_PG_V1(x) (((x) >> BIT_SHIFT_HPQ_AVAL_PG_V1) & BIT_MASK_HPQ_AVAL_PG_V1)
- #define BIT_SHIFT_HPQ_V1 0
- #define BIT_MASK_HPQ_V1 0xfff
- #define BIT_HPQ_V1(x) (((x) & BIT_MASK_HPQ_V1) << BIT_SHIFT_HPQ_V1)
- #define BIT_GET_HPQ_V1(x) (((x) >> BIT_SHIFT_HPQ_V1) & BIT_MASK_HPQ_V1)
- /* 2 REG_FIFOPAGE_INFO_2 (Offset 0x0234) */
- #define BIT_SHIFT_LPQ_AVAL_PG_V1 16
- #define BIT_MASK_LPQ_AVAL_PG_V1 0xfff
- #define BIT_LPQ_AVAL_PG_V1(x) (((x) & BIT_MASK_LPQ_AVAL_PG_V1) << BIT_SHIFT_LPQ_AVAL_PG_V1)
- #define BIT_GET_LPQ_AVAL_PG_V1(x) (((x) >> BIT_SHIFT_LPQ_AVAL_PG_V1) & BIT_MASK_LPQ_AVAL_PG_V1)
- #define BIT_SHIFT_LPQ_V1 0
- #define BIT_MASK_LPQ_V1 0xfff
- #define BIT_LPQ_V1(x) (((x) & BIT_MASK_LPQ_V1) << BIT_SHIFT_LPQ_V1)
- #define BIT_GET_LPQ_V1(x) (((x) >> BIT_SHIFT_LPQ_V1) & BIT_MASK_LPQ_V1)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FIFOPAGE_INFO_3 (Offset 0x0238) */
- #define BIT_SHIFT_NPQ_AVAL_PG_V1 16
- #define BIT_MASK_NPQ_AVAL_PG_V1 0xfff
- #define BIT_NPQ_AVAL_PG_V1(x) (((x) & BIT_MASK_NPQ_AVAL_PG_V1) << BIT_SHIFT_NPQ_AVAL_PG_V1)
- #define BIT_GET_NPQ_AVAL_PG_V1(x) (((x) >> BIT_SHIFT_NPQ_AVAL_PG_V1) & BIT_MASK_NPQ_AVAL_PG_V1)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FIFOPAGE_INFO_3 (Offset 0x0238) */
- #define BIT_SHIFT_NPQ_V1 0
- #define BIT_MASK_NPQ_V1 0xfff
- #define BIT_NPQ_V1(x) (((x) & BIT_MASK_NPQ_V1) << BIT_SHIFT_NPQ_V1)
- #define BIT_GET_NPQ_V1(x) (((x) >> BIT_SHIFT_NPQ_V1) & BIT_MASK_NPQ_V1)
- /* 2 REG_FIFOPAGE_INFO_4 (Offset 0x023C) */
- #define BIT_SHIFT_EXQ_AVAL_PG_V1 16
- #define BIT_MASK_EXQ_AVAL_PG_V1 0xfff
- #define BIT_EXQ_AVAL_PG_V1(x) (((x) & BIT_MASK_EXQ_AVAL_PG_V1) << BIT_SHIFT_EXQ_AVAL_PG_V1)
- #define BIT_GET_EXQ_AVAL_PG_V1(x) (((x) >> BIT_SHIFT_EXQ_AVAL_PG_V1) & BIT_MASK_EXQ_AVAL_PG_V1)
- #define BIT_SHIFT_EXQ_V1 0
- #define BIT_MASK_EXQ_V1 0xfff
- #define BIT_EXQ_V1(x) (((x) & BIT_MASK_EXQ_V1) << BIT_SHIFT_EXQ_V1)
- #define BIT_GET_EXQ_V1(x) (((x) >> BIT_SHIFT_EXQ_V1) & BIT_MASK_EXQ_V1)
- /* 2 REG_FIFOPAGE_INFO_5 (Offset 0x0240) */
- #define BIT_SHIFT_PUBQ_AVAL_PG_V1 16
- #define BIT_MASK_PUBQ_AVAL_PG_V1 0xfff
- #define BIT_PUBQ_AVAL_PG_V1(x) (((x) & BIT_MASK_PUBQ_AVAL_PG_V1) << BIT_SHIFT_PUBQ_AVAL_PG_V1)
- #define BIT_GET_PUBQ_AVAL_PG_V1(x) (((x) >> BIT_SHIFT_PUBQ_AVAL_PG_V1) & BIT_MASK_PUBQ_AVAL_PG_V1)
- #define BIT_SHIFT_PUBQ_V1 0
- #define BIT_MASK_PUBQ_V1 0xfff
- #define BIT_PUBQ_V1(x) (((x) & BIT_MASK_PUBQ_V1) << BIT_SHIFT_PUBQ_V1)
- #define BIT_GET_PUBQ_V1(x) (((x) >> BIT_SHIFT_PUBQ_V1) & BIT_MASK_PUBQ_V1)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_H2C_HEAD (Offset 0x0244) */
- #define BIT_SHIFT_H2C_HEAD 0
- #define BIT_MASK_H2C_HEAD 0x3ffff
- #define BIT_H2C_HEAD(x) (((x) & BIT_MASK_H2C_HEAD) << BIT_SHIFT_H2C_HEAD)
- #define BIT_GET_H2C_HEAD(x) (((x) >> BIT_SHIFT_H2C_HEAD) & BIT_MASK_H2C_HEAD)
- /* 2 REG_H2C_TAIL (Offset 0x0248) */
- #define BIT_SHIFT_H2C_TAIL 0
- #define BIT_MASK_H2C_TAIL 0x3ffff
- #define BIT_H2C_TAIL(x) (((x) & BIT_MASK_H2C_TAIL) << BIT_SHIFT_H2C_TAIL)
- #define BIT_GET_H2C_TAIL(x) (((x) >> BIT_SHIFT_H2C_TAIL) & BIT_MASK_H2C_TAIL)
- /* 2 REG_H2C_READ_ADDR (Offset 0x024C) */
- #define BIT_SHIFT_H2C_READ_ADDR 0
- #define BIT_MASK_H2C_READ_ADDR 0x3ffff
- #define BIT_H2C_READ_ADDR(x) (((x) & BIT_MASK_H2C_READ_ADDR) << BIT_SHIFT_H2C_READ_ADDR)
- #define BIT_GET_H2C_READ_ADDR(x) (((x) >> BIT_SHIFT_H2C_READ_ADDR) & BIT_MASK_H2C_READ_ADDR)
- /* 2 REG_H2C_WR_ADDR (Offset 0x0250) */
- #define BIT_SHIFT_H2C_WR_ADDR 0
- #define BIT_MASK_H2C_WR_ADDR 0x3ffff
- #define BIT_H2C_WR_ADDR(x) (((x) & BIT_MASK_H2C_WR_ADDR) << BIT_SHIFT_H2C_WR_ADDR)
- #define BIT_GET_H2C_WR_ADDR(x) (((x) >> BIT_SHIFT_H2C_WR_ADDR) & BIT_MASK_H2C_WR_ADDR)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_H2C_INFO (Offset 0x0254) */
- #define BIT_SHIFT_VI_PUB_LIMIT 16
- #define BIT_MASK_VI_PUB_LIMIT 0xfff
- #define BIT_VI_PUB_LIMIT(x) (((x) & BIT_MASK_VI_PUB_LIMIT) << BIT_SHIFT_VI_PUB_LIMIT)
- #define BIT_GET_VI_PUB_LIMIT(x) (((x) >> BIT_SHIFT_VI_PUB_LIMIT) & BIT_MASK_VI_PUB_LIMIT)
- #define BIT_SHIFT_BK_PUB_LIMIT 16
- #define BIT_MASK_BK_PUB_LIMIT 0xfff
- #define BIT_BK_PUB_LIMIT(x) (((x) & BIT_MASK_BK_PUB_LIMIT) << BIT_SHIFT_BK_PUB_LIMIT)
- #define BIT_GET_BK_PUB_LIMIT(x) (((x) >> BIT_SHIFT_BK_PUB_LIMIT) & BIT_MASK_BK_PUB_LIMIT)
- #define BIT_EXQ_EN_PUBLIC_LIMIT BIT(11)
- #define BIT_NPQ_EN_PUBLIC_LIMIT BIT(10)
- #define BIT_LPQ_EN_PUBLIC_LIMIT BIT(9)
- #define BIT_HPQ_EN_PUBLIC_LIMIT BIT(8)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_H2C_INFO (Offset 0x0254) */
- #define BIT_H2C_SPACE_VLD BIT(3)
- #define BIT_H2C_WR_ADDR_RST BIT(2)
- #define BIT_SHIFT_H2C_LEN_SEL 0
- #define BIT_MASK_H2C_LEN_SEL 0x3
- #define BIT_H2C_LEN_SEL(x) (((x) & BIT_MASK_H2C_LEN_SEL) << BIT_SHIFT_H2C_LEN_SEL)
- #define BIT_GET_H2C_LEN_SEL(x) (((x) >> BIT_SHIFT_H2C_LEN_SEL) & BIT_MASK_H2C_LEN_SEL)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_H2C_INFO (Offset 0x0254) */
- #define BIT_SHIFT_VO_PUB_LIMIT 0
- #define BIT_MASK_VO_PUB_LIMIT 0xfff
- #define BIT_VO_PUB_LIMIT(x) (((x) & BIT_MASK_VO_PUB_LIMIT) << BIT_SHIFT_VO_PUB_LIMIT)
- #define BIT_GET_VO_PUB_LIMIT(x) (((x) >> BIT_SHIFT_VO_PUB_LIMIT) & BIT_MASK_VO_PUB_LIMIT)
- #define BIT_SHIFT_BE_PUB_LIMIT 0
- #define BIT_MASK_BE_PUB_LIMIT 0xfff
- #define BIT_BE_PUB_LIMIT(x) (((x) & BIT_MASK_BE_PUB_LIMIT) << BIT_SHIFT_BE_PUB_LIMIT)
- #define BIT_GET_BE_PUB_LIMIT(x) (((x) >> BIT_SHIFT_BE_PUB_LIMIT) & BIT_MASK_BE_PUB_LIMIT)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_RXDMA_AGG_PG_TH (Offset 0x0280) */
- #define BIT_USB_RXDMA_AGG_EN BIT(31)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_RXDMA_AGG_PG_TH (Offset 0x0280) */
- #define BIT_DMA_STORE_MODE BIT(31)
- #define BIT_EN_FW_ADD BIT(30)
- #define BIT_EN_PRE_CALC BIT(29)
- #define BIT_RXAGG_SW_EN BIT(28)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_RXDMA_AGG_PG_TH (Offset 0x0280) */
- #define BIT_SHIFT_RXDMA_AGG_OLD_MOD 24
- #define BIT_MASK_RXDMA_AGG_OLD_MOD 0xff
- #define BIT_RXDMA_AGG_OLD_MOD(x) (((x) & BIT_MASK_RXDMA_AGG_OLD_MOD) << BIT_SHIFT_RXDMA_AGG_OLD_MOD)
- #define BIT_GET_RXDMA_AGG_OLD_MOD(x) (((x) >> BIT_SHIFT_RXDMA_AGG_OLD_MOD) & BIT_MASK_RXDMA_AGG_OLD_MOD)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_RXDMA_AGG_PG_TH (Offset 0x0280) */
- #define BIT_SHIFT_PKT_NUM_WOL 16
- #define BIT_MASK_PKT_NUM_WOL 0xff
- #define BIT_PKT_NUM_WOL(x) (((x) & BIT_MASK_PKT_NUM_WOL) << BIT_SHIFT_PKT_NUM_WOL)
- #define BIT_GET_PKT_NUM_WOL(x) (((x) >> BIT_SHIFT_PKT_NUM_WOL) & BIT_MASK_PKT_NUM_WOL)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_RXDMA_AGG_PG_TH (Offset 0x0280) */
- #define BIT_SHIFT_DMA_AGG_TO_V1 8
- #define BIT_MASK_DMA_AGG_TO_V1 0xff
- #define BIT_DMA_AGG_TO_V1(x) (((x) & BIT_MASK_DMA_AGG_TO_V1) << BIT_SHIFT_DMA_AGG_TO_V1)
- #define BIT_GET_DMA_AGG_TO_V1(x) (((x) >> BIT_SHIFT_DMA_AGG_TO_V1) & BIT_MASK_DMA_AGG_TO_V1)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_RXDMA_AGG_PG_TH (Offset 0x0280) */
- #define BIT_SHIFT_RXDMA_AGG_TIMEOUT_TH 8
- #define BIT_MASK_RXDMA_AGG_TIMEOUT_TH 0xff
- #define BIT_RXDMA_AGG_TIMEOUT_TH(x) (((x) & BIT_MASK_RXDMA_AGG_TIMEOUT_TH) << BIT_SHIFT_RXDMA_AGG_TIMEOUT_TH)
- #define BIT_GET_RXDMA_AGG_TIMEOUT_TH(x) (((x) >> BIT_SHIFT_RXDMA_AGG_TIMEOUT_TH) & BIT_MASK_RXDMA_AGG_TIMEOUT_TH)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_RXDMA_AGG_PG_TH (Offset 0x0280) */
- #define BIT_SHIFT_DMA_AGG_TO 8
- #define BIT_MASK_DMA_AGG_TO 0xf
- #define BIT_DMA_AGG_TO(x) (((x) & BIT_MASK_DMA_AGG_TO) << BIT_SHIFT_DMA_AGG_TO)
- #define BIT_GET_DMA_AGG_TO(x) (((x) >> BIT_SHIFT_DMA_AGG_TO) & BIT_MASK_DMA_AGG_TO)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_RXDMA_AGG_PG_TH (Offset 0x0280) */
- #define BIT_SHIFT_RXDMA_AGG_PG_TH_V1 0
- #define BIT_MASK_RXDMA_AGG_PG_TH_V1 0xf
- #define BIT_RXDMA_AGG_PG_TH_V1(x) (((x) & BIT_MASK_RXDMA_AGG_PG_TH_V1) << BIT_SHIFT_RXDMA_AGG_PG_TH_V1)
- #define BIT_GET_RXDMA_AGG_PG_TH_V1(x) (((x) >> BIT_SHIFT_RXDMA_AGG_PG_TH_V1) & BIT_MASK_RXDMA_AGG_PG_TH_V1)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_RXDMA_AGG_PG_TH (Offset 0x0280) */
- #define BIT_SHIFT_RXDMA_AGG_PG_TH 0
- #define BIT_MASK_RXDMA_AGG_PG_TH 0xff
- #define BIT_RXDMA_AGG_PG_TH(x) (((x) & BIT_MASK_RXDMA_AGG_PG_TH) << BIT_SHIFT_RXDMA_AGG_PG_TH)
- #define BIT_GET_RXDMA_AGG_PG_TH(x) (((x) >> BIT_SHIFT_RXDMA_AGG_PG_TH) & BIT_MASK_RXDMA_AGG_PG_TH)
- #endif
- #if (HALMAC_8814AMP_SUPPORT)
- /* 2 REG_RXDMA_AGG_PG_TH (Offset 0x0280) */
- #define BIT_SHIFT_RXDMA_AGG_PG_TH_V2 0
- #define BIT_MASK_RXDMA_AGG_PG_TH_V2 0xff
- #define BIT_RXDMA_AGG_PG_TH_V2(x) (((x) & BIT_MASK_RXDMA_AGG_PG_TH_V2) << BIT_SHIFT_RXDMA_AGG_PG_TH_V2)
- #define BIT_GET_RXDMA_AGG_PG_TH_V2(x) (((x) >> BIT_SHIFT_RXDMA_AGG_PG_TH_V2) & BIT_MASK_RXDMA_AGG_PG_TH_V2)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_RXPKT_NUM (Offset 0x0284) */
- #define BIT_SHIFT_RXPKT_NUM 24
- #define BIT_MASK_RXPKT_NUM 0xff
- #define BIT_RXPKT_NUM(x) (((x) & BIT_MASK_RXPKT_NUM) << BIT_SHIFT_RXPKT_NUM)
- #define BIT_GET_RXPKT_NUM(x) (((x) >> BIT_SHIFT_RXPKT_NUM) & BIT_MASK_RXPKT_NUM)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_RXPKT_NUM (Offset 0x0284) */
- #define BIT_SHIFT_FW_UPD_RDPTR19_TO_16 20
- #define BIT_MASK_FW_UPD_RDPTR19_TO_16 0xf
- #define BIT_FW_UPD_RDPTR19_TO_16(x) (((x) & BIT_MASK_FW_UPD_RDPTR19_TO_16) << BIT_SHIFT_FW_UPD_RDPTR19_TO_16)
- #define BIT_GET_FW_UPD_RDPTR19_TO_16(x) (((x) >> BIT_SHIFT_FW_UPD_RDPTR19_TO_16) & BIT_MASK_FW_UPD_RDPTR19_TO_16)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_RXPKT_NUM (Offset 0x0284) */
- #define BIT_RXDMA_REQ BIT(19)
- #define BIT_RW_RELEASE_EN BIT(18)
- #define BIT_RXDMA_IDLE BIT(17)
- #define BIT_RXPKT_RELEASE_POLL BIT(16)
- #define BIT_SHIFT_FW_UPD_RDPTR 0
- #define BIT_MASK_FW_UPD_RDPTR 0xffff
- #define BIT_FW_UPD_RDPTR(x) (((x) & BIT_MASK_FW_UPD_RDPTR) << BIT_SHIFT_FW_UPD_RDPTR)
- #define BIT_GET_FW_UPD_RDPTR(x) (((x) >> BIT_SHIFT_FW_UPD_RDPTR) & BIT_MASK_FW_UPD_RDPTR)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_RXDMA_STATUS (Offset 0x0288) */
- #define BIT_FC2H_PKT_OVERFLOW BIT(8)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_RXDMA_STATUS (Offset 0x0288) */
- #define BIT_C2H_PKT_OVF BIT(7)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_RXDMA_STATUS (Offset 0x0288) */
- #define BIT_AGG_CFG_ISSUE BIT(6)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_RXDMA_STATUS (Offset 0x0288) */
- #define BIT_AGG_CONFGI_ISSUE BIT(6)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_RXDMA_STATUS (Offset 0x0288) */
- #define BIT_FW_POLL_ISSUE BIT(5)
- #define BIT_RX_DATA_UDN BIT(4)
- #define BIT_RX_SFF_UDN BIT(3)
- #define BIT_RX_SFF_OVF BIT(2)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_RXDMA_STATUS (Offset 0x0288) */
- #define BIT_USB_REQ_LEN_OVF BIT(1)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_RXDMA_STATUS (Offset 0x0288) */
- #define BIT_RXPKT_OVF BIT(0)
- /* 2 REG_RXDMA_DPR (Offset 0x028C) */
- #define BIT_SHIFT_RDE_DEBUG 0
- #define BIT_MASK_RDE_DEBUG 0xffffffffL
- #define BIT_RDE_DEBUG(x) (((x) & BIT_MASK_RDE_DEBUG) << BIT_SHIFT_RDE_DEBUG)
- #define BIT_GET_RDE_DEBUG(x) (((x) >> BIT_SHIFT_RDE_DEBUG) & BIT_MASK_RDE_DEBUG)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_RXDMA_MODE (Offset 0x0290) */
- #define BIT_SHIFT_PKTNUM_TH_V2 24
- #define BIT_MASK_PKTNUM_TH_V2 0x1f
- #define BIT_PKTNUM_TH_V2(x) (((x) & BIT_MASK_PKTNUM_TH_V2) << BIT_SHIFT_PKTNUM_TH_V2)
- #define BIT_GET_PKTNUM_TH_V2(x) (((x) >> BIT_SHIFT_PKTNUM_TH_V2) & BIT_MASK_PKTNUM_TH_V2)
- #define BIT_TXBA_BREAK_USBAGG BIT(23)
- #define BIT_SHIFT_PKTLEN_PARA 16
- #define BIT_MASK_PKTLEN_PARA 0x7
- #define BIT_PKTLEN_PARA(x) (((x) & BIT_MASK_PKTLEN_PARA) << BIT_SHIFT_PKTLEN_PARA)
- #define BIT_GET_PKTLEN_PARA(x) (((x) >> BIT_SHIFT_PKTLEN_PARA) & BIT_MASK_PKTLEN_PARA)
- #endif
- #if (HALMAC_8814AMP_SUPPORT)
- /* 2 REG_RXDMA_MODE (Offset 0x0290) */
- #define BIT_GRAYCODE_SYNC_WITH_BIN BIT(8)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_RXDMA_MODE (Offset 0x0290) */
- #define BIT_SHIFT_BURST_SIZE 4
- #define BIT_MASK_BURST_SIZE 0x3
- #define BIT_BURST_SIZE(x) (((x) & BIT_MASK_BURST_SIZE) << BIT_SHIFT_BURST_SIZE)
- #define BIT_GET_BURST_SIZE(x) (((x) >> BIT_SHIFT_BURST_SIZE) & BIT_MASK_BURST_SIZE)
- #define BIT_SHIFT_BURST_CNT 2
- #define BIT_MASK_BURST_CNT 0x3
- #define BIT_BURST_CNT(x) (((x) & BIT_MASK_BURST_CNT) << BIT_SHIFT_BURST_CNT)
- #define BIT_GET_BURST_CNT(x) (((x) >> BIT_SHIFT_BURST_CNT) & BIT_MASK_BURST_CNT)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_RXDMA_MODE (Offset 0x0290) */
- #define BIT_DAM_MODE BIT(1)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_RXDMA_MODE (Offset 0x0290) */
- #define BIT_DMA_MODE BIT(1)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_C2H_PKT (Offset 0x0294) */
- #define BIT_SHIFT_R_C2H_STR_ADDR_16_TO_19 24
- #define BIT_MASK_R_C2H_STR_ADDR_16_TO_19 0xf
- #define BIT_R_C2H_STR_ADDR_16_TO_19(x) (((x) & BIT_MASK_R_C2H_STR_ADDR_16_TO_19) << BIT_SHIFT_R_C2H_STR_ADDR_16_TO_19)
- #define BIT_GET_R_C2H_STR_ADDR_16_TO_19(x) (((x) >> BIT_SHIFT_R_C2H_STR_ADDR_16_TO_19) & BIT_MASK_R_C2H_STR_ADDR_16_TO_19)
- #define BIT_SHIFT_MDIO_PHY_ADDR 24
- #define BIT_MASK_MDIO_PHY_ADDR 0x1f
- #define BIT_MDIO_PHY_ADDR(x) (((x) & BIT_MASK_MDIO_PHY_ADDR) << BIT_SHIFT_MDIO_PHY_ADDR)
- #define BIT_GET_MDIO_PHY_ADDR(x) (((x) >> BIT_SHIFT_MDIO_PHY_ADDR) & BIT_MASK_MDIO_PHY_ADDR)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_C2H_PKT (Offset 0x0294) */
- #define BIT_R_C2H_PKT_REQ BIT(16)
- #define BIT_RX_CLOSE_EN BIT(15)
- #define BIT_STOP_BCNQ BIT(14)
- #define BIT_STOP_MGQ BIT(13)
- #define BIT_STOP_VOQ BIT(12)
- #define BIT_STOP_VIQ BIT(11)
- #define BIT_STOP_BEQ BIT(10)
- #define BIT_STOP_BKQ BIT(9)
- #define BIT_STOP_RXQ BIT(8)
- #define BIT_STOP_HI7Q BIT(7)
- #define BIT_STOP_HI6Q BIT(6)
- #define BIT_STOP_HI5Q BIT(5)
- #define BIT_STOP_HI4Q BIT(4)
- #define BIT_STOP_HI3Q BIT(3)
- #define BIT_STOP_HI2Q BIT(2)
- #define BIT_STOP_HI1Q BIT(1)
- #define BIT_SHIFT_R_C2H_STR_ADDR 0
- #define BIT_MASK_R_C2H_STR_ADDR 0xffff
- #define BIT_R_C2H_STR_ADDR(x) (((x) & BIT_MASK_R_C2H_STR_ADDR) << BIT_SHIFT_R_C2H_STR_ADDR)
- #define BIT_GET_R_C2H_STR_ADDR(x) (((x) >> BIT_SHIFT_R_C2H_STR_ADDR) & BIT_MASK_R_C2H_STR_ADDR)
- #define BIT_STOP_HI0Q BIT(0)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FWFF_C2H (Offset 0x0298) */
- #define BIT_SHIFT_C2H_DMA_ADDR 0
- #define BIT_MASK_C2H_DMA_ADDR 0x3ffff
- #define BIT_C2H_DMA_ADDR(x) (((x) & BIT_MASK_C2H_DMA_ADDR) << BIT_SHIFT_C2H_DMA_ADDR)
- #define BIT_GET_C2H_DMA_ADDR(x) (((x) >> BIT_SHIFT_C2H_DMA_ADDR) & BIT_MASK_C2H_DMA_ADDR)
- /* 2 REG_FWFF_CTRL (Offset 0x029C) */
- #define BIT_FWFF_DMAPKT_REQ BIT(31)
- #define BIT_SHIFT_FWFF_DMA_PKT_NUM 16
- #define BIT_MASK_FWFF_DMA_PKT_NUM 0xff
- #define BIT_FWFF_DMA_PKT_NUM(x) (((x) & BIT_MASK_FWFF_DMA_PKT_NUM) << BIT_SHIFT_FWFF_DMA_PKT_NUM)
- #define BIT_GET_FWFF_DMA_PKT_NUM(x) (((x) >> BIT_SHIFT_FWFF_DMA_PKT_NUM) & BIT_MASK_FWFF_DMA_PKT_NUM)
- #define BIT_SHIFT_FWFF_STR_ADDR 0
- #define BIT_MASK_FWFF_STR_ADDR 0xffff
- #define BIT_FWFF_STR_ADDR(x) (((x) & BIT_MASK_FWFF_STR_ADDR) << BIT_SHIFT_FWFF_STR_ADDR)
- #define BIT_GET_FWFF_STR_ADDR(x) (((x) >> BIT_SHIFT_FWFF_STR_ADDR) & BIT_MASK_FWFF_STR_ADDR)
- /* 2 REG_FWFF_PKT_INFO (Offset 0x02A0) */
- #define BIT_SHIFT_FWFF_PKT_QUEUED 16
- #define BIT_MASK_FWFF_PKT_QUEUED 0xff
- #define BIT_FWFF_PKT_QUEUED(x) (((x) & BIT_MASK_FWFF_PKT_QUEUED) << BIT_SHIFT_FWFF_PKT_QUEUED)
- #define BIT_GET_FWFF_PKT_QUEUED(x) (((x) >> BIT_SHIFT_FWFF_PKT_QUEUED) & BIT_MASK_FWFF_PKT_QUEUED)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FWFF_PKT_INFO (Offset 0x02A0) */
- #define BIT_SHIFT_FWFF_PKT_STR_ADDR 0
- #define BIT_MASK_FWFF_PKT_STR_ADDR 0xffff
- #define BIT_FWFF_PKT_STR_ADDR(x) (((x) & BIT_MASK_FWFF_PKT_STR_ADDR) << BIT_SHIFT_FWFF_PKT_STR_ADDR)
- #define BIT_GET_FWFF_PKT_STR_ADDR(x) (((x) >> BIT_SHIFT_FWFF_PKT_STR_ADDR) & BIT_MASK_FWFF_PKT_STR_ADDR)
- #endif
- #if (HALMAC_8814AMP_SUPPORT)
- /* 2 REG_FWFF_PKT_INFO (Offset 0x02A0) */
- #define BIT_SHIFT_FWFF_PKT_STR_ADDR_V1 0
- #define BIT_MASK_FWFF_PKT_STR_ADDR_V1 0x7ff
- #define BIT_FWFF_PKT_STR_ADDR_V1(x) (((x) & BIT_MASK_FWFF_PKT_STR_ADDR_V1) << BIT_SHIFT_FWFF_PKT_STR_ADDR_V1)
- #define BIT_GET_FWFF_PKT_STR_ADDR_V1(x) (((x) >> BIT_SHIFT_FWFF_PKT_STR_ADDR_V1) & BIT_MASK_FWFF_PKT_STR_ADDR_V1)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_FC2H_INFO (Offset 0x02A6) */
- #define BIT_SHIFT_FC2H_STR_ADDR 17
- #define BIT_MASK_FC2H_STR_ADDR 0x7fff
- #define BIT_FC2H_STR_ADDR(x) (((x) & BIT_MASK_FC2H_STR_ADDR) << BIT_SHIFT_FC2H_STR_ADDR)
- #define BIT_GET_FC2H_STR_ADDR(x) (((x) >> BIT_SHIFT_FC2H_STR_ADDR) & BIT_MASK_FC2H_STR_ADDR)
- #define BIT_FC2H_PKT_REQ BIT(16)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_PCIE_CTRL (Offset 0x0300) */
- #define BIT_PCIEIO_PERSTB_SEL BIT(31)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_HCI_CTRL (Offset 0x0300) */
- #define BIT_HCIIO_PERSTB_SEL BIT(31)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_PCIE_CTRL (Offset 0x0300) */
- #define BIT_SHIFT_PCIE_MAX_RXDMA 28
- #define BIT_MASK_PCIE_MAX_RXDMA 0x7
- #define BIT_PCIE_MAX_RXDMA(x) (((x) & BIT_MASK_PCIE_MAX_RXDMA) << BIT_SHIFT_PCIE_MAX_RXDMA)
- #define BIT_GET_PCIE_MAX_RXDMA(x) (((x) >> BIT_SHIFT_PCIE_MAX_RXDMA) & BIT_MASK_PCIE_MAX_RXDMA)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_HCI_CTRL (Offset 0x0300) */
- #define BIT_SHIFT_HCI_MAX_RXDMA 28
- #define BIT_MASK_HCI_MAX_RXDMA 0x7
- #define BIT_HCI_MAX_RXDMA(x) (((x) & BIT_MASK_HCI_MAX_RXDMA) << BIT_SHIFT_HCI_MAX_RXDMA)
- #define BIT_GET_HCI_MAX_RXDMA(x) (((x) >> BIT_SHIFT_HCI_MAX_RXDMA) & BIT_MASK_HCI_MAX_RXDMA)
- #endif
- #if (HALMAC_8881A_SUPPORT)
- /* 2 REG_LX_CTRL1 (Offset 0x0300) */
- #define BIT_RX_LIT_EDN_SEL BIT(27)
- #define BIT_TX_LIT_EDN_SEL BIT(26)
- #define BIT_WT_LIT_EDN BIT(25)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_PCIE_CTRL (Offset 0x0300) */
- #define BIT_SHIFT_PCIE_MAX_TXDMA 24
- #define BIT_MASK_PCIE_MAX_TXDMA 0x7
- #define BIT_PCIE_MAX_TXDMA(x) (((x) & BIT_MASK_PCIE_MAX_TXDMA) << BIT_SHIFT_PCIE_MAX_TXDMA)
- #define BIT_GET_PCIE_MAX_TXDMA(x) (((x) >> BIT_SHIFT_PCIE_MAX_TXDMA) & BIT_MASK_PCIE_MAX_TXDMA)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_HCI_CTRL (Offset 0x0300) */
- #define BIT_SHIFT_HCI_MAX_TXDMA 24
- #define BIT_MASK_HCI_MAX_TXDMA 0x7
- #define BIT_HCI_MAX_TXDMA(x) (((x) & BIT_MASK_HCI_MAX_TXDMA) << BIT_SHIFT_HCI_MAX_TXDMA)
- #define BIT_GET_HCI_MAX_TXDMA(x) (((x) >> BIT_SHIFT_HCI_MAX_TXDMA) & BIT_MASK_HCI_MAX_TXDMA)
- #endif
- #if (HALMAC_8881A_SUPPORT)
- /* 2 REG_LX_CTRL1 (Offset 0x0300) */
- #define BIT_RD_LITT_EDN BIT(24)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_PCIE_CTRL (Offset 0x0300) */
- #define BIT_PCIE_RST_TRXDMA_INTF BIT(20)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_HCI_CTRL (Offset 0x0300) */
- #define BIT_HCI_RST_TRXDMA_INTF BIT(20)
- #endif
- #if (HALMAC_8881A_SUPPORT)
- /* 2 REG_LX_CTRL1 (Offset 0x0300) */
- #define BIT_SHIFT_MAX_RXDMA 20
- #define BIT_MASK_MAX_RXDMA 0x7
- #define BIT_MAX_RXDMA(x) (((x) & BIT_MASK_MAX_RXDMA) << BIT_SHIFT_MAX_RXDMA)
- #define BIT_GET_MAX_RXDMA(x) (((x) >> BIT_SHIFT_MAX_RXDMA) & BIT_MASK_MAX_RXDMA)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_PCIE_CTRL (Offset 0x0300) */
- #define BIT_PCIE_EN_SWENT_L23 BIT(17)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_HCI_CTRL (Offset 0x0300) */
- #define BIT_HCI_EN_SWENT_L23 BIT(17)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_PCIE_CTRL (Offset 0x0300) */
- #define BIT_PCIE_EN_HWEXT_L1 BIT(16)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_HCI_CTRL (Offset 0x0300) */
- #define BIT_HCI_EN_HWEXT_L1 BIT(16)
- #endif
- #if (HALMAC_8881A_SUPPORT)
- /* 2 REG_LX_CTRL1 (Offset 0x0300) */
- #define BIT_SHIFT_MAX_TXDMA 16
- #define BIT_MASK_MAX_TXDMA 0x7
- #define BIT_MAX_TXDMA(x) (((x) & BIT_MASK_MAX_TXDMA) << BIT_SHIFT_MAX_TXDMA)
- #define BIT_GET_MAX_TXDMA(x) (((x) >> BIT_SHIFT_MAX_TXDMA) & BIT_MASK_MAX_TXDMA)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_INT_MIG (Offset 0x0304) */
- #define BIT_SHIFT_TXTTIMER_MATCH_NUM 28
- #define BIT_MASK_TXTTIMER_MATCH_NUM 0xf
- #define BIT_TXTTIMER_MATCH_NUM(x) (((x) & BIT_MASK_TXTTIMER_MATCH_NUM) << BIT_SHIFT_TXTTIMER_MATCH_NUM)
- #define BIT_GET_TXTTIMER_MATCH_NUM(x) (((x) >> BIT_SHIFT_TXTTIMER_MATCH_NUM) & BIT_MASK_TXTTIMER_MATCH_NUM)
- #define BIT_SHIFT_TXPKT_NUM_MATCH 24
- #define BIT_MASK_TXPKT_NUM_MATCH 0xf
- #define BIT_TXPKT_NUM_MATCH(x) (((x) & BIT_MASK_TXPKT_NUM_MATCH) << BIT_SHIFT_TXPKT_NUM_MATCH)
- #define BIT_GET_TXPKT_NUM_MATCH(x) (((x) >> BIT_SHIFT_TXPKT_NUM_MATCH) & BIT_MASK_TXPKT_NUM_MATCH)
- #define BIT_SHIFT_RXTTIMER_MATCH_NUM 20
- #define BIT_MASK_RXTTIMER_MATCH_NUM 0xf
- #define BIT_RXTTIMER_MATCH_NUM(x) (((x) & BIT_MASK_RXTTIMER_MATCH_NUM) << BIT_SHIFT_RXTTIMER_MATCH_NUM)
- #define BIT_GET_RXTTIMER_MATCH_NUM(x) (((x) >> BIT_SHIFT_RXTTIMER_MATCH_NUM) & BIT_MASK_RXTTIMER_MATCH_NUM)
- #define BIT_SHIFT_RXPKT_NUM_MATCH 16
- #define BIT_MASK_RXPKT_NUM_MATCH 0xf
- #define BIT_RXPKT_NUM_MATCH(x) (((x) & BIT_MASK_RXPKT_NUM_MATCH) << BIT_SHIFT_RXPKT_NUM_MATCH)
- #define BIT_GET_RXPKT_NUM_MATCH(x) (((x) >> BIT_SHIFT_RXPKT_NUM_MATCH) & BIT_MASK_RXPKT_NUM_MATCH)
- #define BIT_SHIFT_MIGRATE_TIMER 0
- #define BIT_MASK_MIGRATE_TIMER 0xffff
- #define BIT_MIGRATE_TIMER(x) (((x) & BIT_MASK_MIGRATE_TIMER) << BIT_SHIFT_MIGRATE_TIMER)
- #define BIT_GET_MIGRATE_TIMER(x) (((x) >> BIT_SHIFT_MIGRATE_TIMER) & BIT_MASK_MIGRATE_TIMER)
- /* 2 REG_BCNQ_TXBD_DESA (Offset 0x0308) */
- #define BIT_SHIFT_BCNQ_TXBD_DESA 0
- #define BIT_MASK_BCNQ_TXBD_DESA 0xffffffffffffffffL
- #define BIT_BCNQ_TXBD_DESA(x) (((x) & BIT_MASK_BCNQ_TXBD_DESA) << BIT_SHIFT_BCNQ_TXBD_DESA)
- #define BIT_GET_BCNQ_TXBD_DESA(x) (((x) >> BIT_SHIFT_BCNQ_TXBD_DESA) & BIT_MASK_BCNQ_TXBD_DESA)
- /* 2 REG_MGQ_TXBD_DESA (Offset 0x0310) */
- #define BIT_SHIFT_MGQ_TXBD_DESA 0
- #define BIT_MASK_MGQ_TXBD_DESA 0xffffffffffffffffL
- #define BIT_MGQ_TXBD_DESA(x) (((x) & BIT_MASK_MGQ_TXBD_DESA) << BIT_SHIFT_MGQ_TXBD_DESA)
- #define BIT_GET_MGQ_TXBD_DESA(x) (((x) >> BIT_SHIFT_MGQ_TXBD_DESA) & BIT_MASK_MGQ_TXBD_DESA)
- /* 2 REG_VOQ_TXBD_DESA (Offset 0x0318) */
- #define BIT_SHIFT_VOQ_TXBD_DESA 0
- #define BIT_MASK_VOQ_TXBD_DESA 0xffffffffffffffffL
- #define BIT_VOQ_TXBD_DESA(x) (((x) & BIT_MASK_VOQ_TXBD_DESA) << BIT_SHIFT_VOQ_TXBD_DESA)
- #define BIT_GET_VOQ_TXBD_DESA(x) (((x) >> BIT_SHIFT_VOQ_TXBD_DESA) & BIT_MASK_VOQ_TXBD_DESA)
- /* 2 REG_VIQ_TXBD_DESA (Offset 0x0320) */
- #define BIT_SHIFT_VIQ_TXBD_DESA 0
- #define BIT_MASK_VIQ_TXBD_DESA 0xffffffffffffffffL
- #define BIT_VIQ_TXBD_DESA(x) (((x) & BIT_MASK_VIQ_TXBD_DESA) << BIT_SHIFT_VIQ_TXBD_DESA)
- #define BIT_GET_VIQ_TXBD_DESA(x) (((x) >> BIT_SHIFT_VIQ_TXBD_DESA) & BIT_MASK_VIQ_TXBD_DESA)
- /* 2 REG_BEQ_TXBD_DESA (Offset 0x0328) */
- #define BIT_SHIFT_BEQ_TXBD_DESA 0
- #define BIT_MASK_BEQ_TXBD_DESA 0xffffffffffffffffL
- #define BIT_BEQ_TXBD_DESA(x) (((x) & BIT_MASK_BEQ_TXBD_DESA) << BIT_SHIFT_BEQ_TXBD_DESA)
- #define BIT_GET_BEQ_TXBD_DESA(x) (((x) >> BIT_SHIFT_BEQ_TXBD_DESA) & BIT_MASK_BEQ_TXBD_DESA)
- /* 2 REG_BKQ_TXBD_DESA (Offset 0x0330) */
- #define BIT_SHIFT_BKQ_TXBD_DESA 0
- #define BIT_MASK_BKQ_TXBD_DESA 0xffffffffffffffffL
- #define BIT_BKQ_TXBD_DESA(x) (((x) & BIT_MASK_BKQ_TXBD_DESA) << BIT_SHIFT_BKQ_TXBD_DESA)
- #define BIT_GET_BKQ_TXBD_DESA(x) (((x) >> BIT_SHIFT_BKQ_TXBD_DESA) & BIT_MASK_BKQ_TXBD_DESA)
- /* 2 REG_RXQ_RXBD_DESA (Offset 0x0338) */
- #define BIT_SHIFT_RXQ_RXBD_DESA 0
- #define BIT_MASK_RXQ_RXBD_DESA 0xffffffffffffffffL
- #define BIT_RXQ_RXBD_DESA(x) (((x) & BIT_MASK_RXQ_RXBD_DESA) << BIT_SHIFT_RXQ_RXBD_DESA)
- #define BIT_GET_RXQ_RXBD_DESA(x) (((x) >> BIT_SHIFT_RXQ_RXBD_DESA) & BIT_MASK_RXQ_RXBD_DESA)
- /* 2 REG_HI0Q_TXBD_DESA (Offset 0x0340) */
- #define BIT_SHIFT_HI0Q_TXBD_DESA 0
- #define BIT_MASK_HI0Q_TXBD_DESA 0xffffffffffffffffL
- #define BIT_HI0Q_TXBD_DESA(x) (((x) & BIT_MASK_HI0Q_TXBD_DESA) << BIT_SHIFT_HI0Q_TXBD_DESA)
- #define BIT_GET_HI0Q_TXBD_DESA(x) (((x) >> BIT_SHIFT_HI0Q_TXBD_DESA) & BIT_MASK_HI0Q_TXBD_DESA)
- /* 2 REG_HI1Q_TXBD_DESA (Offset 0x0348) */
- #define BIT_SHIFT_HI1Q_TXBD_DESA 0
- #define BIT_MASK_HI1Q_TXBD_DESA 0xffffffffffffffffL
- #define BIT_HI1Q_TXBD_DESA(x) (((x) & BIT_MASK_HI1Q_TXBD_DESA) << BIT_SHIFT_HI1Q_TXBD_DESA)
- #define BIT_GET_HI1Q_TXBD_DESA(x) (((x) >> BIT_SHIFT_HI1Q_TXBD_DESA) & BIT_MASK_HI1Q_TXBD_DESA)
- /* 2 REG_HI2Q_TXBD_DESA (Offset 0x0350) */
- #define BIT_SHIFT_HI2Q_TXBD_DESA 0
- #define BIT_MASK_HI2Q_TXBD_DESA 0xffffffffffffffffL
- #define BIT_HI2Q_TXBD_DESA(x) (((x) & BIT_MASK_HI2Q_TXBD_DESA) << BIT_SHIFT_HI2Q_TXBD_DESA)
- #define BIT_GET_HI2Q_TXBD_DESA(x) (((x) >> BIT_SHIFT_HI2Q_TXBD_DESA) & BIT_MASK_HI2Q_TXBD_DESA)
- /* 2 REG_HI3Q_TXBD_DESA (Offset 0x0358) */
- #define BIT_SHIFT_HI3Q_TXBD_DESA 0
- #define BIT_MASK_HI3Q_TXBD_DESA 0xffffffffffffffffL
- #define BIT_HI3Q_TXBD_DESA(x) (((x) & BIT_MASK_HI3Q_TXBD_DESA) << BIT_SHIFT_HI3Q_TXBD_DESA)
- #define BIT_GET_HI3Q_TXBD_DESA(x) (((x) >> BIT_SHIFT_HI3Q_TXBD_DESA) & BIT_MASK_HI3Q_TXBD_DESA)
- /* 2 REG_HI4Q_TXBD_DESA (Offset 0x0360) */
- #define BIT_SHIFT_HI4Q_TXBD_DESA 0
- #define BIT_MASK_HI4Q_TXBD_DESA 0xffffffffffffffffL
- #define BIT_HI4Q_TXBD_DESA(x) (((x) & BIT_MASK_HI4Q_TXBD_DESA) << BIT_SHIFT_HI4Q_TXBD_DESA)
- #define BIT_GET_HI4Q_TXBD_DESA(x) (((x) >> BIT_SHIFT_HI4Q_TXBD_DESA) & BIT_MASK_HI4Q_TXBD_DESA)
- /* 2 REG_HI5Q_TXBD_DESA (Offset 0x0368) */
- #define BIT_SHIFT_HI5Q_TXBD_DESA 0
- #define BIT_MASK_HI5Q_TXBD_DESA 0xffffffffffffffffL
- #define BIT_HI5Q_TXBD_DESA(x) (((x) & BIT_MASK_HI5Q_TXBD_DESA) << BIT_SHIFT_HI5Q_TXBD_DESA)
- #define BIT_GET_HI5Q_TXBD_DESA(x) (((x) >> BIT_SHIFT_HI5Q_TXBD_DESA) & BIT_MASK_HI5Q_TXBD_DESA)
- /* 2 REG_HI6Q_TXBD_DESA (Offset 0x0370) */
- #define BIT_SHIFT_HI6Q_TXBD_DESA 0
- #define BIT_MASK_HI6Q_TXBD_DESA 0xffffffffffffffffL
- #define BIT_HI6Q_TXBD_DESA(x) (((x) & BIT_MASK_HI6Q_TXBD_DESA) << BIT_SHIFT_HI6Q_TXBD_DESA)
- #define BIT_GET_HI6Q_TXBD_DESA(x) (((x) >> BIT_SHIFT_HI6Q_TXBD_DESA) & BIT_MASK_HI6Q_TXBD_DESA)
- /* 2 REG_HI7Q_TXBD_DESA (Offset 0x0378) */
- #define BIT_SHIFT_HI7Q_TXBD_DESA 0
- #define BIT_MASK_HI7Q_TXBD_DESA 0xffffffffffffffffL
- #define BIT_HI7Q_TXBD_DESA(x) (((x) & BIT_MASK_HI7Q_TXBD_DESA) << BIT_SHIFT_HI7Q_TXBD_DESA)
- #define BIT_GET_HI7Q_TXBD_DESA(x) (((x) >> BIT_SHIFT_HI7Q_TXBD_DESA) & BIT_MASK_HI7Q_TXBD_DESA)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_MGQ_TXBD_NUM (Offset 0x0380) */
- #define BIT_PCIE_MGQ_FLAG BIT(14)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_MGQ_TXBD_NUM (Offset 0x0380) */
- #define BIT_HCI_MGQ_FLAG BIT(14)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_MGQ_TXBD_NUM (Offset 0x0380) */
- #define BIT_SHIFT_MGQ_DESC_MODE 12
- #define BIT_MASK_MGQ_DESC_MODE 0x3
- #define BIT_MGQ_DESC_MODE(x) (((x) & BIT_MASK_MGQ_DESC_MODE) << BIT_SHIFT_MGQ_DESC_MODE)
- #define BIT_GET_MGQ_DESC_MODE(x) (((x) >> BIT_SHIFT_MGQ_DESC_MODE) & BIT_MASK_MGQ_DESC_MODE)
- #define BIT_SHIFT_MGQ_DESC_NUM 0
- #define BIT_MASK_MGQ_DESC_NUM 0xfff
- #define BIT_MGQ_DESC_NUM(x) (((x) & BIT_MASK_MGQ_DESC_NUM) << BIT_SHIFT_MGQ_DESC_NUM)
- #define BIT_GET_MGQ_DESC_NUM(x) (((x) >> BIT_SHIFT_MGQ_DESC_NUM) & BIT_MASK_MGQ_DESC_NUM)
- /* 2 REG_RX_RXBD_NUM (Offset 0x0382) */
- #define BIT_SYS_32_64 BIT(15)
- #define BIT_SHIFT_BCNQ_DESC_MODE 13
- #define BIT_MASK_BCNQ_DESC_MODE 0x3
- #define BIT_BCNQ_DESC_MODE(x) (((x) & BIT_MASK_BCNQ_DESC_MODE) << BIT_SHIFT_BCNQ_DESC_MODE)
- #define BIT_GET_BCNQ_DESC_MODE(x) (((x) >> BIT_SHIFT_BCNQ_DESC_MODE) & BIT_MASK_BCNQ_DESC_MODE)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_RX_RXBD_NUM (Offset 0x0382) */
- #define BIT_PCIE_BCNQ_FLAG BIT(12)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_RX_RXBD_NUM (Offset 0x0382) */
- #define BIT_HCI_BCNQ_FLAG BIT(12)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_RX_RXBD_NUM (Offset 0x0382) */
- #define BIT_SHIFT_RXQ_DESC_NUM 0
- #define BIT_MASK_RXQ_DESC_NUM 0xfff
- #define BIT_RXQ_DESC_NUM(x) (((x) & BIT_MASK_RXQ_DESC_NUM) << BIT_SHIFT_RXQ_DESC_NUM)
- #define BIT_GET_RXQ_DESC_NUM(x) (((x) >> BIT_SHIFT_RXQ_DESC_NUM) & BIT_MASK_RXQ_DESC_NUM)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_VOQ_TXBD_NUM (Offset 0x0384) */
- #define BIT_PCIE_VOQ_FLAG BIT(14)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_VOQ_TXBD_NUM (Offset 0x0384) */
- #define BIT_HCI_VOQ_FLAG BIT(14)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_VOQ_TXBD_NUM (Offset 0x0384) */
- #define BIT_SHIFT_VOQ_DESC_MODE 12
- #define BIT_MASK_VOQ_DESC_MODE 0x3
- #define BIT_VOQ_DESC_MODE(x) (((x) & BIT_MASK_VOQ_DESC_MODE) << BIT_SHIFT_VOQ_DESC_MODE)
- #define BIT_GET_VOQ_DESC_MODE(x) (((x) >> BIT_SHIFT_VOQ_DESC_MODE) & BIT_MASK_VOQ_DESC_MODE)
- #define BIT_SHIFT_VOQ_DESC_NUM 0
- #define BIT_MASK_VOQ_DESC_NUM 0xfff
- #define BIT_VOQ_DESC_NUM(x) (((x) & BIT_MASK_VOQ_DESC_NUM) << BIT_SHIFT_VOQ_DESC_NUM)
- #define BIT_GET_VOQ_DESC_NUM(x) (((x) >> BIT_SHIFT_VOQ_DESC_NUM) & BIT_MASK_VOQ_DESC_NUM)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_VIQ_TXBD_NUM (Offset 0x0386) */
- #define BIT_PCIE_VIQ_FLAG BIT(14)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_VIQ_TXBD_NUM (Offset 0x0386) */
- #define BIT_HCI_VIQ_FLAG BIT(14)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_VIQ_TXBD_NUM (Offset 0x0386) */
- #define BIT_SHIFT_VIQ_DESC_MODE 12
- #define BIT_MASK_VIQ_DESC_MODE 0x3
- #define BIT_VIQ_DESC_MODE(x) (((x) & BIT_MASK_VIQ_DESC_MODE) << BIT_SHIFT_VIQ_DESC_MODE)
- #define BIT_GET_VIQ_DESC_MODE(x) (((x) >> BIT_SHIFT_VIQ_DESC_MODE) & BIT_MASK_VIQ_DESC_MODE)
- #define BIT_SHIFT_VIQ_DESC_NUM 0
- #define BIT_MASK_VIQ_DESC_NUM 0xfff
- #define BIT_VIQ_DESC_NUM(x) (((x) & BIT_MASK_VIQ_DESC_NUM) << BIT_SHIFT_VIQ_DESC_NUM)
- #define BIT_GET_VIQ_DESC_NUM(x) (((x) >> BIT_SHIFT_VIQ_DESC_NUM) & BIT_MASK_VIQ_DESC_NUM)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_BEQ_TXBD_NUM (Offset 0x0388) */
- #define BIT_PCIE_BEQ_FLAG BIT(14)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_BEQ_TXBD_NUM (Offset 0x0388) */
- #define BIT_HCI_BEQ_FLAG BIT(14)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_BEQ_TXBD_NUM (Offset 0x0388) */
- #define BIT_SHIFT_BEQ_DESC_MODE 12
- #define BIT_MASK_BEQ_DESC_MODE 0x3
- #define BIT_BEQ_DESC_MODE(x) (((x) & BIT_MASK_BEQ_DESC_MODE) << BIT_SHIFT_BEQ_DESC_MODE)
- #define BIT_GET_BEQ_DESC_MODE(x) (((x) >> BIT_SHIFT_BEQ_DESC_MODE) & BIT_MASK_BEQ_DESC_MODE)
- #define BIT_SHIFT_BEQ_DESC_NUM 0
- #define BIT_MASK_BEQ_DESC_NUM 0xfff
- #define BIT_BEQ_DESC_NUM(x) (((x) & BIT_MASK_BEQ_DESC_NUM) << BIT_SHIFT_BEQ_DESC_NUM)
- #define BIT_GET_BEQ_DESC_NUM(x) (((x) >> BIT_SHIFT_BEQ_DESC_NUM) & BIT_MASK_BEQ_DESC_NUM)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_BKQ_TXBD_NUM (Offset 0x038A) */
- #define BIT_PCIE_BKQ_FLAG BIT(14)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_BKQ_TXBD_NUM (Offset 0x038A) */
- #define BIT_HCI_BKQ_FLAG BIT(14)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_BKQ_TXBD_NUM (Offset 0x038A) */
- #define BIT_SHIFT_BKQ_DESC_MODE 12
- #define BIT_MASK_BKQ_DESC_MODE 0x3
- #define BIT_BKQ_DESC_MODE(x) (((x) & BIT_MASK_BKQ_DESC_MODE) << BIT_SHIFT_BKQ_DESC_MODE)
- #define BIT_GET_BKQ_DESC_MODE(x) (((x) >> BIT_SHIFT_BKQ_DESC_MODE) & BIT_MASK_BKQ_DESC_MODE)
- #define BIT_SHIFT_BKQ_DESC_NUM 0
- #define BIT_MASK_BKQ_DESC_NUM 0xfff
- #define BIT_BKQ_DESC_NUM(x) (((x) & BIT_MASK_BKQ_DESC_NUM) << BIT_SHIFT_BKQ_DESC_NUM)
- #define BIT_GET_BKQ_DESC_NUM(x) (((x) >> BIT_SHIFT_BKQ_DESC_NUM) & BIT_MASK_BKQ_DESC_NUM)
- /* 2 REG_HI0Q_TXBD_NUM (Offset 0x038C) */
- #define BIT_HI0Q_FLAG BIT(14)
- #define BIT_SHIFT_HI0Q_DESC_MODE 12
- #define BIT_MASK_HI0Q_DESC_MODE 0x3
- #define BIT_HI0Q_DESC_MODE(x) (((x) & BIT_MASK_HI0Q_DESC_MODE) << BIT_SHIFT_HI0Q_DESC_MODE)
- #define BIT_GET_HI0Q_DESC_MODE(x) (((x) >> BIT_SHIFT_HI0Q_DESC_MODE) & BIT_MASK_HI0Q_DESC_MODE)
- #define BIT_SHIFT_HI0Q_DESC_NUM 0
- #define BIT_MASK_HI0Q_DESC_NUM 0xfff
- #define BIT_HI0Q_DESC_NUM(x) (((x) & BIT_MASK_HI0Q_DESC_NUM) << BIT_SHIFT_HI0Q_DESC_NUM)
- #define BIT_GET_HI0Q_DESC_NUM(x) (((x) >> BIT_SHIFT_HI0Q_DESC_NUM) & BIT_MASK_HI0Q_DESC_NUM)
- /* 2 REG_HI1Q_TXBD_NUM (Offset 0x038E) */
- #define BIT_HI1Q_FLAG BIT(14)
- #define BIT_SHIFT_HI1Q_DESC_MODE 12
- #define BIT_MASK_HI1Q_DESC_MODE 0x3
- #define BIT_HI1Q_DESC_MODE(x) (((x) & BIT_MASK_HI1Q_DESC_MODE) << BIT_SHIFT_HI1Q_DESC_MODE)
- #define BIT_GET_HI1Q_DESC_MODE(x) (((x) >> BIT_SHIFT_HI1Q_DESC_MODE) & BIT_MASK_HI1Q_DESC_MODE)
- #define BIT_SHIFT_HI1Q_DESC_NUM 0
- #define BIT_MASK_HI1Q_DESC_NUM 0xfff
- #define BIT_HI1Q_DESC_NUM(x) (((x) & BIT_MASK_HI1Q_DESC_NUM) << BIT_SHIFT_HI1Q_DESC_NUM)
- #define BIT_GET_HI1Q_DESC_NUM(x) (((x) >> BIT_SHIFT_HI1Q_DESC_NUM) & BIT_MASK_HI1Q_DESC_NUM)
- /* 2 REG_HI2Q_TXBD_NUM (Offset 0x0390) */
- #define BIT_HI2Q_FLAG BIT(14)
- #define BIT_SHIFT_HI2Q_DESC_MODE 12
- #define BIT_MASK_HI2Q_DESC_MODE 0x3
- #define BIT_HI2Q_DESC_MODE(x) (((x) & BIT_MASK_HI2Q_DESC_MODE) << BIT_SHIFT_HI2Q_DESC_MODE)
- #define BIT_GET_HI2Q_DESC_MODE(x) (((x) >> BIT_SHIFT_HI2Q_DESC_MODE) & BIT_MASK_HI2Q_DESC_MODE)
- #define BIT_SHIFT_HI2Q_DESC_NUM 0
- #define BIT_MASK_HI2Q_DESC_NUM 0xfff
- #define BIT_HI2Q_DESC_NUM(x) (((x) & BIT_MASK_HI2Q_DESC_NUM) << BIT_SHIFT_HI2Q_DESC_NUM)
- #define BIT_GET_HI2Q_DESC_NUM(x) (((x) >> BIT_SHIFT_HI2Q_DESC_NUM) & BIT_MASK_HI2Q_DESC_NUM)
- /* 2 REG_HI3Q_TXBD_NUM (Offset 0x0392) */
- #define BIT_HI3Q_FLAG BIT(14)
- #define BIT_SHIFT_HI3Q_DESC_MODE 12
- #define BIT_MASK_HI3Q_DESC_MODE 0x3
- #define BIT_HI3Q_DESC_MODE(x) (((x) & BIT_MASK_HI3Q_DESC_MODE) << BIT_SHIFT_HI3Q_DESC_MODE)
- #define BIT_GET_HI3Q_DESC_MODE(x) (((x) >> BIT_SHIFT_HI3Q_DESC_MODE) & BIT_MASK_HI3Q_DESC_MODE)
- #define BIT_SHIFT_HI3Q_DESC_NUM 0
- #define BIT_MASK_HI3Q_DESC_NUM 0xfff
- #define BIT_HI3Q_DESC_NUM(x) (((x) & BIT_MASK_HI3Q_DESC_NUM) << BIT_SHIFT_HI3Q_DESC_NUM)
- #define BIT_GET_HI3Q_DESC_NUM(x) (((x) >> BIT_SHIFT_HI3Q_DESC_NUM) & BIT_MASK_HI3Q_DESC_NUM)
- /* 2 REG_HI4Q_TXBD_NUM (Offset 0x0394) */
- #define BIT_HI4Q_FLAG BIT(14)
- #define BIT_SHIFT_HI4Q_DESC_MODE 12
- #define BIT_MASK_HI4Q_DESC_MODE 0x3
- #define BIT_HI4Q_DESC_MODE(x) (((x) & BIT_MASK_HI4Q_DESC_MODE) << BIT_SHIFT_HI4Q_DESC_MODE)
- #define BIT_GET_HI4Q_DESC_MODE(x) (((x) >> BIT_SHIFT_HI4Q_DESC_MODE) & BIT_MASK_HI4Q_DESC_MODE)
- #define BIT_SHIFT_HI4Q_DESC_NUM 0
- #define BIT_MASK_HI4Q_DESC_NUM 0xfff
- #define BIT_HI4Q_DESC_NUM(x) (((x) & BIT_MASK_HI4Q_DESC_NUM) << BIT_SHIFT_HI4Q_DESC_NUM)
- #define BIT_GET_HI4Q_DESC_NUM(x) (((x) >> BIT_SHIFT_HI4Q_DESC_NUM) & BIT_MASK_HI4Q_DESC_NUM)
- /* 2 REG_HI5Q_TXBD_NUM (Offset 0x0396) */
- #define BIT_HI5Q_FLAG BIT(14)
- #define BIT_SHIFT_HI5Q_DESC_MODE 12
- #define BIT_MASK_HI5Q_DESC_MODE 0x3
- #define BIT_HI5Q_DESC_MODE(x) (((x) & BIT_MASK_HI5Q_DESC_MODE) << BIT_SHIFT_HI5Q_DESC_MODE)
- #define BIT_GET_HI5Q_DESC_MODE(x) (((x) >> BIT_SHIFT_HI5Q_DESC_MODE) & BIT_MASK_HI5Q_DESC_MODE)
- #define BIT_SHIFT_HI5Q_DESC_NUM 0
- #define BIT_MASK_HI5Q_DESC_NUM 0xfff
- #define BIT_HI5Q_DESC_NUM(x) (((x) & BIT_MASK_HI5Q_DESC_NUM) << BIT_SHIFT_HI5Q_DESC_NUM)
- #define BIT_GET_HI5Q_DESC_NUM(x) (((x) >> BIT_SHIFT_HI5Q_DESC_NUM) & BIT_MASK_HI5Q_DESC_NUM)
- /* 2 REG_HI6Q_TXBD_NUM (Offset 0x0398) */
- #define BIT_HI6Q_FLAG BIT(14)
- #define BIT_SHIFT_HI6Q_DESC_MODE 12
- #define BIT_MASK_HI6Q_DESC_MODE 0x3
- #define BIT_HI6Q_DESC_MODE(x) (((x) & BIT_MASK_HI6Q_DESC_MODE) << BIT_SHIFT_HI6Q_DESC_MODE)
- #define BIT_GET_HI6Q_DESC_MODE(x) (((x) >> BIT_SHIFT_HI6Q_DESC_MODE) & BIT_MASK_HI6Q_DESC_MODE)
- #define BIT_SHIFT_HI6Q_DESC_NUM 0
- #define BIT_MASK_HI6Q_DESC_NUM 0xfff
- #define BIT_HI6Q_DESC_NUM(x) (((x) & BIT_MASK_HI6Q_DESC_NUM) << BIT_SHIFT_HI6Q_DESC_NUM)
- #define BIT_GET_HI6Q_DESC_NUM(x) (((x) >> BIT_SHIFT_HI6Q_DESC_NUM) & BIT_MASK_HI6Q_DESC_NUM)
- /* 2 REG_HI7Q_TXBD_NUM (Offset 0x039A) */
- #define BIT_HI7Q_FLAG BIT(14)
- #define BIT_SHIFT_HI7Q_DESC_MODE 12
- #define BIT_MASK_HI7Q_DESC_MODE 0x3
- #define BIT_HI7Q_DESC_MODE(x) (((x) & BIT_MASK_HI7Q_DESC_MODE) << BIT_SHIFT_HI7Q_DESC_MODE)
- #define BIT_GET_HI7Q_DESC_MODE(x) (((x) >> BIT_SHIFT_HI7Q_DESC_MODE) & BIT_MASK_HI7Q_DESC_MODE)
- #define BIT_SHIFT_HI7Q_DESC_NUM 0
- #define BIT_MASK_HI7Q_DESC_NUM 0xfff
- #define BIT_HI7Q_DESC_NUM(x) (((x) & BIT_MASK_HI7Q_DESC_NUM) << BIT_SHIFT_HI7Q_DESC_NUM)
- #define BIT_GET_HI7Q_DESC_NUM(x) (((x) >> BIT_SHIFT_HI7Q_DESC_NUM) & BIT_MASK_HI7Q_DESC_NUM)
- /* 2 REG_BD_RWPTR_CLR (Offset 0x039C) */
- #define BIT_CLR_HI7Q_HW_IDX BIT(29)
- #define BIT_CLR_HI6Q_HW_IDX BIT(28)
- #define BIT_CLR_HI5Q_HW_IDX BIT(27)
- #define BIT_CLR_HI4Q_HW_IDX BIT(26)
- #define BIT_CLR_HI3Q_HW_IDX BIT(25)
- #define BIT_CLR_HI2Q_HW_IDX BIT(24)
- #define BIT_CLR_HI1Q_HW_IDX BIT(23)
- #endif
- #if (HALMAC_8881A_SUPPORT)
- /* 2 REG_BD_RWPTR_CLR (Offset 0x039C) */
- #define BIT_BCN7DOK BIT(23)
- #define BIT_BCN7DOKM BIT(23)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_BD_RWPTR_CLR (Offset 0x039C) */
- #define BIT_CLR_HI0Q_HW_IDX BIT(22)
- #endif
- #if (HALMAC_8881A_SUPPORT)
- /* 2 REG_BD_RWPTR_CLR (Offset 0x039C) */
- #define BIT_BCN6DOK BIT(22)
- #define BIT_BCN6DOKM BIT(22)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_BD_RWPTR_CLR (Offset 0x039C) */
- #define BIT_CLR_BKQ_HW_IDX BIT(21)
- #endif
- #if (HALMAC_8881A_SUPPORT)
- /* 2 REG_BD_RWPTR_CLR (Offset 0x039C) */
- #define BIT_BCN5DOK BIT(21)
- #define BIT_BCN5DOKM BIT(21)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_BD_RWPTR_CLR (Offset 0x039C) */
- #define BIT_CLR_BEQ_HW_IDX BIT(20)
- #endif
- #if (HALMAC_8881A_SUPPORT)
- /* 2 REG_BD_RWPTR_CLR (Offset 0x039C) */
- #define BIT_BCN4DOK BIT(20)
- #define BIT_BCN4DOKM BIT(20)
- #define BIT_RX_OVER_RD_ERR BIT(20)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_BD_RWPTR_CLR (Offset 0x039C) */
- #define BIT_CLR_VIQ_HW_IDX BIT(19)
- #endif
- #if (HALMAC_8881A_SUPPORT)
- /* 2 REG_BD_RWPTR_CLR (Offset 0x039C) */
- #define BIT_BCN3DOK BIT(19)
- #define BIT_BCN3DOKM BIT(19)
- #define BIT_RXDMA_STUCK BIT(19)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_BD_RWPTR_CLR (Offset 0x039C) */
- #define BIT_CLR_VOQ_HW_IDX BIT(18)
- #endif
- #if (HALMAC_8881A_SUPPORT)
- /* 2 REG_BD_RWPTR_CLR (Offset 0x039C) */
- #define BIT_BCN2DOK BIT(18)
- #define BIT_BCN2DOKM BIT(18)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_BD_RWPTR_CLR (Offset 0x039C) */
- #define BIT_CLR_MGQ_HW_IDX BIT(17)
- #endif
- #if (HALMAC_8881A_SUPPORT)
- /* 2 REG_BD_RWPTR_CLR (Offset 0x039C) */
- #define BIT_BCN1DOK BIT(17)
- #define BIT_BCN1DOKM BIT(17)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_TSFTIMER_HCI (Offset 0x039C) */
- #define BIT_SHIFT_TSFT2_HCI 16
- #define BIT_MASK_TSFT2_HCI 0xffff
- #define BIT_TSFT2_HCI(x) (((x) & BIT_MASK_TSFT2_HCI) << BIT_SHIFT_TSFT2_HCI)
- #define BIT_GET_TSFT2_HCI(x) (((x) >> BIT_SHIFT_TSFT2_HCI) & BIT_MASK_TSFT2_HCI)
- #define BIT_CLR_RXQ_HW_IDX BIT(16)
- #endif
- #if (HALMAC_8881A_SUPPORT)
- /* 2 REG_BD_RWPTR_CLR (Offset 0x039C) */
- #define BIT_BCN0DOK BIT(16)
- #define BIT_BCN0DOKM BIT(16)
- #define BIT_SHIFT_RX_STATE 16
- #define BIT_MASK_RX_STATE 0x7
- #define BIT_RX_STATE(x) (((x) & BIT_MASK_RX_STATE) << BIT_SHIFT_RX_STATE)
- #define BIT_GET_RX_STATE(x) (((x) >> BIT_SHIFT_RX_STATE) & BIT_MASK_RX_STATE)
- #define BIT_SRST_TX BIT(15)
- #define BIT_M7DOK BIT(15)
- #define BIT_M7DOKM BIT(15)
- #define BIT_TDE_NO_IDLE BIT(15)
- #define BIT_SRST_RX BIT(14)
- #define BIT_M6DOK BIT(14)
- #define BIT_M6DOKM BIT(14)
- #define BIT_TXDMA_STUCK BIT(14)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_BD_RWPTR_CLR (Offset 0x039C) */
- #define BIT_CLR_HI7Q_HOST_IDX BIT(13)
- #endif
- #if (HALMAC_8881A_SUPPORT)
- /* 2 REG_BD_RWPTR_CLR (Offset 0x039C) */
- #define BIT_M5DOK BIT(13)
- #define BIT_M5DOKM BIT(13)
- #define BIT_TDE_FULL_ERR BIT(13)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_BD_RWPTR_CLR (Offset 0x039C) */
- #define BIT_CLR_HI6Q_HOST_IDX BIT(12)
- #endif
- #if (HALMAC_8881A_SUPPORT)
- /* 2 REG_BD_RWPTR_CLR (Offset 0x039C) */
- #define BIT_M4DOK BIT(12)
- #define BIT_M4DOKM BIT(12)
- #define BIT_HD_SIZE_ERR BIT(12)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_BD_RWPTR_CLR (Offset 0x039C) */
- #define BIT_CLR_HI5Q_HOST_IDX BIT(11)
- #endif
- #if (HALMAC_8881A_SUPPORT)
- /* 2 REG_BD_RWPTR_CLR (Offset 0x039C) */
- #define BIT_M3DOK BIT(11)
- #define BIT_M3DOKM BIT(11)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_BD_RWPTR_CLR (Offset 0x039C) */
- #define BIT_CLR_HI4Q_HOST_IDX BIT(10)
- #endif
- #if (HALMAC_8881A_SUPPORT)
- /* 2 REG_BD_RWPTR_CLR (Offset 0x039C) */
- #define BIT_M2DOK BIT(10)
- #define BIT_M2DOKM BIT(10)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_BD_RWPTR_CLR (Offset 0x039C) */
- #define BIT_CLR_HI3Q_HOST_IDX BIT(9)
- #endif
- #if (HALMAC_8881A_SUPPORT)
- /* 2 REG_BD_RWPTR_CLR (Offset 0x039C) */
- #define BIT_M1DOK BIT(9)
- #define BIT_M1DOKM BIT(9)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_BD_RWPTR_CLR (Offset 0x039C) */
- #define BIT_CLR_HI2Q_HOST_IDX BIT(8)
- #endif
- #if (HALMAC_8881A_SUPPORT)
- /* 2 REG_BD_RWPTR_CLR (Offset 0x039C) */
- #define BIT_M0DOK BIT(8)
- #define BIT_M0DOKM BIT(8)
- #define BIT_SHIFT_TX_STATE 8
- #define BIT_MASK_TX_STATE 0xf
- #define BIT_TX_STATE(x) (((x) & BIT_MASK_TX_STATE) << BIT_SHIFT_TX_STATE)
- #define BIT_GET_TX_STATE(x) (((x) >> BIT_SHIFT_TX_STATE) & BIT_MASK_TX_STATE)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_BD_RWPTR_CLR (Offset 0x039C) */
- #define BIT_CLR_HI1Q_HOST_IDX BIT(7)
- #define BIT_CLR_HI0Q_HOST_IDX BIT(6)
- #endif
- #if (HALMAC_8881A_SUPPORT)
- /* 2 REG_BD_RWPTR_CLR (Offset 0x039C) */
- #define BIT_MGQDOK BIT(6)
- #define BIT_MGQDOKM BIT(6)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_BD_RWPTR_CLR (Offset 0x039C) */
- #define BIT_CLR_BKQ_HOST_IDX BIT(5)
- #endif
- #if (HALMAC_8881A_SUPPORT)
- /* 2 REG_BD_RWPTR_CLR (Offset 0x039C) */
- #define BIT_BKQDOK BIT(5)
- #define BIT_BKQDOKM BIT(5)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_BD_RWPTR_CLR (Offset 0x039C) */
- #define BIT_CLR_BEQ_HOST_IDX BIT(4)
- #endif
- #if (HALMAC_8881A_SUPPORT)
- /* 2 REG_BD_RWPTR_CLR (Offset 0x039C) */
- #define BIT_SHIFT_HPS_CLKR 4
- #define BIT_MASK_HPS_CLKR 0x3
- #define BIT_HPS_CLKR(x) (((x) & BIT_MASK_HPS_CLKR) << BIT_SHIFT_HPS_CLKR)
- #define BIT_GET_HPS_CLKR(x) (((x) >> BIT_SHIFT_HPS_CLKR) & BIT_MASK_HPS_CLKR)
- #define BIT_BEQDOK BIT(4)
- #define BIT_BEQDOKM BIT(4)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_BD_RWPTR_CLR (Offset 0x039C) */
- #define BIT_CLR_VIQ_HOST_IDX BIT(3)
- #endif
- #if (HALMAC_8881A_SUPPORT)
- /* 2 REG_BD_RWPTR_CLR (Offset 0x039C) */
- #define BIT_LX_INT BIT(3)
- #define BIT_VIQDOK BIT(3)
- #define BIT_VIQDOKM BIT(3)
- #define BIT_MST_BUSY BIT(3)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_BD_RWPTR_CLR (Offset 0x039C) */
- #define BIT_CLR_VOQ_HOST_IDX BIT(2)
- #endif
- #if (HALMAC_8881A_SUPPORT)
- /* 2 REG_BD_RWPTR_CLR (Offset 0x039C) */
- #define BIT_VOQDOK BIT(2)
- #define BIT_VOQDOKM BIT(2)
- #define BIT_SLV_BUSY BIT(2)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_BD_RWPTR_CLR (Offset 0x039C) */
- #define BIT_CLR_MGQ_HOST_IDX BIT(1)
- #endif
- #if (HALMAC_8881A_SUPPORT)
- /* 2 REG_BD_RWPTR_CLR (Offset 0x039C) */
- #define BIT_RDUM BIT(1)
- #define BIT_RXDES_UNAVAIL BIT(1)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_TSFTIMER_HCI (Offset 0x039C) */
- #define BIT_SHIFT_TSFT1_HCI 0
- #define BIT_MASK_TSFT1_HCI 0xffff
- #define BIT_TSFT1_HCI(x) (((x) & BIT_MASK_TSFT1_HCI) << BIT_SHIFT_TSFT1_HCI)
- #define BIT_GET_TSFT1_HCI(x) (((x) >> BIT_SHIFT_TSFT1_HCI) & BIT_MASK_TSFT1_HCI)
- #define BIT_CLR_RXQ_HOST_IDX BIT(0)
- #endif
- #if (HALMAC_8881A_SUPPORT)
- /* 2 REG_BD_RWPTR_CLR (Offset 0x039C) */
- #define BIT_RXDOK BIT(0)
- #define BIT_RXDOKM BIT(0)
- #define BIT_EN_DBG_STUCK BIT(0)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_VOQ_TXBD_IDX (Offset 0x03A0) */
- #define BIT_SHIFT_VOQ_HW_IDX 16
- #define BIT_MASK_VOQ_HW_IDX 0xfff
- #define BIT_VOQ_HW_IDX(x) (((x) & BIT_MASK_VOQ_HW_IDX) << BIT_SHIFT_VOQ_HW_IDX)
- #define BIT_GET_VOQ_HW_IDX(x) (((x) >> BIT_SHIFT_VOQ_HW_IDX) & BIT_MASK_VOQ_HW_IDX)
- #define BIT_SHIFT_VOQ_HOST_IDX 0
- #define BIT_MASK_VOQ_HOST_IDX 0xfff
- #define BIT_VOQ_HOST_IDX(x) (((x) & BIT_MASK_VOQ_HOST_IDX) << BIT_SHIFT_VOQ_HOST_IDX)
- #define BIT_GET_VOQ_HOST_IDX(x) (((x) >> BIT_SHIFT_VOQ_HOST_IDX) & BIT_MASK_VOQ_HOST_IDX)
- /* 2 REG_VIQ_TXBD_IDX (Offset 0x03A4) */
- #define BIT_SHIFT_VIQ_HW_IDX 16
- #define BIT_MASK_VIQ_HW_IDX 0xfff
- #define BIT_VIQ_HW_IDX(x) (((x) & BIT_MASK_VIQ_HW_IDX) << BIT_SHIFT_VIQ_HW_IDX)
- #define BIT_GET_VIQ_HW_IDX(x) (((x) >> BIT_SHIFT_VIQ_HW_IDX) & BIT_MASK_VIQ_HW_IDX)
- #define BIT_SHIFT_VIQ_HOST_IDX 0
- #define BIT_MASK_VIQ_HOST_IDX 0xfff
- #define BIT_VIQ_HOST_IDX(x) (((x) & BIT_MASK_VIQ_HOST_IDX) << BIT_SHIFT_VIQ_HOST_IDX)
- #define BIT_GET_VIQ_HOST_IDX(x) (((x) >> BIT_SHIFT_VIQ_HOST_IDX) & BIT_MASK_VIQ_HOST_IDX)
- /* 2 REG_BEQ_TXBD_IDX (Offset 0x03A8) */
- #define BIT_SHIFT_BEQ_HW_IDX 16
- #define BIT_MASK_BEQ_HW_IDX 0xfff
- #define BIT_BEQ_HW_IDX(x) (((x) & BIT_MASK_BEQ_HW_IDX) << BIT_SHIFT_BEQ_HW_IDX)
- #define BIT_GET_BEQ_HW_IDX(x) (((x) >> BIT_SHIFT_BEQ_HW_IDX) & BIT_MASK_BEQ_HW_IDX)
- #define BIT_SHIFT_BEQ_HOST_IDX 0
- #define BIT_MASK_BEQ_HOST_IDX 0xfff
- #define BIT_BEQ_HOST_IDX(x) (((x) & BIT_MASK_BEQ_HOST_IDX) << BIT_SHIFT_BEQ_HOST_IDX)
- #define BIT_GET_BEQ_HOST_IDX(x) (((x) >> BIT_SHIFT_BEQ_HOST_IDX) & BIT_MASK_BEQ_HOST_IDX)
- /* 2 REG_BKQ_TXBD_IDX (Offset 0x03AC) */
- #define BIT_SHIFT_BKQ_HW_IDX 16
- #define BIT_MASK_BKQ_HW_IDX 0xfff
- #define BIT_BKQ_HW_IDX(x) (((x) & BIT_MASK_BKQ_HW_IDX) << BIT_SHIFT_BKQ_HW_IDX)
- #define BIT_GET_BKQ_HW_IDX(x) (((x) >> BIT_SHIFT_BKQ_HW_IDX) & BIT_MASK_BKQ_HW_IDX)
- #define BIT_SHIFT_BKQ_HOST_IDX 0
- #define BIT_MASK_BKQ_HOST_IDX 0xfff
- #define BIT_BKQ_HOST_IDX(x) (((x) & BIT_MASK_BKQ_HOST_IDX) << BIT_SHIFT_BKQ_HOST_IDX)
- #define BIT_GET_BKQ_HOST_IDX(x) (((x) >> BIT_SHIFT_BKQ_HOST_IDX) & BIT_MASK_BKQ_HOST_IDX)
- /* 2 REG_MGQ_TXBD_IDX (Offset 0x03B0) */
- #define BIT_SHIFT_MGQ_HW_IDX 16
- #define BIT_MASK_MGQ_HW_IDX 0xfff
- #define BIT_MGQ_HW_IDX(x) (((x) & BIT_MASK_MGQ_HW_IDX) << BIT_SHIFT_MGQ_HW_IDX)
- #define BIT_GET_MGQ_HW_IDX(x) (((x) >> BIT_SHIFT_MGQ_HW_IDX) & BIT_MASK_MGQ_HW_IDX)
- #define BIT_SHIFT_MGQ_HOST_IDX 0
- #define BIT_MASK_MGQ_HOST_IDX 0xfff
- #define BIT_MGQ_HOST_IDX(x) (((x) & BIT_MASK_MGQ_HOST_IDX) << BIT_SHIFT_MGQ_HOST_IDX)
- #define BIT_GET_MGQ_HOST_IDX(x) (((x) >> BIT_SHIFT_MGQ_HOST_IDX) & BIT_MASK_MGQ_HOST_IDX)
- /* 2 REG_RXQ_RXBD_IDX (Offset 0x03B4) */
- #define BIT_SHIFT_RXQ_HW_IDX 16
- #define BIT_MASK_RXQ_HW_IDX 0xfff
- #define BIT_RXQ_HW_IDX(x) (((x) & BIT_MASK_RXQ_HW_IDX) << BIT_SHIFT_RXQ_HW_IDX)
- #define BIT_GET_RXQ_HW_IDX(x) (((x) >> BIT_SHIFT_RXQ_HW_IDX) & BIT_MASK_RXQ_HW_IDX)
- #define BIT_SHIFT_RXQ_HOST_IDX 0
- #define BIT_MASK_RXQ_HOST_IDX 0xfff
- #define BIT_RXQ_HOST_IDX(x) (((x) & BIT_MASK_RXQ_HOST_IDX) << BIT_SHIFT_RXQ_HOST_IDX)
- #define BIT_GET_RXQ_HOST_IDX(x) (((x) >> BIT_SHIFT_RXQ_HOST_IDX) & BIT_MASK_RXQ_HOST_IDX)
- /* 2 REG_HI0Q_TXBD_IDX (Offset 0x03B8) */
- #define BIT_SHIFT_HI0Q_HW_IDX 16
- #define BIT_MASK_HI0Q_HW_IDX 0xfff
- #define BIT_HI0Q_HW_IDX(x) (((x) & BIT_MASK_HI0Q_HW_IDX) << BIT_SHIFT_HI0Q_HW_IDX)
- #define BIT_GET_HI0Q_HW_IDX(x) (((x) >> BIT_SHIFT_HI0Q_HW_IDX) & BIT_MASK_HI0Q_HW_IDX)
- #define BIT_SHIFT_HI0Q_HOST_IDX 0
- #define BIT_MASK_HI0Q_HOST_IDX 0xfff
- #define BIT_HI0Q_HOST_IDX(x) (((x) & BIT_MASK_HI0Q_HOST_IDX) << BIT_SHIFT_HI0Q_HOST_IDX)
- #define BIT_GET_HI0Q_HOST_IDX(x) (((x) >> BIT_SHIFT_HI0Q_HOST_IDX) & BIT_MASK_HI0Q_HOST_IDX)
- /* 2 REG_HI1Q_TXBD_IDX (Offset 0x03BC) */
- #define BIT_SHIFT_HI1Q_HW_IDX 16
- #define BIT_MASK_HI1Q_HW_IDX 0xfff
- #define BIT_HI1Q_HW_IDX(x) (((x) & BIT_MASK_HI1Q_HW_IDX) << BIT_SHIFT_HI1Q_HW_IDX)
- #define BIT_GET_HI1Q_HW_IDX(x) (((x) >> BIT_SHIFT_HI1Q_HW_IDX) & BIT_MASK_HI1Q_HW_IDX)
- #define BIT_SHIFT_HI1Q_HOST_IDX 0
- #define BIT_MASK_HI1Q_HOST_IDX 0xfff
- #define BIT_HI1Q_HOST_IDX(x) (((x) & BIT_MASK_HI1Q_HOST_IDX) << BIT_SHIFT_HI1Q_HOST_IDX)
- #define BIT_GET_HI1Q_HOST_IDX(x) (((x) >> BIT_SHIFT_HI1Q_HOST_IDX) & BIT_MASK_HI1Q_HOST_IDX)
- /* 2 REG_HI2Q_TXBD_IDX (Offset 0x03C0) */
- #define BIT_SHIFT_HI2Q_HW_IDX 16
- #define BIT_MASK_HI2Q_HW_IDX 0xfff
- #define BIT_HI2Q_HW_IDX(x) (((x) & BIT_MASK_HI2Q_HW_IDX) << BIT_SHIFT_HI2Q_HW_IDX)
- #define BIT_GET_HI2Q_HW_IDX(x) (((x) >> BIT_SHIFT_HI2Q_HW_IDX) & BIT_MASK_HI2Q_HW_IDX)
- #define BIT_SHIFT_HI2Q_HOST_IDX 0
- #define BIT_MASK_HI2Q_HOST_IDX 0xfff
- #define BIT_HI2Q_HOST_IDX(x) (((x) & BIT_MASK_HI2Q_HOST_IDX) << BIT_SHIFT_HI2Q_HOST_IDX)
- #define BIT_GET_HI2Q_HOST_IDX(x) (((x) >> BIT_SHIFT_HI2Q_HOST_IDX) & BIT_MASK_HI2Q_HOST_IDX)
- /* 2 REG_HI3Q_TXBD_IDX (Offset 0x03C4) */
- #define BIT_SHIFT_HI3Q_HW_IDX 16
- #define BIT_MASK_HI3Q_HW_IDX 0xfff
- #define BIT_HI3Q_HW_IDX(x) (((x) & BIT_MASK_HI3Q_HW_IDX) << BIT_SHIFT_HI3Q_HW_IDX)
- #define BIT_GET_HI3Q_HW_IDX(x) (((x) >> BIT_SHIFT_HI3Q_HW_IDX) & BIT_MASK_HI3Q_HW_IDX)
- #define BIT_SHIFT_HI3Q_HOST_IDX 0
- #define BIT_MASK_HI3Q_HOST_IDX 0xfff
- #define BIT_HI3Q_HOST_IDX(x) (((x) & BIT_MASK_HI3Q_HOST_IDX) << BIT_SHIFT_HI3Q_HOST_IDX)
- #define BIT_GET_HI3Q_HOST_IDX(x) (((x) >> BIT_SHIFT_HI3Q_HOST_IDX) & BIT_MASK_HI3Q_HOST_IDX)
- /* 2 REG_HI4Q_TXBD_IDX (Offset 0x03C8) */
- #define BIT_SHIFT_HI4Q_HW_IDX 16
- #define BIT_MASK_HI4Q_HW_IDX 0xfff
- #define BIT_HI4Q_HW_IDX(x) (((x) & BIT_MASK_HI4Q_HW_IDX) << BIT_SHIFT_HI4Q_HW_IDX)
- #define BIT_GET_HI4Q_HW_IDX(x) (((x) >> BIT_SHIFT_HI4Q_HW_IDX) & BIT_MASK_HI4Q_HW_IDX)
- #define BIT_SHIFT_HI4Q_HOST_IDX 0
- #define BIT_MASK_HI4Q_HOST_IDX 0xfff
- #define BIT_HI4Q_HOST_IDX(x) (((x) & BIT_MASK_HI4Q_HOST_IDX) << BIT_SHIFT_HI4Q_HOST_IDX)
- #define BIT_GET_HI4Q_HOST_IDX(x) (((x) >> BIT_SHIFT_HI4Q_HOST_IDX) & BIT_MASK_HI4Q_HOST_IDX)
- /* 2 REG_HI5Q_TXBD_IDX (Offset 0x03CC) */
- #define BIT_SHIFT_HI5Q_HW_IDX 16
- #define BIT_MASK_HI5Q_HW_IDX 0xfff
- #define BIT_HI5Q_HW_IDX(x) (((x) & BIT_MASK_HI5Q_HW_IDX) << BIT_SHIFT_HI5Q_HW_IDX)
- #define BIT_GET_HI5Q_HW_IDX(x) (((x) >> BIT_SHIFT_HI5Q_HW_IDX) & BIT_MASK_HI5Q_HW_IDX)
- #define BIT_SHIFT_HI5Q_HOST_IDX 0
- #define BIT_MASK_HI5Q_HOST_IDX 0xfff
- #define BIT_HI5Q_HOST_IDX(x) (((x) & BIT_MASK_HI5Q_HOST_IDX) << BIT_SHIFT_HI5Q_HOST_IDX)
- #define BIT_GET_HI5Q_HOST_IDX(x) (((x) >> BIT_SHIFT_HI5Q_HOST_IDX) & BIT_MASK_HI5Q_HOST_IDX)
- /* 2 REG_HI6Q_TXBD_IDX (Offset 0x03D0) */
- #define BIT_SHIFT_HI6Q_HW_IDX 16
- #define BIT_MASK_HI6Q_HW_IDX 0xfff
- #define BIT_HI6Q_HW_IDX(x) (((x) & BIT_MASK_HI6Q_HW_IDX) << BIT_SHIFT_HI6Q_HW_IDX)
- #define BIT_GET_HI6Q_HW_IDX(x) (((x) >> BIT_SHIFT_HI6Q_HW_IDX) & BIT_MASK_HI6Q_HW_IDX)
- #define BIT_SHIFT_HI6Q_HOST_IDX 0
- #define BIT_MASK_HI6Q_HOST_IDX 0xfff
- #define BIT_HI6Q_HOST_IDX(x) (((x) & BIT_MASK_HI6Q_HOST_IDX) << BIT_SHIFT_HI6Q_HOST_IDX)
- #define BIT_GET_HI6Q_HOST_IDX(x) (((x) >> BIT_SHIFT_HI6Q_HOST_IDX) & BIT_MASK_HI6Q_HOST_IDX)
- /* 2 REG_HI7Q_TXBD_IDX (Offset 0x03D4) */
- #define BIT_SHIFT_HI7Q_HW_IDX 16
- #define BIT_MASK_HI7Q_HW_IDX 0xfff
- #define BIT_HI7Q_HW_IDX(x) (((x) & BIT_MASK_HI7Q_HW_IDX) << BIT_SHIFT_HI7Q_HW_IDX)
- #define BIT_GET_HI7Q_HW_IDX(x) (((x) >> BIT_SHIFT_HI7Q_HW_IDX) & BIT_MASK_HI7Q_HW_IDX)
- #define BIT_SHIFT_HI7Q_HOST_IDX 0
- #define BIT_MASK_HI7Q_HOST_IDX 0xfff
- #define BIT_HI7Q_HOST_IDX(x) (((x) & BIT_MASK_HI7Q_HOST_IDX) << BIT_SHIFT_HI7Q_HOST_IDX)
- #define BIT_GET_HI7Q_HOST_IDX(x) (((x) >> BIT_SHIFT_HI7Q_HOST_IDX) & BIT_MASK_HI7Q_HOST_IDX)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_DBG_SEL_V1 (Offset 0x03D8) */
- #define BIT_DIS_TXDMA_PRE BIT(7)
- #define BIT_DIS_RXDMA_PRE BIT(6)
- #define BIT_TXFLAG_EXIT_L1_EN BIT(2)
- #define BIT_SHIFT_DBG_SEL 0
- #define BIT_MASK_DBG_SEL 0xff
- #define BIT_DBG_SEL(x) (((x) & BIT_MASK_DBG_SEL) << BIT_SHIFT_DBG_SEL)
- #define BIT_GET_DBG_SEL(x) (((x) >> BIT_SHIFT_DBG_SEL) & BIT_MASK_DBG_SEL)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_PCIE_HRPWM1_V1 (Offset 0x03D9) */
- #define BIT_SHIFT_PCIE_HRPWM 0
- #define BIT_MASK_PCIE_HRPWM 0xff
- #define BIT_PCIE_HRPWM(x) (((x) & BIT_MASK_PCIE_HRPWM) << BIT_SHIFT_PCIE_HRPWM)
- #define BIT_GET_PCIE_HRPWM(x) (((x) >> BIT_SHIFT_PCIE_HRPWM) & BIT_MASK_PCIE_HRPWM)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_HCI_HRPWM1_V1 (Offset 0x03D9) */
- #define BIT_SHIFT_HCI_HRPWM 0
- #define BIT_MASK_HCI_HRPWM 0xff
- #define BIT_HCI_HRPWM(x) (((x) & BIT_MASK_HCI_HRPWM) << BIT_SHIFT_HCI_HRPWM)
- #define BIT_GET_HCI_HRPWM(x) (((x) >> BIT_SHIFT_HCI_HRPWM) & BIT_MASK_HCI_HRPWM)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_PCIE_HCPWM1_V1 (Offset 0x03DA) */
- #define BIT_SHIFT_PCIE_HCPWM 0
- #define BIT_MASK_PCIE_HCPWM 0xff
- #define BIT_PCIE_HCPWM(x) (((x) & BIT_MASK_PCIE_HCPWM) << BIT_SHIFT_PCIE_HCPWM)
- #define BIT_GET_PCIE_HCPWM(x) (((x) >> BIT_SHIFT_PCIE_HCPWM) & BIT_MASK_PCIE_HCPWM)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_HCI_HCPWM1_V1 (Offset 0x03DA) */
- #define BIT_SHIFT_HCI_HCPWM 0
- #define BIT_MASK_HCI_HCPWM 0xff
- #define BIT_HCI_HCPWM(x) (((x) & BIT_MASK_HCI_HCPWM) << BIT_SHIFT_HCI_HCPWM)
- #define BIT_GET_HCI_HCPWM(x) (((x) >> BIT_SHIFT_HCI_HCPWM) & BIT_MASK_HCI_HCPWM)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_PCIE_CTRL2 (Offset 0x03DB) */
- #define BIT_SHIFT_HPS_CLKR_PCIE 4
- #define BIT_MASK_HPS_CLKR_PCIE 0x3
- #define BIT_HPS_CLKR_PCIE(x) (((x) & BIT_MASK_HPS_CLKR_PCIE) << BIT_SHIFT_HPS_CLKR_PCIE)
- #define BIT_GET_HPS_CLKR_PCIE(x) (((x) >> BIT_SHIFT_HPS_CLKR_PCIE) & BIT_MASK_HPS_CLKR_PCIE)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_HCI_CTRL2 (Offset 0x03DB) */
- #define BIT_SHIFT_HPS_CLKR_HCI 4
- #define BIT_MASK_HPS_CLKR_HCI 0x3
- #define BIT_HPS_CLKR_HCI(x) (((x) & BIT_MASK_HPS_CLKR_HCI) << BIT_SHIFT_HPS_CLKR_HCI)
- #define BIT_GET_HPS_CLKR_HCI(x) (((x) >> BIT_SHIFT_HPS_CLKR_HCI) & BIT_MASK_HPS_CLKR_HCI)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_PCIE_CTRL2 (Offset 0x03DB) */
- #define BIT_PCIE_INT BIT(3)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_HCI_CTRL2 (Offset 0x03DB) */
- #define BIT_HCI_INT BIT(3)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_PCIE_CTRL2 (Offset 0x03DB) */
- #define BIT_EN_RXDMA_ALIGN BIT(1)
- #define BIT_EN_TXDMA_ALIGN BIT(0)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_PCIE_HRPWM2_V1 (Offset 0x03DC) */
- #define BIT_SHIFT_PCIE_HRPWM2 0
- #define BIT_MASK_PCIE_HRPWM2 0xffff
- #define BIT_PCIE_HRPWM2(x) (((x) & BIT_MASK_PCIE_HRPWM2) << BIT_SHIFT_PCIE_HRPWM2)
- #define BIT_GET_PCIE_HRPWM2(x) (((x) >> BIT_SHIFT_PCIE_HRPWM2) & BIT_MASK_PCIE_HRPWM2)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_HCI_HRPWM2_V1 (Offset 0x03DC) */
- #define BIT_SHIFT_HCI_HRPWM2 0
- #define BIT_MASK_HCI_HRPWM2 0xffff
- #define BIT_HCI_HRPWM2(x) (((x) & BIT_MASK_HCI_HRPWM2) << BIT_SHIFT_HCI_HRPWM2)
- #define BIT_GET_HCI_HRPWM2(x) (((x) >> BIT_SHIFT_HCI_HRPWM2) & BIT_MASK_HCI_HRPWM2)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_PCIE_HCPWM2_V1 (Offset 0x03DE) */
- #define BIT_SHIFT_PCIE_HCPWM2 0
- #define BIT_MASK_PCIE_HCPWM2 0xffff
- #define BIT_PCIE_HCPWM2(x) (((x) & BIT_MASK_PCIE_HCPWM2) << BIT_SHIFT_PCIE_HCPWM2)
- #define BIT_GET_PCIE_HCPWM2(x) (((x) >> BIT_SHIFT_PCIE_HCPWM2) & BIT_MASK_PCIE_HCPWM2)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_HCI_HCPWM2_V1 (Offset 0x03DE) */
- #define BIT_SHIFT_HCI_HCPWM2 0
- #define BIT_MASK_HCI_HCPWM2 0xffff
- #define BIT_HCI_HCPWM2(x) (((x) & BIT_MASK_HCI_HCPWM2) << BIT_SHIFT_HCI_HCPWM2)
- #define BIT_GET_HCI_HCPWM2(x) (((x) >> BIT_SHIFT_HCI_HCPWM2) & BIT_MASK_HCI_HCPWM2)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_PCIE_H2C_MSG_V1 (Offset 0x03E0) */
- #define BIT_SHIFT_DRV2FW_INFO 0
- #define BIT_MASK_DRV2FW_INFO 0xffffffffL
- #define BIT_DRV2FW_INFO(x) (((x) & BIT_MASK_DRV2FW_INFO) << BIT_SHIFT_DRV2FW_INFO)
- #define BIT_GET_DRV2FW_INFO(x) (((x) >> BIT_SHIFT_DRV2FW_INFO) & BIT_MASK_DRV2FW_INFO)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_PCIE_C2H_MSG_V1 (Offset 0x03E4) */
- #define BIT_SHIFT_HCI_PCIE_C2H_MSG 0
- #define BIT_MASK_HCI_PCIE_C2H_MSG 0xffffffffL
- #define BIT_HCI_PCIE_C2H_MSG(x) (((x) & BIT_MASK_HCI_PCIE_C2H_MSG) << BIT_SHIFT_HCI_PCIE_C2H_MSG)
- #define BIT_GET_HCI_PCIE_C2H_MSG(x) (((x) >> BIT_SHIFT_HCI_PCIE_C2H_MSG) & BIT_MASK_HCI_PCIE_C2H_MSG)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_HCI_C2H_MSG_V1 (Offset 0x03E4) */
- #define BIT_SHIFT_HCI_C2H_MSG 0
- #define BIT_MASK_HCI_C2H_MSG 0xffffffffL
- #define BIT_HCI_C2H_MSG(x) (((x) & BIT_MASK_HCI_C2H_MSG) << BIT_SHIFT_HCI_C2H_MSG)
- #define BIT_GET_HCI_C2H_MSG(x) (((x) >> BIT_SHIFT_HCI_C2H_MSG) & BIT_MASK_HCI_C2H_MSG)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_DBI_WDATA_V1 (Offset 0x03E8) */
- #define BIT_SHIFT_DBI_WDATA 0
- #define BIT_MASK_DBI_WDATA 0xffffffffL
- #define BIT_DBI_WDATA(x) (((x) & BIT_MASK_DBI_WDATA) << BIT_SHIFT_DBI_WDATA)
- #define BIT_GET_DBI_WDATA(x) (((x) >> BIT_SHIFT_DBI_WDATA) & BIT_MASK_DBI_WDATA)
- /* 2 REG_DBI_RDATA_V1 (Offset 0x03EC) */
- #define BIT_SHIFT_DBI_RDATA 0
- #define BIT_MASK_DBI_RDATA 0xffffffffL
- #define BIT_DBI_RDATA(x) (((x) & BIT_MASK_DBI_RDATA) << BIT_SHIFT_DBI_RDATA)
- #define BIT_GET_DBI_RDATA(x) (((x) >> BIT_SHIFT_DBI_RDATA) & BIT_MASK_DBI_RDATA)
- /* 2 REG_DBI_FLAG_V1 (Offset 0x03F0) */
- #define BIT_EN_STUCK_DBG BIT(26)
- #define BIT_RX_STUCK BIT(25)
- #define BIT_TX_STUCK BIT(24)
- #define BIT_DBI_RFLAG BIT(17)
- #define BIT_DBI_WFLAG BIT(16)
- #define BIT_SHIFT_DBI_WREN 12
- #define BIT_MASK_DBI_WREN 0xf
- #define BIT_DBI_WREN(x) (((x) & BIT_MASK_DBI_WREN) << BIT_SHIFT_DBI_WREN)
- #define BIT_GET_DBI_WREN(x) (((x) >> BIT_SHIFT_DBI_WREN) & BIT_MASK_DBI_WREN)
- #define BIT_SHIFT_DBI_ADDR 0
- #define BIT_MASK_DBI_ADDR 0xfff
- #define BIT_DBI_ADDR(x) (((x) & BIT_MASK_DBI_ADDR) << BIT_SHIFT_DBI_ADDR)
- #define BIT_GET_DBI_ADDR(x) (((x) >> BIT_SHIFT_DBI_ADDR) & BIT_MASK_DBI_ADDR)
- /* 2 REG_MDIO_V1 (Offset 0x03F4) */
- #define BIT_SHIFT_MDIO_RDATA 16
- #define BIT_MASK_MDIO_RDATA 0xffff
- #define BIT_MDIO_RDATA(x) (((x) & BIT_MASK_MDIO_RDATA) << BIT_SHIFT_MDIO_RDATA)
- #define BIT_GET_MDIO_RDATA(x) (((x) >> BIT_SHIFT_MDIO_RDATA) & BIT_MASK_MDIO_RDATA)
- #define BIT_SHIFT_MDIO_WDATA 0
- #define BIT_MASK_MDIO_WDATA 0xffff
- #define BIT_MDIO_WDATA(x) (((x) & BIT_MASK_MDIO_WDATA) << BIT_SHIFT_MDIO_WDATA)
- #define BIT_GET_MDIO_WDATA(x) (((x) >> BIT_SHIFT_MDIO_WDATA) & BIT_MASK_MDIO_WDATA)
- #endif
- #if (HALMAC_8881A_SUPPORT)
- /* 2 REG_BUS_MIX_CFG (Offset 0x03F8) */
- #define BIT_SHIFT_DELAY_TIME 24
- #define BIT_MASK_DELAY_TIME 0xff
- #define BIT_DELAY_TIME(x) (((x) & BIT_MASK_DELAY_TIME) << BIT_SHIFT_DELAY_TIME)
- #define BIT_GET_DELAY_TIME(x) (((x) >> BIT_SHIFT_DELAY_TIME) & BIT_MASK_DELAY_TIME)
- #define BIT_RX_TIMER_DELAY_EN BIT(17)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_PCIE_MIX_CFG (Offset 0x03F8) */
- #define BIT_EN_WATCH_DOG BIT(8)
- #endif
- #if (HALMAC_8192E_SUPPORT)
- /* 2 REG_MDIO2_V1 (Offset 0x03F8) */
- #define BIT_ECRC_EN BIT(7)
- #define BIT_MDIO_RFLAG BIT(6)
- #define BIT_MDIO_WFLAG BIT(5)
- #define BIT_SHIFT_MDIO_ADDR 0
- #define BIT_MASK_MDIO_ADDR 0x1f
- #define BIT_MDIO_ADDR(x) (((x) & BIT_MASK_MDIO_ADDR) << BIT_SHIFT_MDIO_ADDR)
- #define BIT_GET_MDIO_ADDR(x) (((x) >> BIT_SHIFT_MDIO_ADDR) & BIT_MASK_MDIO_ADDR)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_PCIE_MIX_CFG (Offset 0x03F8) */
- #define BIT_SHIFT_MDIO_REG_ADDR_V1 0
- #define BIT_MASK_MDIO_REG_ADDR_V1 0x1f
- #define BIT_MDIO_REG_ADDR_V1(x) (((x) & BIT_MASK_MDIO_REG_ADDR_V1) << BIT_SHIFT_MDIO_REG_ADDR_V1)
- #define BIT_GET_MDIO_REG_ADDR_V1(x) (((x) >> BIT_SHIFT_MDIO_REG_ADDR_V1) & BIT_MASK_MDIO_REG_ADDR_V1)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_HCI_MIX_CFG (Offset 0x03FC) */
- #define BIT_RXRST_BACKDOOR BIT(31)
- #define BIT_TXRST_BACKDOOR BIT(30)
- #define BIT_RXIDX_RSTB BIT(29)
- #define BIT_TXIDX_RSTB BIT(28)
- #define BIT_DROP_NEXT_RXPKT BIT(27)
- #define BIT_SHORT_CORE_RST_SEL BIT(26)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_HCI_MIX_CFG (Offset 0x03FC) */
- #define BIT_EXCEPT_RESUME_EN BIT(25)
- #define BIT_EXCEPT_RESUME_FLAG BIT(24)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_HCI_MIX_CFG (Offset 0x03FC) */
- #define BIT_ALIGN_MTU BIT(23)
- #endif
- #if (HALMAC_8814AMP_SUPPORT)
- /* 2 REG_HCI_MIX_CFG (Offset 0x03FC) */
- #define BIT_EARLY_TAG_RETURN BIT(22)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_HCI_MIX_CFG (Offset 0x03FC) */
- #define BIT_HOST_GEN2_SUPPORT BIT(20)
- #define BIT_SHIFT_TXDMA_ERR_FLAG 16
- #define BIT_MASK_TXDMA_ERR_FLAG 0xf
- #define BIT_TXDMA_ERR_FLAG(x) (((x) & BIT_MASK_TXDMA_ERR_FLAG) << BIT_SHIFT_TXDMA_ERR_FLAG)
- #define BIT_GET_TXDMA_ERR_FLAG(x) (((x) >> BIT_SHIFT_TXDMA_ERR_FLAG) & BIT_MASK_TXDMA_ERR_FLAG)
- #define BIT_SHIFT_EARLY_MODE_SEL 12
- #define BIT_MASK_EARLY_MODE_SEL 0xf
- #define BIT_EARLY_MODE_SEL(x) (((x) & BIT_MASK_EARLY_MODE_SEL) << BIT_SHIFT_EARLY_MODE_SEL)
- #define BIT_GET_EARLY_MODE_SEL(x) (((x) >> BIT_SHIFT_EARLY_MODE_SEL) & BIT_MASK_EARLY_MODE_SEL)
- #define BIT_EPHY_RX50_EN BIT(11)
- #define BIT_SHIFT_MSI_TIMEOUT_ID_V1 8
- #define BIT_MASK_MSI_TIMEOUT_ID_V1 0x7
- #define BIT_MSI_TIMEOUT_ID_V1(x) (((x) & BIT_MASK_MSI_TIMEOUT_ID_V1) << BIT_SHIFT_MSI_TIMEOUT_ID_V1)
- #define BIT_GET_MSI_TIMEOUT_ID_V1(x) (((x) >> BIT_SHIFT_MSI_TIMEOUT_ID_V1) & BIT_MASK_MSI_TIMEOUT_ID_V1)
- #define BIT_RADDR_RD BIT(7)
- #define BIT_EN_MUL_TAG BIT(6)
- #define BIT_EN_EARLY_MODE BIT(5)
- #define BIT_L0S_LINK_OFF BIT(4)
- #define BIT_ACT_LINK_OFF BIT(3)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_HCI_MIX_CFG (Offset 0x03FC) */
- #define BIT_EN_SLOW_MAC_TX BIT(2)
- #define BIT_EN_SLOW_MAC_RX BIT(1)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_Q0_INFO (Offset 0x0400) */
- #define BIT_SHIFT_QUEUEMACID_Q0_V1 25
- #define BIT_MASK_QUEUEMACID_Q0_V1 0x7f
- #define BIT_QUEUEMACID_Q0_V1(x) (((x) & BIT_MASK_QUEUEMACID_Q0_V1) << BIT_SHIFT_QUEUEMACID_Q0_V1)
- #define BIT_GET_QUEUEMACID_Q0_V1(x) (((x) >> BIT_SHIFT_QUEUEMACID_Q0_V1) & BIT_MASK_QUEUEMACID_Q0_V1)
- #define BIT_SHIFT_QUEUEAC_Q0_V1 23
- #define BIT_MASK_QUEUEAC_Q0_V1 0x3
- #define BIT_QUEUEAC_Q0_V1(x) (((x) & BIT_MASK_QUEUEAC_Q0_V1) << BIT_SHIFT_QUEUEAC_Q0_V1)
- #define BIT_GET_QUEUEAC_Q0_V1(x) (((x) >> BIT_SHIFT_QUEUEAC_Q0_V1) & BIT_MASK_QUEUEAC_Q0_V1)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_Q0_INFO (Offset 0x0400) */
- #define BIT_TIDEMPTY_Q0_V1 BIT(22)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_Q0_INFO (Offset 0x0400) */
- #define BIT_SHIFT_TAIL_PKT_Q0_V1 15
- #define BIT_MASK_TAIL_PKT_Q0_V1 0xff
- #define BIT_TAIL_PKT_Q0_V1(x) (((x) & BIT_MASK_TAIL_PKT_Q0_V1) << BIT_SHIFT_TAIL_PKT_Q0_V1)
- #define BIT_GET_TAIL_PKT_Q0_V1(x) (((x) >> BIT_SHIFT_TAIL_PKT_Q0_V1) & BIT_MASK_TAIL_PKT_Q0_V1)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_Q0_INFO (Offset 0x0400) */
- #define BIT_SHIFT_TAIL_PKT_Q0_V2 11
- #define BIT_MASK_TAIL_PKT_Q0_V2 0x7ff
- #define BIT_TAIL_PKT_Q0_V2(x) (((x) & BIT_MASK_TAIL_PKT_Q0_V2) << BIT_SHIFT_TAIL_PKT_Q0_V2)
- #define BIT_GET_TAIL_PKT_Q0_V2(x) (((x) >> BIT_SHIFT_TAIL_PKT_Q0_V2) & BIT_MASK_TAIL_PKT_Q0_V2)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_Q0_INFO (Offset 0x0400) */
- #define BIT_SHIFT_PKT_NUM_Q0_V1 8
- #define BIT_MASK_PKT_NUM_Q0_V1 0x7f
- #define BIT_PKT_NUM_Q0_V1(x) (((x) & BIT_MASK_PKT_NUM_Q0_V1) << BIT_SHIFT_PKT_NUM_Q0_V1)
- #define BIT_GET_PKT_NUM_Q0_V1(x) (((x) >> BIT_SHIFT_PKT_NUM_Q0_V1) & BIT_MASK_PKT_NUM_Q0_V1)
- #define BIT_SHIFT_HEAD_PKT_Q0 0
- #define BIT_MASK_HEAD_PKT_Q0 0xff
- #define BIT_HEAD_PKT_Q0(x) (((x) & BIT_MASK_HEAD_PKT_Q0) << BIT_SHIFT_HEAD_PKT_Q0)
- #define BIT_GET_HEAD_PKT_Q0(x) (((x) >> BIT_SHIFT_HEAD_PKT_Q0) & BIT_MASK_HEAD_PKT_Q0)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_Q0_INFO (Offset 0x0400) */
- #define BIT_SHIFT_HEAD_PKT_Q0_V1 0
- #define BIT_MASK_HEAD_PKT_Q0_V1 0x7ff
- #define BIT_HEAD_PKT_Q0_V1(x) (((x) & BIT_MASK_HEAD_PKT_Q0_V1) << BIT_SHIFT_HEAD_PKT_Q0_V1)
- #define BIT_GET_HEAD_PKT_Q0_V1(x) (((x) >> BIT_SHIFT_HEAD_PKT_Q0_V1) & BIT_MASK_HEAD_PKT_Q0_V1)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_Q1_INFO (Offset 0x0404) */
- #define BIT_SHIFT_QUEUEMACID_Q1_V1 25
- #define BIT_MASK_QUEUEMACID_Q1_V1 0x7f
- #define BIT_QUEUEMACID_Q1_V1(x) (((x) & BIT_MASK_QUEUEMACID_Q1_V1) << BIT_SHIFT_QUEUEMACID_Q1_V1)
- #define BIT_GET_QUEUEMACID_Q1_V1(x) (((x) >> BIT_SHIFT_QUEUEMACID_Q1_V1) & BIT_MASK_QUEUEMACID_Q1_V1)
- #define BIT_SHIFT_QUEUEAC_Q1_V1 23
- #define BIT_MASK_QUEUEAC_Q1_V1 0x3
- #define BIT_QUEUEAC_Q1_V1(x) (((x) & BIT_MASK_QUEUEAC_Q1_V1) << BIT_SHIFT_QUEUEAC_Q1_V1)
- #define BIT_GET_QUEUEAC_Q1_V1(x) (((x) >> BIT_SHIFT_QUEUEAC_Q1_V1) & BIT_MASK_QUEUEAC_Q1_V1)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_Q1_INFO (Offset 0x0404) */
- #define BIT_TIDEMPTY_Q1_V1 BIT(22)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_Q1_INFO (Offset 0x0404) */
- #define BIT_SHIFT_TAIL_PKT_Q1_V1 15
- #define BIT_MASK_TAIL_PKT_Q1_V1 0xff
- #define BIT_TAIL_PKT_Q1_V1(x) (((x) & BIT_MASK_TAIL_PKT_Q1_V1) << BIT_SHIFT_TAIL_PKT_Q1_V1)
- #define BIT_GET_TAIL_PKT_Q1_V1(x) (((x) >> BIT_SHIFT_TAIL_PKT_Q1_V1) & BIT_MASK_TAIL_PKT_Q1_V1)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_Q1_INFO (Offset 0x0404) */
- #define BIT_SHIFT_TAIL_PKT_Q1_V2 11
- #define BIT_MASK_TAIL_PKT_Q1_V2 0x7ff
- #define BIT_TAIL_PKT_Q1_V2(x) (((x) & BIT_MASK_TAIL_PKT_Q1_V2) << BIT_SHIFT_TAIL_PKT_Q1_V2)
- #define BIT_GET_TAIL_PKT_Q1_V2(x) (((x) >> BIT_SHIFT_TAIL_PKT_Q1_V2) & BIT_MASK_TAIL_PKT_Q1_V2)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_Q1_INFO (Offset 0x0404) */
- #define BIT_SHIFT_PKT_NUM_Q1_V1 8
- #define BIT_MASK_PKT_NUM_Q1_V1 0x7f
- #define BIT_PKT_NUM_Q1_V1(x) (((x) & BIT_MASK_PKT_NUM_Q1_V1) << BIT_SHIFT_PKT_NUM_Q1_V1)
- #define BIT_GET_PKT_NUM_Q1_V1(x) (((x) >> BIT_SHIFT_PKT_NUM_Q1_V1) & BIT_MASK_PKT_NUM_Q1_V1)
- #define BIT_SHIFT_HEAD_PKT_Q1 0
- #define BIT_MASK_HEAD_PKT_Q1 0xff
- #define BIT_HEAD_PKT_Q1(x) (((x) & BIT_MASK_HEAD_PKT_Q1) << BIT_SHIFT_HEAD_PKT_Q1)
- #define BIT_GET_HEAD_PKT_Q1(x) (((x) >> BIT_SHIFT_HEAD_PKT_Q1) & BIT_MASK_HEAD_PKT_Q1)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_Q1_INFO (Offset 0x0404) */
- #define BIT_SHIFT_HEAD_PKT_Q1_V1 0
- #define BIT_MASK_HEAD_PKT_Q1_V1 0x7ff
- #define BIT_HEAD_PKT_Q1_V1(x) (((x) & BIT_MASK_HEAD_PKT_Q1_V1) << BIT_SHIFT_HEAD_PKT_Q1_V1)
- #define BIT_GET_HEAD_PKT_Q1_V1(x) (((x) >> BIT_SHIFT_HEAD_PKT_Q1_V1) & BIT_MASK_HEAD_PKT_Q1_V1)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_Q2_INFO (Offset 0x0408) */
- #define BIT_SHIFT_QUEUEMACID_Q2_V1 25
- #define BIT_MASK_QUEUEMACID_Q2_V1 0x7f
- #define BIT_QUEUEMACID_Q2_V1(x) (((x) & BIT_MASK_QUEUEMACID_Q2_V1) << BIT_SHIFT_QUEUEMACID_Q2_V1)
- #define BIT_GET_QUEUEMACID_Q2_V1(x) (((x) >> BIT_SHIFT_QUEUEMACID_Q2_V1) & BIT_MASK_QUEUEMACID_Q2_V1)
- #define BIT_SHIFT_QUEUEAC_Q2_V1 23
- #define BIT_MASK_QUEUEAC_Q2_V1 0x3
- #define BIT_QUEUEAC_Q2_V1(x) (((x) & BIT_MASK_QUEUEAC_Q2_V1) << BIT_SHIFT_QUEUEAC_Q2_V1)
- #define BIT_GET_QUEUEAC_Q2_V1(x) (((x) >> BIT_SHIFT_QUEUEAC_Q2_V1) & BIT_MASK_QUEUEAC_Q2_V1)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_Q2_INFO (Offset 0x0408) */
- #define BIT_TIDEMPTY_Q2_V1 BIT(22)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_Q2_INFO (Offset 0x0408) */
- #define BIT_SHIFT_TAIL_PKT_Q2_V1 15
- #define BIT_MASK_TAIL_PKT_Q2_V1 0xff
- #define BIT_TAIL_PKT_Q2_V1(x) (((x) & BIT_MASK_TAIL_PKT_Q2_V1) << BIT_SHIFT_TAIL_PKT_Q2_V1)
- #define BIT_GET_TAIL_PKT_Q2_V1(x) (((x) >> BIT_SHIFT_TAIL_PKT_Q2_V1) & BIT_MASK_TAIL_PKT_Q2_V1)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_Q2_INFO (Offset 0x0408) */
- #define BIT_SHIFT_TAIL_PKT_Q2_V2 11
- #define BIT_MASK_TAIL_PKT_Q2_V2 0x7ff
- #define BIT_TAIL_PKT_Q2_V2(x) (((x) & BIT_MASK_TAIL_PKT_Q2_V2) << BIT_SHIFT_TAIL_PKT_Q2_V2)
- #define BIT_GET_TAIL_PKT_Q2_V2(x) (((x) >> BIT_SHIFT_TAIL_PKT_Q2_V2) & BIT_MASK_TAIL_PKT_Q2_V2)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_Q2_INFO (Offset 0x0408) */
- #define BIT_SHIFT_PKT_NUM_Q2_V1 8
- #define BIT_MASK_PKT_NUM_Q2_V1 0x7f
- #define BIT_PKT_NUM_Q2_V1(x) (((x) & BIT_MASK_PKT_NUM_Q2_V1) << BIT_SHIFT_PKT_NUM_Q2_V1)
- #define BIT_GET_PKT_NUM_Q2_V1(x) (((x) >> BIT_SHIFT_PKT_NUM_Q2_V1) & BIT_MASK_PKT_NUM_Q2_V1)
- #define BIT_SHIFT_HEAD_PKT_Q2 0
- #define BIT_MASK_HEAD_PKT_Q2 0xff
- #define BIT_HEAD_PKT_Q2(x) (((x) & BIT_MASK_HEAD_PKT_Q2) << BIT_SHIFT_HEAD_PKT_Q2)
- #define BIT_GET_HEAD_PKT_Q2(x) (((x) >> BIT_SHIFT_HEAD_PKT_Q2) & BIT_MASK_HEAD_PKT_Q2)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_Q2_INFO (Offset 0x0408) */
- #define BIT_SHIFT_HEAD_PKT_Q2_V1 0
- #define BIT_MASK_HEAD_PKT_Q2_V1 0x7ff
- #define BIT_HEAD_PKT_Q2_V1(x) (((x) & BIT_MASK_HEAD_PKT_Q2_V1) << BIT_SHIFT_HEAD_PKT_Q2_V1)
- #define BIT_GET_HEAD_PKT_Q2_V1(x) (((x) >> BIT_SHIFT_HEAD_PKT_Q2_V1) & BIT_MASK_HEAD_PKT_Q2_V1)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_Q3_INFO (Offset 0x040C) */
- #define BIT_SHIFT_QUEUEMACID_Q3_V1 25
- #define BIT_MASK_QUEUEMACID_Q3_V1 0x7f
- #define BIT_QUEUEMACID_Q3_V1(x) (((x) & BIT_MASK_QUEUEMACID_Q3_V1) << BIT_SHIFT_QUEUEMACID_Q3_V1)
- #define BIT_GET_QUEUEMACID_Q3_V1(x) (((x) >> BIT_SHIFT_QUEUEMACID_Q3_V1) & BIT_MASK_QUEUEMACID_Q3_V1)
- #define BIT_SHIFT_QUEUEAC_Q3_V1 23
- #define BIT_MASK_QUEUEAC_Q3_V1 0x3
- #define BIT_QUEUEAC_Q3_V1(x) (((x) & BIT_MASK_QUEUEAC_Q3_V1) << BIT_SHIFT_QUEUEAC_Q3_V1)
- #define BIT_GET_QUEUEAC_Q3_V1(x) (((x) >> BIT_SHIFT_QUEUEAC_Q3_V1) & BIT_MASK_QUEUEAC_Q3_V1)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_Q3_INFO (Offset 0x040C) */
- #define BIT_TIDEMPTY_Q3_V1 BIT(22)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_Q3_INFO (Offset 0x040C) */
- #define BIT_SHIFT_TAIL_PKT_Q3_V1 15
- #define BIT_MASK_TAIL_PKT_Q3_V1 0xff
- #define BIT_TAIL_PKT_Q3_V1(x) (((x) & BIT_MASK_TAIL_PKT_Q3_V1) << BIT_SHIFT_TAIL_PKT_Q3_V1)
- #define BIT_GET_TAIL_PKT_Q3_V1(x) (((x) >> BIT_SHIFT_TAIL_PKT_Q3_V1) & BIT_MASK_TAIL_PKT_Q3_V1)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_Q3_INFO (Offset 0x040C) */
- #define BIT_SHIFT_TAIL_PKT_Q3_V2 11
- #define BIT_MASK_TAIL_PKT_Q3_V2 0x7ff
- #define BIT_TAIL_PKT_Q3_V2(x) (((x) & BIT_MASK_TAIL_PKT_Q3_V2) << BIT_SHIFT_TAIL_PKT_Q3_V2)
- #define BIT_GET_TAIL_PKT_Q3_V2(x) (((x) >> BIT_SHIFT_TAIL_PKT_Q3_V2) & BIT_MASK_TAIL_PKT_Q3_V2)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_Q3_INFO (Offset 0x040C) */
- #define BIT_SHIFT_PKT_NUM_Q3_V1 8
- #define BIT_MASK_PKT_NUM_Q3_V1 0x7f
- #define BIT_PKT_NUM_Q3_V1(x) (((x) & BIT_MASK_PKT_NUM_Q3_V1) << BIT_SHIFT_PKT_NUM_Q3_V1)
- #define BIT_GET_PKT_NUM_Q3_V1(x) (((x) >> BIT_SHIFT_PKT_NUM_Q3_V1) & BIT_MASK_PKT_NUM_Q3_V1)
- #define BIT_SHIFT_HEAD_PKT_Q3 0
- #define BIT_MASK_HEAD_PKT_Q3 0xff
- #define BIT_HEAD_PKT_Q3(x) (((x) & BIT_MASK_HEAD_PKT_Q3) << BIT_SHIFT_HEAD_PKT_Q3)
- #define BIT_GET_HEAD_PKT_Q3(x) (((x) >> BIT_SHIFT_HEAD_PKT_Q3) & BIT_MASK_HEAD_PKT_Q3)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_Q3_INFO (Offset 0x040C) */
- #define BIT_SHIFT_HEAD_PKT_Q3_V1 0
- #define BIT_MASK_HEAD_PKT_Q3_V1 0x7ff
- #define BIT_HEAD_PKT_Q3_V1(x) (((x) & BIT_MASK_HEAD_PKT_Q3_V1) << BIT_SHIFT_HEAD_PKT_Q3_V1)
- #define BIT_GET_HEAD_PKT_Q3_V1(x) (((x) >> BIT_SHIFT_HEAD_PKT_Q3_V1) & BIT_MASK_HEAD_PKT_Q3_V1)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_MGQ_INFO (Offset 0x0410) */
- #define BIT_SHIFT_QUEUEMACID_MGQ_V1 25
- #define BIT_MASK_QUEUEMACID_MGQ_V1 0x7f
- #define BIT_QUEUEMACID_MGQ_V1(x) (((x) & BIT_MASK_QUEUEMACID_MGQ_V1) << BIT_SHIFT_QUEUEMACID_MGQ_V1)
- #define BIT_GET_QUEUEMACID_MGQ_V1(x) (((x) >> BIT_SHIFT_QUEUEMACID_MGQ_V1) & BIT_MASK_QUEUEMACID_MGQ_V1)
- #define BIT_SHIFT_QUEUEAC_MGQ_V1 23
- #define BIT_MASK_QUEUEAC_MGQ_V1 0x3
- #define BIT_QUEUEAC_MGQ_V1(x) (((x) & BIT_MASK_QUEUEAC_MGQ_V1) << BIT_SHIFT_QUEUEAC_MGQ_V1)
- #define BIT_GET_QUEUEAC_MGQ_V1(x) (((x) >> BIT_SHIFT_QUEUEAC_MGQ_V1) & BIT_MASK_QUEUEAC_MGQ_V1)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_MGQ_INFO (Offset 0x0410) */
- #define BIT_TIDEMPTY_MGQ_V1 BIT(22)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_MGQ_INFO (Offset 0x0410) */
- #define BIT_SHIFT_TAIL_PKT_MGQ_V1 15
- #define BIT_MASK_TAIL_PKT_MGQ_V1 0xff
- #define BIT_TAIL_PKT_MGQ_V1(x) (((x) & BIT_MASK_TAIL_PKT_MGQ_V1) << BIT_SHIFT_TAIL_PKT_MGQ_V1)
- #define BIT_GET_TAIL_PKT_MGQ_V1(x) (((x) >> BIT_SHIFT_TAIL_PKT_MGQ_V1) & BIT_MASK_TAIL_PKT_MGQ_V1)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_MGQ_INFO (Offset 0x0410) */
- #define BIT_SHIFT_TAIL_PKT_MGQ_V2 11
- #define BIT_MASK_TAIL_PKT_MGQ_V2 0x7ff
- #define BIT_TAIL_PKT_MGQ_V2(x) (((x) & BIT_MASK_TAIL_PKT_MGQ_V2) << BIT_SHIFT_TAIL_PKT_MGQ_V2)
- #define BIT_GET_TAIL_PKT_MGQ_V2(x) (((x) >> BIT_SHIFT_TAIL_PKT_MGQ_V2) & BIT_MASK_TAIL_PKT_MGQ_V2)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_MGQ_INFO (Offset 0x0410) */
- #define BIT_SHIFT_PKT_NUM_MGQ_V1 8
- #define BIT_MASK_PKT_NUM_MGQ_V1 0x7f
- #define BIT_PKT_NUM_MGQ_V1(x) (((x) & BIT_MASK_PKT_NUM_MGQ_V1) << BIT_SHIFT_PKT_NUM_MGQ_V1)
- #define BIT_GET_PKT_NUM_MGQ_V1(x) (((x) >> BIT_SHIFT_PKT_NUM_MGQ_V1) & BIT_MASK_PKT_NUM_MGQ_V1)
- #define BIT_SHIFT_HEAD_PKT_MGQ 0
- #define BIT_MASK_HEAD_PKT_MGQ 0xff
- #define BIT_HEAD_PKT_MGQ(x) (((x) & BIT_MASK_HEAD_PKT_MGQ) << BIT_SHIFT_HEAD_PKT_MGQ)
- #define BIT_GET_HEAD_PKT_MGQ(x) (((x) >> BIT_SHIFT_HEAD_PKT_MGQ) & BIT_MASK_HEAD_PKT_MGQ)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_MGQ_INFO (Offset 0x0410) */
- #define BIT_SHIFT_HEAD_PKT_MGQ_V1 0
- #define BIT_MASK_HEAD_PKT_MGQ_V1 0x7ff
- #define BIT_HEAD_PKT_MGQ_V1(x) (((x) & BIT_MASK_HEAD_PKT_MGQ_V1) << BIT_SHIFT_HEAD_PKT_MGQ_V1)
- #define BIT_GET_HEAD_PKT_MGQ_V1(x) (((x) >> BIT_SHIFT_HEAD_PKT_MGQ_V1) & BIT_MASK_HEAD_PKT_MGQ_V1)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_HIQ_INFO (Offset 0x0414) */
- #define BIT_SHIFT_QUEUEMACID_HIQ_V1 25
- #define BIT_MASK_QUEUEMACID_HIQ_V1 0x7f
- #define BIT_QUEUEMACID_HIQ_V1(x) (((x) & BIT_MASK_QUEUEMACID_HIQ_V1) << BIT_SHIFT_QUEUEMACID_HIQ_V1)
- #define BIT_GET_QUEUEMACID_HIQ_V1(x) (((x) >> BIT_SHIFT_QUEUEMACID_HIQ_V1) & BIT_MASK_QUEUEMACID_HIQ_V1)
- #define BIT_SHIFT_QUEUEAC_HIQ_V1 23
- #define BIT_MASK_QUEUEAC_HIQ_V1 0x3
- #define BIT_QUEUEAC_HIQ_V1(x) (((x) & BIT_MASK_QUEUEAC_HIQ_V1) << BIT_SHIFT_QUEUEAC_HIQ_V1)
- #define BIT_GET_QUEUEAC_HIQ_V1(x) (((x) >> BIT_SHIFT_QUEUEAC_HIQ_V1) & BIT_MASK_QUEUEAC_HIQ_V1)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_HIQ_INFO (Offset 0x0414) */
- #define BIT_TIDEMPTY_HIQ_V1 BIT(22)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_HIQ_INFO (Offset 0x0414) */
- #define BIT_SHIFT_TAIL_PKT_HIQ_V1 15
- #define BIT_MASK_TAIL_PKT_HIQ_V1 0xff
- #define BIT_TAIL_PKT_HIQ_V1(x) (((x) & BIT_MASK_TAIL_PKT_HIQ_V1) << BIT_SHIFT_TAIL_PKT_HIQ_V1)
- #define BIT_GET_TAIL_PKT_HIQ_V1(x) (((x) >> BIT_SHIFT_TAIL_PKT_HIQ_V1) & BIT_MASK_TAIL_PKT_HIQ_V1)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_HIQ_INFO (Offset 0x0414) */
- #define BIT_SHIFT_TAIL_PKT_HIQ_V2 11
- #define BIT_MASK_TAIL_PKT_HIQ_V2 0x7ff
- #define BIT_TAIL_PKT_HIQ_V2(x) (((x) & BIT_MASK_TAIL_PKT_HIQ_V2) << BIT_SHIFT_TAIL_PKT_HIQ_V2)
- #define BIT_GET_TAIL_PKT_HIQ_V2(x) (((x) >> BIT_SHIFT_TAIL_PKT_HIQ_V2) & BIT_MASK_TAIL_PKT_HIQ_V2)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_HIQ_INFO (Offset 0x0414) */
- #define BIT_SHIFT_PKT_NUM_HIQ_V1 8
- #define BIT_MASK_PKT_NUM_HIQ_V1 0x7f
- #define BIT_PKT_NUM_HIQ_V1(x) (((x) & BIT_MASK_PKT_NUM_HIQ_V1) << BIT_SHIFT_PKT_NUM_HIQ_V1)
- #define BIT_GET_PKT_NUM_HIQ_V1(x) (((x) >> BIT_SHIFT_PKT_NUM_HIQ_V1) & BIT_MASK_PKT_NUM_HIQ_V1)
- #define BIT_SHIFT_HEAD_PKT_HIQ 0
- #define BIT_MASK_HEAD_PKT_HIQ 0xff
- #define BIT_HEAD_PKT_HIQ(x) (((x) & BIT_MASK_HEAD_PKT_HIQ) << BIT_SHIFT_HEAD_PKT_HIQ)
- #define BIT_GET_HEAD_PKT_HIQ(x) (((x) >> BIT_SHIFT_HEAD_PKT_HIQ) & BIT_MASK_HEAD_PKT_HIQ)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_HIQ_INFO (Offset 0x0414) */
- #define BIT_SHIFT_HEAD_PKT_HIQ_V1 0
- #define BIT_MASK_HEAD_PKT_HIQ_V1 0x7ff
- #define BIT_HEAD_PKT_HIQ_V1(x) (((x) & BIT_MASK_HEAD_PKT_HIQ_V1) << BIT_SHIFT_HEAD_PKT_HIQ_V1)
- #define BIT_GET_HEAD_PKT_HIQ_V1(x) (((x) >> BIT_SHIFT_HEAD_PKT_HIQ_V1) & BIT_MASK_HEAD_PKT_HIQ_V1)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_BCNQ_INFO (Offset 0x0418) */
- #define BIT_SHIFT_PKT_NUM_BCNQ 8
- #define BIT_MASK_PKT_NUM_BCNQ 0xff
- #define BIT_PKT_NUM_BCNQ(x) (((x) & BIT_MASK_PKT_NUM_BCNQ) << BIT_SHIFT_PKT_NUM_BCNQ)
- #define BIT_GET_PKT_NUM_BCNQ(x) (((x) >> BIT_SHIFT_PKT_NUM_BCNQ) & BIT_MASK_PKT_NUM_BCNQ)
- #define BIT_SHIFT_BCNQ_HEAD_PG 0
- #define BIT_MASK_BCNQ_HEAD_PG 0xff
- #define BIT_BCNQ_HEAD_PG(x) (((x) & BIT_MASK_BCNQ_HEAD_PG) << BIT_SHIFT_BCNQ_HEAD_PG)
- #define BIT_GET_BCNQ_HEAD_PG(x) (((x) >> BIT_SHIFT_BCNQ_HEAD_PG) & BIT_MASK_BCNQ_HEAD_PG)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_BCNQ_INFO (Offset 0x0418) */
- #define BIT_SHIFT_BCNQ_HEAD_PG_V1 0
- #define BIT_MASK_BCNQ_HEAD_PG_V1 0xfff
- #define BIT_BCNQ_HEAD_PG_V1(x) (((x) & BIT_MASK_BCNQ_HEAD_PG_V1) << BIT_SHIFT_BCNQ_HEAD_PG_V1)
- #define BIT_GET_BCNQ_HEAD_PG_V1(x) (((x) >> BIT_SHIFT_BCNQ_HEAD_PG_V1) & BIT_MASK_BCNQ_HEAD_PG_V1)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_TXPKT_EMPTY (Offset 0x041A) */
- #define BIT_BCNQ_EMPTY BIT(11)
- #define BIT_HQQ_EMPTY BIT(10)
- #define BIT_MQQ_EMPTY BIT(9)
- #define BIT_MGQ_CPU_EMPTY BIT(8)
- #define BIT_AC7Q_EMPTY BIT(7)
- #define BIT_AC6Q_EMPTY BIT(6)
- #define BIT_AC5Q_EMPTY BIT(5)
- #define BIT_AC4Q_EMPTY BIT(4)
- #define BIT_AC3Q_EMPTY BIT(3)
- #define BIT_AC2Q_EMPTY BIT(2)
- #define BIT_AC1Q_EMPTY BIT(1)
- #define BIT_AC0Q_EMPTY BIT(0)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_CPU_MGQ_INFO (Offset 0x041C) */
- #define BIT_BCN1_POLL BIT(30)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_CPU_MGQ_INFO (Offset 0x041C) */
- #define BIT_CPUMGT_POLL BIT(29)
- #define BIT_BCN_POLL BIT(28)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_CPU_MGQ_INFO (Offset 0x041C) */
- #define BIT_CPUMGQ_FW_NUM_V1 BIT(12)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_CPU_MGQ_INFO (Offset 0x041C) */
- #define BIT_CPUMGQ_FW_NUM BIT(8)
- #define BIT_SHIFT_CPUMGQ_HEAD_PG 0
- #define BIT_MASK_CPUMGQ_HEAD_PG 0xff
- #define BIT_CPUMGQ_HEAD_PG(x) (((x) & BIT_MASK_CPUMGQ_HEAD_PG) << BIT_SHIFT_CPUMGQ_HEAD_PG)
- #define BIT_GET_CPUMGQ_HEAD_PG(x) (((x) >> BIT_SHIFT_CPUMGQ_HEAD_PG) & BIT_MASK_CPUMGQ_HEAD_PG)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_CPU_MGQ_INFO (Offset 0x041C) */
- #define BIT_SHIFT_FW_FREE_TAIL_V1 0
- #define BIT_MASK_FW_FREE_TAIL_V1 0xfff
- #define BIT_FW_FREE_TAIL_V1(x) (((x) & BIT_MASK_FW_FREE_TAIL_V1) << BIT_SHIFT_FW_FREE_TAIL_V1)
- #define BIT_GET_FW_FREE_TAIL_V1(x) (((x) >> BIT_SHIFT_FW_FREE_TAIL_V1) & BIT_MASK_FW_FREE_TAIL_V1)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FWHW_TXQ_CTRL (Offset 0x0420) */
- #define BIT_RTS_LIMIT_IN_OFDM BIT(23)
- #define BIT_EN_BCNQ_DL BIT(22)
- #define BIT_EN_RD_RESP_NAV_BK BIT(21)
- #define BIT_EN_WR_FREE_TAIL BIT(20)
- #define BIT_SHIFT_EN_QUEUE_RPT 8
- #define BIT_MASK_EN_QUEUE_RPT 0xff
- #define BIT_EN_QUEUE_RPT(x) (((x) & BIT_MASK_EN_QUEUE_RPT) << BIT_SHIFT_EN_QUEUE_RPT)
- #define BIT_GET_EN_QUEUE_RPT(x) (((x) >> BIT_SHIFT_EN_QUEUE_RPT) & BIT_MASK_EN_QUEUE_RPT)
- #define BIT_EN_RTY_BK BIT(7)
- #define BIT_EN_USE_INI_RAT BIT(6)
- #define BIT_EN_RTS_NAV_BK BIT(5)
- #define BIT_DIS_SSN_CHECK BIT(4)
- #define BIT_MACID_MATCH_RTS BIT(3)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FWHW_TXQ_CTRL (Offset 0x0420) */
- #define BIT_EN_BCN_TRXRPT_V1 BIT(2)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT)
- /* 2 REG_FWHW_TXQ_CTRL (Offset 0x0420) */
- #define BIT_R_EN_FTMRPT BIT(1)
- #endif
- #if (HALMAC_8822B_SUPPORT)
- /* 2 REG_FWHW_TXQ_CTRL (Offset 0x0420) */
- #define BIT_EN_FTMACKRPT BIT(1)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT)
- /* 2 REG_FWHW_TXQ_CTRL (Offset 0x0420) */
- #define BIT_R_BMC_NAV_PROTECT BIT(0)
- #endif
- #if (HALMAC_8822B_SUPPORT)
- /* 2 REG_FWHW_TXQ_CTRL (Offset 0x0420) */
- #define BIT_EN_FTMRPT BIT(0)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_HWSEQ_CTRL (Offset 0x0423) */
- #define BIT_HWSEQ_CPUM_EN BIT(7)
- #define BIT_HWSEQ_BCN_EN BIT(6)
- #define BIT_HWSEQ_HI_EN BIT(5)
- #define BIT_HWSEQ_MGT_EN BIT(4)
- #define BIT_HWSEQ_BK_EN BIT(3)
- #define BIT_HWSEQ_BE_EN BIT(2)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_DATAFB_SEL (Offset 0x0423) */
- #define BIT__R_EN_RTY_BK_COD BIT(2)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_HWSEQ_CTRL (Offset 0x0423) */
- #define BIT_HWSEQ_VI_EN BIT(1)
- #define BIT_HWSEQ_VO_EN BIT(0)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_DATAFB_SEL (Offset 0x0423) */
- #define BIT_SHIFT__R_DATA_FALLBACK_SEL 0
- #define BIT_MASK__R_DATA_FALLBACK_SEL 0x3
- #define BIT__R_DATA_FALLBACK_SEL(x) (((x) & BIT_MASK__R_DATA_FALLBACK_SEL) << BIT_SHIFT__R_DATA_FALLBACK_SEL)
- #define BIT_GET__R_DATA_FALLBACK_SEL(x) (((x) >> BIT_SHIFT__R_DATA_FALLBACK_SEL) & BIT_MASK__R_DATA_FALLBACK_SEL)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_BCNQ_BDNY (Offset 0x0424) */
- #define BIT_SHIFT_BCNQ_PGBNDY 0
- #define BIT_MASK_BCNQ_PGBNDY 0xff
- #define BIT_BCNQ_PGBNDY(x) (((x) & BIT_MASK_BCNQ_PGBNDY) << BIT_SHIFT_BCNQ_PGBNDY)
- #define BIT_GET_BCNQ_PGBNDY(x) (((x) >> BIT_SHIFT_BCNQ_PGBNDY) & BIT_MASK_BCNQ_PGBNDY)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_BCNQ_BDNY_V1 (Offset 0x0424) */
- #define BIT_SHIFT_BCNQ_PGBNDY_V1 0
- #define BIT_MASK_BCNQ_PGBNDY_V1 0xfff
- #define BIT_BCNQ_PGBNDY_V1(x) (((x) & BIT_MASK_BCNQ_PGBNDY_V1) << BIT_SHIFT_BCNQ_PGBNDY_V1)
- #define BIT_GET_BCNQ_PGBNDY_V1(x) (((x) >> BIT_SHIFT_BCNQ_PGBNDY_V1) & BIT_MASK_BCNQ_PGBNDY_V1)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_MGQ_BDNY (Offset 0x0425) */
- #define BIT_SHIFT_MGQ_PGBNDY 0
- #define BIT_MASK_MGQ_PGBNDY 0xff
- #define BIT_MGQ_PGBNDY(x) (((x) & BIT_MASK_MGQ_PGBNDY) << BIT_SHIFT_MGQ_PGBNDY)
- #define BIT_GET_MGQ_PGBNDY(x) (((x) >> BIT_SHIFT_MGQ_PGBNDY) & BIT_MASK_MGQ_PGBNDY)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_LIFETIME_EN (Offset 0x0426) */
- #define BIT_BT_INT_CPU BIT(7)
- #define BIT_BT_INT_PTA BIT(6)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_LIFETIME_EN (Offset 0x0426) */
- #define BIT_SPERPT_ENTRY BIT(5)
- #define BIT_RTYCNT_FB BIT(4)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_LIFETIME_EN (Offset 0x0426) */
- #define BIT_EN_CTRL_RTYBIT BIT(4)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_LIFETIME_EN (Offset 0x0426) */
- #define BIT_LIFETIME_BK_EN BIT(3)
- #define BIT_LIFETIME_BE_EN BIT(2)
- #define BIT_LIFETIME_VI_EN BIT(1)
- #define BIT_LIFETIME_VO_EN BIT(0)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FW_FREE_TAIL (Offset 0x0427) */
- #define BIT_SHIFT_FW_FREE_TAIL 0
- #define BIT_MASK_FW_FREE_TAIL 0xff
- #define BIT_FW_FREE_TAIL(x) (((x) & BIT_MASK_FW_FREE_TAIL) << BIT_SHIFT_FW_FREE_TAIL)
- #define BIT_GET_FW_FREE_TAIL(x) (((x) >> BIT_SHIFT_FW_FREE_TAIL) & BIT_MASK_FW_FREE_TAIL)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_SPEC_SIFS (Offset 0x0428) */
- #define BIT_SHIFT_SPEC_SIFS_OFDM_PTCL 8
- #define BIT_MASK_SPEC_SIFS_OFDM_PTCL 0xff
- #define BIT_SPEC_SIFS_OFDM_PTCL(x) (((x) & BIT_MASK_SPEC_SIFS_OFDM_PTCL) << BIT_SHIFT_SPEC_SIFS_OFDM_PTCL)
- #define BIT_GET_SPEC_SIFS_OFDM_PTCL(x) (((x) >> BIT_SHIFT_SPEC_SIFS_OFDM_PTCL) & BIT_MASK_SPEC_SIFS_OFDM_PTCL)
- #define BIT_SHIFT_SPEC_SIFS_CCK_PTCL 0
- #define BIT_MASK_SPEC_SIFS_CCK_PTCL 0xff
- #define BIT_SPEC_SIFS_CCK_PTCL(x) (((x) & BIT_MASK_SPEC_SIFS_CCK_PTCL) << BIT_SHIFT_SPEC_SIFS_CCK_PTCL)
- #define BIT_GET_SPEC_SIFS_CCK_PTCL(x) (((x) >> BIT_SHIFT_SPEC_SIFS_CCK_PTCL) & BIT_MASK_SPEC_SIFS_CCK_PTCL)
- /* 2 REG_RETRY_LIMIT (Offset 0x042A) */
- #define BIT_SHIFT_SRL 8
- #define BIT_MASK_SRL 0x3f
- #define BIT_SRL(x) (((x) & BIT_MASK_SRL) << BIT_SHIFT_SRL)
- #define BIT_GET_SRL(x) (((x) >> BIT_SHIFT_SRL) & BIT_MASK_SRL)
- #define BIT_SHIFT_LRL 0
- #define BIT_MASK_LRL 0x3f
- #define BIT_LRL(x) (((x) & BIT_MASK_LRL) << BIT_SHIFT_LRL)
- #define BIT_GET_LRL(x) (((x) >> BIT_SHIFT_LRL) & BIT_MASK_LRL)
- /* 2 REG_TXBF_CTRL (Offset 0x042C) */
- #define BIT_R_ENABLE_NDPA BIT(31)
- #define BIT_USE_NDPA_PARAMETER BIT(30)
- #define BIT_R_PROP_TXBF BIT(29)
- #define BIT_R_EN_NDPA_INT BIT(28)
- #define BIT_R_TXBF1_80M BIT(27)
- #define BIT_R_TXBF1_40M BIT(26)
- #define BIT_R_TXBF1_20M BIT(25)
- #define BIT_SHIFT_R_TXBF1_AID 16
- #define BIT_MASK_R_TXBF1_AID 0x1ff
- #define BIT_R_TXBF1_AID(x) (((x) & BIT_MASK_R_TXBF1_AID) << BIT_SHIFT_R_TXBF1_AID)
- #define BIT_GET_R_TXBF1_AID(x) (((x) >> BIT_SHIFT_R_TXBF1_AID) & BIT_MASK_R_TXBF1_AID)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_TXBF_CTRL (Offset 0x042C) */
- #define BIT_DIS_NDP_BFEN BIT(15)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_TXBF_CTRL (Offset 0x042C) */
- #define BIT_R_TXBCN_NOBLOCK_NDP BIT(14)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_TXBF_CTRL (Offset 0x042C) */
- #define BIT_R_TXBF0_80M BIT(11)
- #define BIT_R_TXBF0_40M BIT(10)
- #define BIT_R_TXBF0_20M BIT(9)
- #define BIT_SHIFT_R_TXBF0_AID 0
- #define BIT_MASK_R_TXBF0_AID 0x1ff
- #define BIT_R_TXBF0_AID(x) (((x) & BIT_MASK_R_TXBF0_AID) << BIT_SHIFT_R_TXBF0_AID)
- #define BIT_GET_R_TXBF0_AID(x) (((x) >> BIT_SHIFT_R_TXBF0_AID) & BIT_MASK_R_TXBF0_AID)
- /* 2 REG_DARFRC (Offset 0x0430) */
- #define BIT_SHIFT_DARF_RC8 (56 & CPU_OPT_WIDTH)
- #define BIT_MASK_DARF_RC8 0x1f
- #define BIT_DARF_RC8(x) (((x) & BIT_MASK_DARF_RC8) << BIT_SHIFT_DARF_RC8)
- #define BIT_GET_DARF_RC8(x) (((x) >> BIT_SHIFT_DARF_RC8) & BIT_MASK_DARF_RC8)
- #define BIT_SHIFT_DARF_RC7 (48 & CPU_OPT_WIDTH)
- #define BIT_MASK_DARF_RC7 0x1f
- #define BIT_DARF_RC7(x) (((x) & BIT_MASK_DARF_RC7) << BIT_SHIFT_DARF_RC7)
- #define BIT_GET_DARF_RC7(x) (((x) >> BIT_SHIFT_DARF_RC7) & BIT_MASK_DARF_RC7)
- #define BIT_SHIFT_DARF_RC6 (40 & CPU_OPT_WIDTH)
- #define BIT_MASK_DARF_RC6 0x1f
- #define BIT_DARF_RC6(x) (((x) & BIT_MASK_DARF_RC6) << BIT_SHIFT_DARF_RC6)
- #define BIT_GET_DARF_RC6(x) (((x) >> BIT_SHIFT_DARF_RC6) & BIT_MASK_DARF_RC6)
- #define BIT_SHIFT_DARF_RC5 (32 & CPU_OPT_WIDTH)
- #define BIT_MASK_DARF_RC5 0x1f
- #define BIT_DARF_RC5(x) (((x) & BIT_MASK_DARF_RC5) << BIT_SHIFT_DARF_RC5)
- #define BIT_GET_DARF_RC5(x) (((x) >> BIT_SHIFT_DARF_RC5) & BIT_MASK_DARF_RC5)
- #define BIT_SHIFT_DARF_RC4 24
- #define BIT_MASK_DARF_RC4 0x1f
- #define BIT_DARF_RC4(x) (((x) & BIT_MASK_DARF_RC4) << BIT_SHIFT_DARF_RC4)
- #define BIT_GET_DARF_RC4(x) (((x) >> BIT_SHIFT_DARF_RC4) & BIT_MASK_DARF_RC4)
- #define BIT_SHIFT_DARF_RC3 16
- #define BIT_MASK_DARF_RC3 0x1f
- #define BIT_DARF_RC3(x) (((x) & BIT_MASK_DARF_RC3) << BIT_SHIFT_DARF_RC3)
- #define BIT_GET_DARF_RC3(x) (((x) >> BIT_SHIFT_DARF_RC3) & BIT_MASK_DARF_RC3)
- #define BIT_SHIFT_DARF_RC2 8
- #define BIT_MASK_DARF_RC2 0x1f
- #define BIT_DARF_RC2(x) (((x) & BIT_MASK_DARF_RC2) << BIT_SHIFT_DARF_RC2)
- #define BIT_GET_DARF_RC2(x) (((x) >> BIT_SHIFT_DARF_RC2) & BIT_MASK_DARF_RC2)
- #define BIT_SHIFT_DARF_RC1 0
- #define BIT_MASK_DARF_RC1 0x1f
- #define BIT_DARF_RC1(x) (((x) & BIT_MASK_DARF_RC1) << BIT_SHIFT_DARF_RC1)
- #define BIT_GET_DARF_RC1(x) (((x) >> BIT_SHIFT_DARF_RC1) & BIT_MASK_DARF_RC1)
- /* 2 REG_RARFRC (Offset 0x0438) */
- #define BIT_SHIFT_RARF_RC8 (56 & CPU_OPT_WIDTH)
- #define BIT_MASK_RARF_RC8 0x1f
- #define BIT_RARF_RC8(x) (((x) & BIT_MASK_RARF_RC8) << BIT_SHIFT_RARF_RC8)
- #define BIT_GET_RARF_RC8(x) (((x) >> BIT_SHIFT_RARF_RC8) & BIT_MASK_RARF_RC8)
- #define BIT_SHIFT_RARF_RC7 (48 & CPU_OPT_WIDTH)
- #define BIT_MASK_RARF_RC7 0x1f
- #define BIT_RARF_RC7(x) (((x) & BIT_MASK_RARF_RC7) << BIT_SHIFT_RARF_RC7)
- #define BIT_GET_RARF_RC7(x) (((x) >> BIT_SHIFT_RARF_RC7) & BIT_MASK_RARF_RC7)
- #define BIT_SHIFT_RARF_RC6 (40 & CPU_OPT_WIDTH)
- #define BIT_MASK_RARF_RC6 0x1f
- #define BIT_RARF_RC6(x) (((x) & BIT_MASK_RARF_RC6) << BIT_SHIFT_RARF_RC6)
- #define BIT_GET_RARF_RC6(x) (((x) >> BIT_SHIFT_RARF_RC6) & BIT_MASK_RARF_RC6)
- #define BIT_SHIFT_RARF_RC5 (32 & CPU_OPT_WIDTH)
- #define BIT_MASK_RARF_RC5 0x1f
- #define BIT_RARF_RC5(x) (((x) & BIT_MASK_RARF_RC5) << BIT_SHIFT_RARF_RC5)
- #define BIT_GET_RARF_RC5(x) (((x) >> BIT_SHIFT_RARF_RC5) & BIT_MASK_RARF_RC5)
- #define BIT_SHIFT_RARF_RC4 24
- #define BIT_MASK_RARF_RC4 0x1f
- #define BIT_RARF_RC4(x) (((x) & BIT_MASK_RARF_RC4) << BIT_SHIFT_RARF_RC4)
- #define BIT_GET_RARF_RC4(x) (((x) >> BIT_SHIFT_RARF_RC4) & BIT_MASK_RARF_RC4)
- #define BIT_SHIFT_RARF_RC3 16
- #define BIT_MASK_RARF_RC3 0x1f
- #define BIT_RARF_RC3(x) (((x) & BIT_MASK_RARF_RC3) << BIT_SHIFT_RARF_RC3)
- #define BIT_GET_RARF_RC3(x) (((x) >> BIT_SHIFT_RARF_RC3) & BIT_MASK_RARF_RC3)
- #define BIT_SHIFT_RARF_RC2 8
- #define BIT_MASK_RARF_RC2 0x1f
- #define BIT_RARF_RC2(x) (((x) & BIT_MASK_RARF_RC2) << BIT_SHIFT_RARF_RC2)
- #define BIT_GET_RARF_RC2(x) (((x) >> BIT_SHIFT_RARF_RC2) & BIT_MASK_RARF_RC2)
- #define BIT_SHIFT_RARF_RC1 0
- #define BIT_MASK_RARF_RC1 0x1f
- #define BIT_RARF_RC1(x) (((x) & BIT_MASK_RARF_RC1) << BIT_SHIFT_RARF_RC1)
- #define BIT_GET_RARF_RC1(x) (((x) >> BIT_SHIFT_RARF_RC1) & BIT_MASK_RARF_RC1)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_RRSR (Offset 0x0440) */
- #define BIT_EN_VHTBW_FALL BIT(31)
- #define BIT_EN_HTBW_FALL BIT(30)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_RRSR (Offset 0x0440) */
- #define BIT_SHIFT_RRSR_RSC 21
- #define BIT_MASK_RRSR_RSC 0x3
- #define BIT_RRSR_RSC(x) (((x) & BIT_MASK_RRSR_RSC) << BIT_SHIFT_RRSR_RSC)
- #define BIT_GET_RRSR_RSC(x) (((x) >> BIT_SHIFT_RRSR_RSC) & BIT_MASK_RRSR_RSC)
- #define BIT_RRSR_BW BIT(20)
- #define BIT_SHIFT_RRSC_BITMAP 0
- #define BIT_MASK_RRSC_BITMAP 0xfffff
- #define BIT_RRSC_BITMAP(x) (((x) & BIT_MASK_RRSC_BITMAP) << BIT_SHIFT_RRSC_BITMAP)
- #define BIT_GET_RRSC_BITMAP(x) (((x) >> BIT_SHIFT_RRSC_BITMAP) & BIT_MASK_RRSC_BITMAP)
- /* 2 REG_ARFR0 (Offset 0x0444) */
- #define BIT_SHIFT_ARFR0_V1 0
- #define BIT_MASK_ARFR0_V1 0xffffffffffffffffL
- #define BIT_ARFR0_V1(x) (((x) & BIT_MASK_ARFR0_V1) << BIT_SHIFT_ARFR0_V1)
- #define BIT_GET_ARFR0_V1(x) (((x) >> BIT_SHIFT_ARFR0_V1) & BIT_MASK_ARFR0_V1)
- /* 2 REG_ARFR1_V1 (Offset 0x044C) */
- #define BIT_SHIFT_ARFR1_V1 0
- #define BIT_MASK_ARFR1_V1 0xffffffffffffffffL
- #define BIT_ARFR1_V1(x) (((x) & BIT_MASK_ARFR1_V1) << BIT_SHIFT_ARFR1_V1)
- #define BIT_GET_ARFR1_V1(x) (((x) >> BIT_SHIFT_ARFR1_V1) & BIT_MASK_ARFR1_V1)
- /* 2 REG_CCK_CHECK (Offset 0x0454) */
- #define BIT_CHECK_CCK_EN BIT(7)
- #define BIT_EN_BCN_PKT_REL BIT(6)
- #define BIT_BCN_PORT_SEL BIT(5)
- #define BIT_MOREDATA_BYPASS BIT(4)
- #define BIT_EN_CLR_CMD_REL_BCN_PKT BIT(3)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_CCK_CHECK (Offset 0x0454) */
- #define BIT_R_EN_SET_MOREDATA BIT(2)
- #define BIT__R_DIS_CLEAR_MACID_RELEASE BIT(1)
- #define BIT__R_MACID_RELEASE_EN BIT(0)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_AMPDU_BURST_CTRL (Offset 0x0455) */
- #define BIT_AMPDU_BURST_GLOBAL_EN BIT(0)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_AMPDU_MAX_TIME (Offset 0x0456) */
- #define BIT_SHIFT_AMPDU_MAX_TIME 0
- #define BIT_MASK_AMPDU_MAX_TIME 0xff
- #define BIT_AMPDU_MAX_TIME(x) (((x) & BIT_MASK_AMPDU_MAX_TIME) << BIT_SHIFT_AMPDU_MAX_TIME)
- #define BIT_GET_AMPDU_MAX_TIME(x) (((x) >> BIT_SHIFT_AMPDU_MAX_TIME) & BIT_MASK_AMPDU_MAX_TIME)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_BCNQ1_BDNY_V1 (Offset 0x0456) */
- #define BIT_SHIFT_BCNQ1_PGBNDY_V1 0
- #define BIT_MASK_BCNQ1_PGBNDY_V1 0xfff
- #define BIT_BCNQ1_PGBNDY_V1(x) (((x) & BIT_MASK_BCNQ1_PGBNDY_V1) << BIT_SHIFT_BCNQ1_PGBNDY_V1)
- #define BIT_GET_BCNQ1_PGBNDY_V1(x) (((x) >> BIT_SHIFT_BCNQ1_PGBNDY_V1) & BIT_MASK_BCNQ1_PGBNDY_V1)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_BCNQ1_BDNY (Offset 0x0457) */
- #define BIT_SHIFT_BCNQ1_PGBNDY 0
- #define BIT_MASK_BCNQ1_PGBNDY 0xff
- #define BIT_BCNQ1_PGBNDY(x) (((x) & BIT_MASK_BCNQ1_PGBNDY) << BIT_SHIFT_BCNQ1_PGBNDY)
- #define BIT_GET_BCNQ1_PGBNDY(x) (((x) >> BIT_SHIFT_BCNQ1_PGBNDY) & BIT_MASK_BCNQ1_PGBNDY)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_AMPDU_MAX_LENGTH (Offset 0x0458) */
- #define BIT_SHIFT_AMPDU_MAX_LENGTH 0
- #define BIT_MASK_AMPDU_MAX_LENGTH 0xffffffffL
- #define BIT_AMPDU_MAX_LENGTH(x) (((x) & BIT_MASK_AMPDU_MAX_LENGTH) << BIT_SHIFT_AMPDU_MAX_LENGTH)
- #define BIT_GET_AMPDU_MAX_LENGTH(x) (((x) >> BIT_SHIFT_AMPDU_MAX_LENGTH) & BIT_MASK_AMPDU_MAX_LENGTH)
- /* 2 REG_ACQ_STOP (Offset 0x045C) */
- #define BIT_AC7Q_STOP BIT(7)
- #define BIT_AC6Q_STOP BIT(6)
- #define BIT_AC5Q_STOP BIT(5)
- #define BIT_AC4Q_STOP BIT(4)
- #define BIT_AC3Q_STOP BIT(3)
- #define BIT_AC2Q_STOP BIT(2)
- #define BIT_AC1Q_STOP BIT(1)
- #define BIT_AC0Q_STOP BIT(0)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_WMAC_LBK_BUF_HD (Offset 0x045D) */
- #define BIT_SHIFT_WMAC_LBK_BUF_HEAD 0
- #define BIT_MASK_WMAC_LBK_BUF_HEAD 0xff
- #define BIT_WMAC_LBK_BUF_HEAD(x) (((x) & BIT_MASK_WMAC_LBK_BUF_HEAD) << BIT_SHIFT_WMAC_LBK_BUF_HEAD)
- #define BIT_GET_WMAC_LBK_BUF_HEAD(x) (((x) >> BIT_SHIFT_WMAC_LBK_BUF_HEAD) & BIT_MASK_WMAC_LBK_BUF_HEAD)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_NDPA_RATE (Offset 0x045D) */
- #define BIT_SHIFT_R_NDPA_RATE_V1 0
- #define BIT_MASK_R_NDPA_RATE_V1 0xff
- #define BIT_R_NDPA_RATE_V1(x) (((x) & BIT_MASK_R_NDPA_RATE_V1) << BIT_SHIFT_R_NDPA_RATE_V1)
- #define BIT_GET_R_NDPA_RATE_V1(x) (((x) >> BIT_SHIFT_R_NDPA_RATE_V1) & BIT_MASK_R_NDPA_RATE_V1)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_TX_HANG_CTRL (Offset 0x045E) */
- #define BIT_R_EN_GNT_BT_AWAKE BIT(3)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_TX_HANG_CTRL (Offset 0x045E) */
- #define BIT_EN_EOF_V1 BIT(2)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_TX_HANG_CTRL (Offset 0x045E) */
- #define BIT_DIS_OQT_BLOCK BIT(1)
- #define BIT_SEARCH_QUEUE_EN BIT(0)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_NDPA_OPT_CTRL (Offset 0x045F) */
- #define BIT_R_DIS_MACID_RELEASE_RTY BIT(5)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_NDPA_OPT_CTRL (Offset 0x045F) */
- #define BIT_SHIFT_BW_SIGTA 3
- #define BIT_MASK_BW_SIGTA 0x3
- #define BIT_BW_SIGTA(x) (((x) & BIT_MASK_BW_SIGTA) << BIT_SHIFT_BW_SIGTA)
- #define BIT_GET_BW_SIGTA(x) (((x) >> BIT_SHIFT_BW_SIGTA) & BIT_MASK_BW_SIGTA)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_NDPA_OPT_CTRL (Offset 0x045F) */
- #define BIT_SHIFT_R_NDPA_RATE 2
- #define BIT_MASK_R_NDPA_RATE 0x3f
- #define BIT_R_NDPA_RATE(x) (((x) & BIT_MASK_R_NDPA_RATE) << BIT_SHIFT_R_NDPA_RATE)
- #define BIT_GET_R_NDPA_RATE(x) (((x) >> BIT_SHIFT_R_NDPA_RATE) & BIT_MASK_R_NDPA_RATE)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_NDPA_OPT_CTRL (Offset 0x045F) */
- #define BIT_EN_BAR_SIGTA BIT(2)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_NDPA_OPT_CTRL (Offset 0x045F) */
- #define BIT_SHIFT_R_NDPA_BW 0
- #define BIT_MASK_R_NDPA_BW 0x3
- #define BIT_R_NDPA_BW(x) (((x) & BIT_MASK_R_NDPA_BW) << BIT_SHIFT_R_NDPA_BW)
- #define BIT_GET_R_NDPA_BW(x) (((x) >> BIT_SHIFT_R_NDPA_BW) & BIT_MASK_R_NDPA_BW)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FAST_EDCA_CTRL (Offset 0x0460) */
- #define BIT_SHIFT_FAST_EDCA_TO_V1 16
- #define BIT_MASK_FAST_EDCA_TO_V1 0xff
- #define BIT_FAST_EDCA_TO_V1(x) (((x) & BIT_MASK_FAST_EDCA_TO_V1) << BIT_SHIFT_FAST_EDCA_TO_V1)
- #define BIT_GET_FAST_EDCA_TO_V1(x) (((x) >> BIT_SHIFT_FAST_EDCA_TO_V1) & BIT_MASK_FAST_EDCA_TO_V1)
- #define BIT_SHIFT_AC3_AC7_FAST_EDCA_PKT_TH 12
- #define BIT_MASK_AC3_AC7_FAST_EDCA_PKT_TH 0xf
- #define BIT_AC3_AC7_FAST_EDCA_PKT_TH(x) (((x) & BIT_MASK_AC3_AC7_FAST_EDCA_PKT_TH) << BIT_SHIFT_AC3_AC7_FAST_EDCA_PKT_TH)
- #define BIT_GET_AC3_AC7_FAST_EDCA_PKT_TH(x) (((x) >> BIT_SHIFT_AC3_AC7_FAST_EDCA_PKT_TH) & BIT_MASK_AC3_AC7_FAST_EDCA_PKT_TH)
- #define BIT_SHIFT_AC2_FAST_EDCA_PKT_TH 8
- #define BIT_MASK_AC2_FAST_EDCA_PKT_TH 0xf
- #define BIT_AC2_FAST_EDCA_PKT_TH(x) (((x) & BIT_MASK_AC2_FAST_EDCA_PKT_TH) << BIT_SHIFT_AC2_FAST_EDCA_PKT_TH)
- #define BIT_GET_AC2_FAST_EDCA_PKT_TH(x) (((x) >> BIT_SHIFT_AC2_FAST_EDCA_PKT_TH) & BIT_MASK_AC2_FAST_EDCA_PKT_TH)
- #define BIT_SHIFT_AC1_FAST_EDCA_PKT_TH 4
- #define BIT_MASK_AC1_FAST_EDCA_PKT_TH 0xf
- #define BIT_AC1_FAST_EDCA_PKT_TH(x) (((x) & BIT_MASK_AC1_FAST_EDCA_PKT_TH) << BIT_SHIFT_AC1_FAST_EDCA_PKT_TH)
- #define BIT_GET_AC1_FAST_EDCA_PKT_TH(x) (((x) >> BIT_SHIFT_AC1_FAST_EDCA_PKT_TH) & BIT_MASK_AC1_FAST_EDCA_PKT_TH)
- #define BIT_SHIFT_AC0_FAST_EDCA_PKT_TH 0
- #define BIT_MASK_AC0_FAST_EDCA_PKT_TH 0xf
- #define BIT_AC0_FAST_EDCA_PKT_TH(x) (((x) & BIT_MASK_AC0_FAST_EDCA_PKT_TH) << BIT_SHIFT_AC0_FAST_EDCA_PKT_TH)
- #define BIT_GET_AC0_FAST_EDCA_PKT_TH(x) (((x) >> BIT_SHIFT_AC0_FAST_EDCA_PKT_TH) & BIT_MASK_AC0_FAST_EDCA_PKT_TH)
- /* 2 REG_RD_RESP_PKT_TH (Offset 0x0463) */
- #define BIT_SHIFT_RD_RESP_PKT_TH 0
- #define BIT_MASK_RD_RESP_PKT_TH 0x1f
- #define BIT_RD_RESP_PKT_TH(x) (((x) & BIT_MASK_RD_RESP_PKT_TH) << BIT_SHIFT_RD_RESP_PKT_TH)
- #define BIT_GET_RD_RESP_PKT_TH(x) (((x) >> BIT_SHIFT_RD_RESP_PKT_TH) & BIT_MASK_RD_RESP_PKT_TH)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_RD_RESP_PKT_TH (Offset 0x0463) */
- #define BIT_SHIFT_RD_RESP_PKT_TH_V1 0
- #define BIT_MASK_RD_RESP_PKT_TH_V1 0x3f
- #define BIT_RD_RESP_PKT_TH_V1(x) (((x) & BIT_MASK_RD_RESP_PKT_TH_V1) << BIT_SHIFT_RD_RESP_PKT_TH_V1)
- #define BIT_GET_RD_RESP_PKT_TH_V1(x) (((x) >> BIT_SHIFT_RD_RESP_PKT_TH_V1) & BIT_MASK_RD_RESP_PKT_TH_V1)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_CMDQ_INFO (Offset 0x0464) */
- #define BIT_SHIFT_QUEUEMACID_CMDQ_V1 25
- #define BIT_MASK_QUEUEMACID_CMDQ_V1 0x7f
- #define BIT_QUEUEMACID_CMDQ_V1(x) (((x) & BIT_MASK_QUEUEMACID_CMDQ_V1) << BIT_SHIFT_QUEUEMACID_CMDQ_V1)
- #define BIT_GET_QUEUEMACID_CMDQ_V1(x) (((x) >> BIT_SHIFT_QUEUEMACID_CMDQ_V1) & BIT_MASK_QUEUEMACID_CMDQ_V1)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_CMDQ_INFO (Offset 0x0464) */
- #define BIT_SHIFT_PKT_NUM_CMDQ_V2 24
- #define BIT_MASK_PKT_NUM_CMDQ_V2 0xff
- #define BIT_PKT_NUM_CMDQ_V2(x) (((x) & BIT_MASK_PKT_NUM_CMDQ_V2) << BIT_SHIFT_PKT_NUM_CMDQ_V2)
- #define BIT_GET_PKT_NUM_CMDQ_V2(x) (((x) >> BIT_SHIFT_PKT_NUM_CMDQ_V2) & BIT_MASK_PKT_NUM_CMDQ_V2)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_CMDQ_INFO (Offset 0x0464) */
- #define BIT_SHIFT_PKT_NUM 23
- #define BIT_MASK_PKT_NUM 0x1ff
- #define BIT_PKT_NUM(x) (((x) & BIT_MASK_PKT_NUM) << BIT_SHIFT_PKT_NUM)
- #define BIT_GET_PKT_NUM(x) (((x) >> BIT_SHIFT_PKT_NUM) & BIT_MASK_PKT_NUM)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_CMDQ_INFO (Offset 0x0464) */
- #define BIT_SHIFT_QUEUEAC_CMDQ_V1 23
- #define BIT_MASK_QUEUEAC_CMDQ_V1 0x3
- #define BIT_QUEUEAC_CMDQ_V1(x) (((x) & BIT_MASK_QUEUEAC_CMDQ_V1) << BIT_SHIFT_QUEUEAC_CMDQ_V1)
- #define BIT_GET_QUEUEAC_CMDQ_V1(x) (((x) >> BIT_SHIFT_QUEUEAC_CMDQ_V1) & BIT_MASK_QUEUEAC_CMDQ_V1)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_CMDQ_INFO (Offset 0x0464) */
- #define BIT_TIDEMPTY_CMDQ_V1 BIT(22)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_CMDQ_INFO (Offset 0x0464) */
- #define BIT_SHIFT_TAIL_PKT_CMDQ 16
- #define BIT_MASK_TAIL_PKT_CMDQ 0xff
- #define BIT_TAIL_PKT_CMDQ(x) (((x) & BIT_MASK_TAIL_PKT_CMDQ) << BIT_SHIFT_TAIL_PKT_CMDQ)
- #define BIT_GET_TAIL_PKT_CMDQ(x) (((x) >> BIT_SHIFT_TAIL_PKT_CMDQ) & BIT_MASK_TAIL_PKT_CMDQ)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_CMDQ_INFO (Offset 0x0464) */
- #define BIT_SHIFT_TAIL_PKT_CMDQ_V2 11
- #define BIT_MASK_TAIL_PKT_CMDQ_V2 0x7ff
- #define BIT_TAIL_PKT_CMDQ_V2(x) (((x) & BIT_MASK_TAIL_PKT_CMDQ_V2) << BIT_SHIFT_TAIL_PKT_CMDQ_V2)
- #define BIT_GET_TAIL_PKT_CMDQ_V2(x) (((x) >> BIT_SHIFT_TAIL_PKT_CMDQ_V2) & BIT_MASK_TAIL_PKT_CMDQ_V2)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_CMDQ_INFO (Offset 0x0464) */
- #define BIT_SHIFT_PKT_NUM_CMDQ 8
- #define BIT_MASK_PKT_NUM_CMDQ 0xff
- #define BIT_PKT_NUM_CMDQ(x) (((x) & BIT_MASK_PKT_NUM_CMDQ) << BIT_SHIFT_PKT_NUM_CMDQ)
- #define BIT_GET_PKT_NUM_CMDQ(x) (((x) >> BIT_SHIFT_PKT_NUM_CMDQ) & BIT_MASK_PKT_NUM_CMDQ)
- #define BIT_SHIFT_HEAD_PKT_CMDQ 0
- #define BIT_MASK_HEAD_PKT_CMDQ 0xff
- #define BIT_HEAD_PKT_CMDQ(x) (((x) & BIT_MASK_HEAD_PKT_CMDQ) << BIT_SHIFT_HEAD_PKT_CMDQ)
- #define BIT_GET_HEAD_PKT_CMDQ(x) (((x) >> BIT_SHIFT_HEAD_PKT_CMDQ) & BIT_MASK_HEAD_PKT_CMDQ)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_CMDQ_INFO (Offset 0x0464) */
- #define BIT_SHIFT_HEAD_PKT_CMDQ_V1 0
- #define BIT_MASK_HEAD_PKT_CMDQ_V1 0x7ff
- #define BIT_HEAD_PKT_CMDQ_V1(x) (((x) & BIT_MASK_HEAD_PKT_CMDQ_V1) << BIT_SHIFT_HEAD_PKT_CMDQ_V1)
- #define BIT_GET_HEAD_PKT_CMDQ_V1(x) (((x) >> BIT_SHIFT_HEAD_PKT_CMDQ_V1) & BIT_MASK_HEAD_PKT_CMDQ_V1)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_Q4_INFO (Offset 0x0468) */
- #define BIT_SHIFT_QUEUEMACID_Q4_V1 25
- #define BIT_MASK_QUEUEMACID_Q4_V1 0x7f
- #define BIT_QUEUEMACID_Q4_V1(x) (((x) & BIT_MASK_QUEUEMACID_Q4_V1) << BIT_SHIFT_QUEUEMACID_Q4_V1)
- #define BIT_GET_QUEUEMACID_Q4_V1(x) (((x) >> BIT_SHIFT_QUEUEMACID_Q4_V1) & BIT_MASK_QUEUEMACID_Q4_V1)
- #define BIT_SHIFT_QUEUEAC_Q4_V1 23
- #define BIT_MASK_QUEUEAC_Q4_V1 0x3
- #define BIT_QUEUEAC_Q4_V1(x) (((x) & BIT_MASK_QUEUEAC_Q4_V1) << BIT_SHIFT_QUEUEAC_Q4_V1)
- #define BIT_GET_QUEUEAC_Q4_V1(x) (((x) >> BIT_SHIFT_QUEUEAC_Q4_V1) & BIT_MASK_QUEUEAC_Q4_V1)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_Q4_INFO (Offset 0x0468) */
- #define BIT_TIDEMPTY_Q4_V1 BIT(22)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_Q4_INFO (Offset 0x0468) */
- #define BIT_SHIFT_TAIL_PKT_Q4_V1 15
- #define BIT_MASK_TAIL_PKT_Q4_V1 0xff
- #define BIT_TAIL_PKT_Q4_V1(x) (((x) & BIT_MASK_TAIL_PKT_Q4_V1) << BIT_SHIFT_TAIL_PKT_Q4_V1)
- #define BIT_GET_TAIL_PKT_Q4_V1(x) (((x) >> BIT_SHIFT_TAIL_PKT_Q4_V1) & BIT_MASK_TAIL_PKT_Q4_V1)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_Q4_INFO (Offset 0x0468) */
- #define BIT_SHIFT_TAIL_PKT_Q4_V2 11
- #define BIT_MASK_TAIL_PKT_Q4_V2 0x7ff
- #define BIT_TAIL_PKT_Q4_V2(x) (((x) & BIT_MASK_TAIL_PKT_Q4_V2) << BIT_SHIFT_TAIL_PKT_Q4_V2)
- #define BIT_GET_TAIL_PKT_Q4_V2(x) (((x) >> BIT_SHIFT_TAIL_PKT_Q4_V2) & BIT_MASK_TAIL_PKT_Q4_V2)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_Q4_INFO (Offset 0x0468) */
- #define BIT_SHIFT_PKT_NUM_Q4_V1 8
- #define BIT_MASK_PKT_NUM_Q4_V1 0x7f
- #define BIT_PKT_NUM_Q4_V1(x) (((x) & BIT_MASK_PKT_NUM_Q4_V1) << BIT_SHIFT_PKT_NUM_Q4_V1)
- #define BIT_GET_PKT_NUM_Q4_V1(x) (((x) >> BIT_SHIFT_PKT_NUM_Q4_V1) & BIT_MASK_PKT_NUM_Q4_V1)
- #define BIT_SHIFT_HEAD_PKT_Q4 0
- #define BIT_MASK_HEAD_PKT_Q4 0xff
- #define BIT_HEAD_PKT_Q4(x) (((x) & BIT_MASK_HEAD_PKT_Q4) << BIT_SHIFT_HEAD_PKT_Q4)
- #define BIT_GET_HEAD_PKT_Q4(x) (((x) >> BIT_SHIFT_HEAD_PKT_Q4) & BIT_MASK_HEAD_PKT_Q4)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_Q4_INFO (Offset 0x0468) */
- #define BIT_SHIFT_HEAD_PKT_Q4_V1 0
- #define BIT_MASK_HEAD_PKT_Q4_V1 0x7ff
- #define BIT_HEAD_PKT_Q4_V1(x) (((x) & BIT_MASK_HEAD_PKT_Q4_V1) << BIT_SHIFT_HEAD_PKT_Q4_V1)
- #define BIT_GET_HEAD_PKT_Q4_V1(x) (((x) >> BIT_SHIFT_HEAD_PKT_Q4_V1) & BIT_MASK_HEAD_PKT_Q4_V1)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_Q5_INFO (Offset 0x046C) */
- #define BIT_SHIFT_QUEUEMACID_Q5_V1 25
- #define BIT_MASK_QUEUEMACID_Q5_V1 0x7f
- #define BIT_QUEUEMACID_Q5_V1(x) (((x) & BIT_MASK_QUEUEMACID_Q5_V1) << BIT_SHIFT_QUEUEMACID_Q5_V1)
- #define BIT_GET_QUEUEMACID_Q5_V1(x) (((x) >> BIT_SHIFT_QUEUEMACID_Q5_V1) & BIT_MASK_QUEUEMACID_Q5_V1)
- #define BIT_SHIFT_QUEUEAC_Q5_V1 23
- #define BIT_MASK_QUEUEAC_Q5_V1 0x3
- #define BIT_QUEUEAC_Q5_V1(x) (((x) & BIT_MASK_QUEUEAC_Q5_V1) << BIT_SHIFT_QUEUEAC_Q5_V1)
- #define BIT_GET_QUEUEAC_Q5_V1(x) (((x) >> BIT_SHIFT_QUEUEAC_Q5_V1) & BIT_MASK_QUEUEAC_Q5_V1)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_Q5_INFO (Offset 0x046C) */
- #define BIT_TIDEMPTY_Q5_V1 BIT(22)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_Q5_INFO (Offset 0x046C) */
- #define BIT_SHIFT_TAIL_PKT_Q5_V1 15
- #define BIT_MASK_TAIL_PKT_Q5_V1 0xff
- #define BIT_TAIL_PKT_Q5_V1(x) (((x) & BIT_MASK_TAIL_PKT_Q5_V1) << BIT_SHIFT_TAIL_PKT_Q5_V1)
- #define BIT_GET_TAIL_PKT_Q5_V1(x) (((x) >> BIT_SHIFT_TAIL_PKT_Q5_V1) & BIT_MASK_TAIL_PKT_Q5_V1)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_Q5_INFO (Offset 0x046C) */
- #define BIT_SHIFT_TAIL_PKT_Q5_V2 11
- #define BIT_MASK_TAIL_PKT_Q5_V2 0x7ff
- #define BIT_TAIL_PKT_Q5_V2(x) (((x) & BIT_MASK_TAIL_PKT_Q5_V2) << BIT_SHIFT_TAIL_PKT_Q5_V2)
- #define BIT_GET_TAIL_PKT_Q5_V2(x) (((x) >> BIT_SHIFT_TAIL_PKT_Q5_V2) & BIT_MASK_TAIL_PKT_Q5_V2)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_Q5_INFO (Offset 0x046C) */
- #define BIT_SHIFT_PKT_NUM_Q5_V1 8
- #define BIT_MASK_PKT_NUM_Q5_V1 0x7f
- #define BIT_PKT_NUM_Q5_V1(x) (((x) & BIT_MASK_PKT_NUM_Q5_V1) << BIT_SHIFT_PKT_NUM_Q5_V1)
- #define BIT_GET_PKT_NUM_Q5_V1(x) (((x) >> BIT_SHIFT_PKT_NUM_Q5_V1) & BIT_MASK_PKT_NUM_Q5_V1)
- #define BIT_SHIFT_HEAD_PKT_Q5 0
- #define BIT_MASK_HEAD_PKT_Q5 0xff
- #define BIT_HEAD_PKT_Q5(x) (((x) & BIT_MASK_HEAD_PKT_Q5) << BIT_SHIFT_HEAD_PKT_Q5)
- #define BIT_GET_HEAD_PKT_Q5(x) (((x) >> BIT_SHIFT_HEAD_PKT_Q5) & BIT_MASK_HEAD_PKT_Q5)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_Q5_INFO (Offset 0x046C) */
- #define BIT_SHIFT_HEAD_PKT_Q5_V1 0
- #define BIT_MASK_HEAD_PKT_Q5_V1 0x7ff
- #define BIT_HEAD_PKT_Q5_V1(x) (((x) & BIT_MASK_HEAD_PKT_Q5_V1) << BIT_SHIFT_HEAD_PKT_Q5_V1)
- #define BIT_GET_HEAD_PKT_Q5_V1(x) (((x) >> BIT_SHIFT_HEAD_PKT_Q5_V1) & BIT_MASK_HEAD_PKT_Q5_V1)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_Q6_INFO (Offset 0x0470) */
- #define BIT_SHIFT_QUEUEMACID_Q6_V1 25
- #define BIT_MASK_QUEUEMACID_Q6_V1 0x7f
- #define BIT_QUEUEMACID_Q6_V1(x) (((x) & BIT_MASK_QUEUEMACID_Q6_V1) << BIT_SHIFT_QUEUEMACID_Q6_V1)
- #define BIT_GET_QUEUEMACID_Q6_V1(x) (((x) >> BIT_SHIFT_QUEUEMACID_Q6_V1) & BIT_MASK_QUEUEMACID_Q6_V1)
- #define BIT_SHIFT_QUEUEAC_Q6_V1 23
- #define BIT_MASK_QUEUEAC_Q6_V1 0x3
- #define BIT_QUEUEAC_Q6_V1(x) (((x) & BIT_MASK_QUEUEAC_Q6_V1) << BIT_SHIFT_QUEUEAC_Q6_V1)
- #define BIT_GET_QUEUEAC_Q6_V1(x) (((x) >> BIT_SHIFT_QUEUEAC_Q6_V1) & BIT_MASK_QUEUEAC_Q6_V1)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_Q6_INFO (Offset 0x0470) */
- #define BIT_TIDEMPTY_Q6_V1 BIT(22)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_Q6_INFO (Offset 0x0470) */
- #define BIT_SHIFT_TAIL_PKT_Q6_V1 15
- #define BIT_MASK_TAIL_PKT_Q6_V1 0xff
- #define BIT_TAIL_PKT_Q6_V1(x) (((x) & BIT_MASK_TAIL_PKT_Q6_V1) << BIT_SHIFT_TAIL_PKT_Q6_V1)
- #define BIT_GET_TAIL_PKT_Q6_V1(x) (((x) >> BIT_SHIFT_TAIL_PKT_Q6_V1) & BIT_MASK_TAIL_PKT_Q6_V1)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_Q6_INFO (Offset 0x0470) */
- #define BIT_SHIFT_TAIL_PKT_Q6_V2 11
- #define BIT_MASK_TAIL_PKT_Q6_V2 0x7ff
- #define BIT_TAIL_PKT_Q6_V2(x) (((x) & BIT_MASK_TAIL_PKT_Q6_V2) << BIT_SHIFT_TAIL_PKT_Q6_V2)
- #define BIT_GET_TAIL_PKT_Q6_V2(x) (((x) >> BIT_SHIFT_TAIL_PKT_Q6_V2) & BIT_MASK_TAIL_PKT_Q6_V2)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_Q6_INFO (Offset 0x0470) */
- #define BIT_SHIFT_PKT_NUM_Q6_V1 8
- #define BIT_MASK_PKT_NUM_Q6_V1 0x7f
- #define BIT_PKT_NUM_Q6_V1(x) (((x) & BIT_MASK_PKT_NUM_Q6_V1) << BIT_SHIFT_PKT_NUM_Q6_V1)
- #define BIT_GET_PKT_NUM_Q6_V1(x) (((x) >> BIT_SHIFT_PKT_NUM_Q6_V1) & BIT_MASK_PKT_NUM_Q6_V1)
- #define BIT_SHIFT_HEAD_PKT_Q6 0
- #define BIT_MASK_HEAD_PKT_Q6 0xff
- #define BIT_HEAD_PKT_Q6(x) (((x) & BIT_MASK_HEAD_PKT_Q6) << BIT_SHIFT_HEAD_PKT_Q6)
- #define BIT_GET_HEAD_PKT_Q6(x) (((x) >> BIT_SHIFT_HEAD_PKT_Q6) & BIT_MASK_HEAD_PKT_Q6)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_Q6_INFO (Offset 0x0470) */
- #define BIT_SHIFT_HEAD_PKT_Q6_V1 0
- #define BIT_MASK_HEAD_PKT_Q6_V1 0x7ff
- #define BIT_HEAD_PKT_Q6_V1(x) (((x) & BIT_MASK_HEAD_PKT_Q6_V1) << BIT_SHIFT_HEAD_PKT_Q6_V1)
- #define BIT_GET_HEAD_PKT_Q6_V1(x) (((x) >> BIT_SHIFT_HEAD_PKT_Q6_V1) & BIT_MASK_HEAD_PKT_Q6_V1)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_Q7_INFO (Offset 0x0474) */
- #define BIT_SHIFT_QUEUEMACID_Q7_V1 25
- #define BIT_MASK_QUEUEMACID_Q7_V1 0x7f
- #define BIT_QUEUEMACID_Q7_V1(x) (((x) & BIT_MASK_QUEUEMACID_Q7_V1) << BIT_SHIFT_QUEUEMACID_Q7_V1)
- #define BIT_GET_QUEUEMACID_Q7_V1(x) (((x) >> BIT_SHIFT_QUEUEMACID_Q7_V1) & BIT_MASK_QUEUEMACID_Q7_V1)
- #define BIT_SHIFT_QUEUEAC_Q7_V1 23
- #define BIT_MASK_QUEUEAC_Q7_V1 0x3
- #define BIT_QUEUEAC_Q7_V1(x) (((x) & BIT_MASK_QUEUEAC_Q7_V1) << BIT_SHIFT_QUEUEAC_Q7_V1)
- #define BIT_GET_QUEUEAC_Q7_V1(x) (((x) >> BIT_SHIFT_QUEUEAC_Q7_V1) & BIT_MASK_QUEUEAC_Q7_V1)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_Q7_INFO (Offset 0x0474) */
- #define BIT_TIDEMPTY_Q7_V1 BIT(22)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_Q7_INFO (Offset 0x0474) */
- #define BIT_SHIFT_TAIL_PKT_Q7_V1 15
- #define BIT_MASK_TAIL_PKT_Q7_V1 0xff
- #define BIT_TAIL_PKT_Q7_V1(x) (((x) & BIT_MASK_TAIL_PKT_Q7_V1) << BIT_SHIFT_TAIL_PKT_Q7_V1)
- #define BIT_GET_TAIL_PKT_Q7_V1(x) (((x) >> BIT_SHIFT_TAIL_PKT_Q7_V1) & BIT_MASK_TAIL_PKT_Q7_V1)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_Q7_INFO (Offset 0x0474) */
- #define BIT_SHIFT_TAIL_PKT_Q7_V2 11
- #define BIT_MASK_TAIL_PKT_Q7_V2 0x7ff
- #define BIT_TAIL_PKT_Q7_V2(x) (((x) & BIT_MASK_TAIL_PKT_Q7_V2) << BIT_SHIFT_TAIL_PKT_Q7_V2)
- #define BIT_GET_TAIL_PKT_Q7_V2(x) (((x) >> BIT_SHIFT_TAIL_PKT_Q7_V2) & BIT_MASK_TAIL_PKT_Q7_V2)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_Q7_INFO (Offset 0x0474) */
- #define BIT_SHIFT_PKT_NUM_Q7_V1 8
- #define BIT_MASK_PKT_NUM_Q7_V1 0x7f
- #define BIT_PKT_NUM_Q7_V1(x) (((x) & BIT_MASK_PKT_NUM_Q7_V1) << BIT_SHIFT_PKT_NUM_Q7_V1)
- #define BIT_GET_PKT_NUM_Q7_V1(x) (((x) >> BIT_SHIFT_PKT_NUM_Q7_V1) & BIT_MASK_PKT_NUM_Q7_V1)
- #define BIT_SHIFT_HEAD_PKT_Q7 0
- #define BIT_MASK_HEAD_PKT_Q7 0xff
- #define BIT_HEAD_PKT_Q7(x) (((x) & BIT_MASK_HEAD_PKT_Q7) << BIT_SHIFT_HEAD_PKT_Q7)
- #define BIT_GET_HEAD_PKT_Q7(x) (((x) >> BIT_SHIFT_HEAD_PKT_Q7) & BIT_MASK_HEAD_PKT_Q7)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_Q7_INFO (Offset 0x0474) */
- #define BIT_SHIFT_HEAD_PKT_Q7_V1 0
- #define BIT_MASK_HEAD_PKT_Q7_V1 0x7ff
- #define BIT_HEAD_PKT_Q7_V1(x) (((x) & BIT_MASK_HEAD_PKT_Q7_V1) << BIT_SHIFT_HEAD_PKT_Q7_V1)
- #define BIT_GET_HEAD_PKT_Q7_V1(x) (((x) >> BIT_SHIFT_HEAD_PKT_Q7_V1) & BIT_MASK_HEAD_PKT_Q7_V1)
- /* 2 REG_WMAC_LBK_BUF_HD_V1 (Offset 0x0478) */
- #define BIT_SHIFT_WMAC_LBK_BUF_HEAD_V1 0
- #define BIT_MASK_WMAC_LBK_BUF_HEAD_V1 0xfff
- #define BIT_WMAC_LBK_BUF_HEAD_V1(x) (((x) & BIT_MASK_WMAC_LBK_BUF_HEAD_V1) << BIT_SHIFT_WMAC_LBK_BUF_HEAD_V1)
- #define BIT_GET_WMAC_LBK_BUF_HEAD_V1(x) (((x) >> BIT_SHIFT_WMAC_LBK_BUF_HEAD_V1) & BIT_MASK_WMAC_LBK_BUF_HEAD_V1)
- /* 2 REG_MGQ_BDNY_V1 (Offset 0x047A) */
- #define BIT_SHIFT_MGQ_PGBNDY_V1 0
- #define BIT_MASK_MGQ_PGBNDY_V1 0xfff
- #define BIT_MGQ_PGBNDY_V1(x) (((x) & BIT_MASK_MGQ_PGBNDY_V1) << BIT_SHIFT_MGQ_PGBNDY_V1)
- #define BIT_GET_MGQ_PGBNDY_V1(x) (((x) >> BIT_SHIFT_MGQ_PGBNDY_V1) & BIT_MASK_MGQ_PGBNDY_V1)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_TXRPT_CTRL (Offset 0x047C) */
- #define BIT_SHIFT_SPC_READ_PTR 24
- #define BIT_MASK_SPC_READ_PTR 0xf
- #define BIT_SPC_READ_PTR(x) (((x) & BIT_MASK_SPC_READ_PTR) << BIT_SHIFT_SPC_READ_PTR)
- #define BIT_GET_SPC_READ_PTR(x) (((x) >> BIT_SHIFT_SPC_READ_PTR) & BIT_MASK_SPC_READ_PTR)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_TXRPT_CTRL (Offset 0x047C) */
- #define BIT_SHIFT_TRXRPT_TIMER_TH 24
- #define BIT_MASK_TRXRPT_TIMER_TH 0xff
- #define BIT_TRXRPT_TIMER_TH(x) (((x) & BIT_MASK_TRXRPT_TIMER_TH) << BIT_SHIFT_TRXRPT_TIMER_TH)
- #define BIT_GET_TRXRPT_TIMER_TH(x) (((x) >> BIT_SHIFT_TRXRPT_TIMER_TH) & BIT_MASK_TRXRPT_TIMER_TH)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_TXRPT_CTRL (Offset 0x047C) */
- #define BIT_SHIFT_SPC_WRITE_PTR 16
- #define BIT_MASK_SPC_WRITE_PTR 0xf
- #define BIT_SPC_WRITE_PTR(x) (((x) & BIT_MASK_SPC_WRITE_PTR) << BIT_SHIFT_SPC_WRITE_PTR)
- #define BIT_GET_SPC_WRITE_PTR(x) (((x) >> BIT_SHIFT_SPC_WRITE_PTR) & BIT_MASK_SPC_WRITE_PTR)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_TXRPT_CTRL (Offset 0x047C) */
- #define BIT_SHIFT_TRXRPT_LEN_TH 16
- #define BIT_MASK_TRXRPT_LEN_TH 0xff
- #define BIT_TRXRPT_LEN_TH(x) (((x) & BIT_MASK_TRXRPT_LEN_TH) << BIT_SHIFT_TRXRPT_LEN_TH)
- #define BIT_GET_TRXRPT_LEN_TH(x) (((x) >> BIT_SHIFT_TRXRPT_LEN_TH) & BIT_MASK_TRXRPT_LEN_TH)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_TXRPT_CTRL (Offset 0x047C) */
- #define BIT_SHIFT_AC_READ_PTR 8
- #define BIT_MASK_AC_READ_PTR 0xf
- #define BIT_AC_READ_PTR(x) (((x) & BIT_MASK_AC_READ_PTR) << BIT_SHIFT_AC_READ_PTR)
- #define BIT_GET_AC_READ_PTR(x) (((x) >> BIT_SHIFT_AC_READ_PTR) & BIT_MASK_AC_READ_PTR)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_TXRPT_CTRL (Offset 0x047C) */
- #define BIT_SHIFT_TRXRPT_READ_PTR 8
- #define BIT_MASK_TRXRPT_READ_PTR 0xff
- #define BIT_TRXRPT_READ_PTR(x) (((x) & BIT_MASK_TRXRPT_READ_PTR) << BIT_SHIFT_TRXRPT_READ_PTR)
- #define BIT_GET_TRXRPT_READ_PTR(x) (((x) >> BIT_SHIFT_TRXRPT_READ_PTR) & BIT_MASK_TRXRPT_READ_PTR)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_TXRPT_CTRL (Offset 0x047C) */
- #define BIT_SHIFT_AC_WRITE_PTR 0
- #define BIT_MASK_AC_WRITE_PTR 0xf
- #define BIT_AC_WRITE_PTR(x) (((x) & BIT_MASK_AC_WRITE_PTR) << BIT_SHIFT_AC_WRITE_PTR)
- #define BIT_GET_AC_WRITE_PTR(x) (((x) >> BIT_SHIFT_AC_WRITE_PTR) & BIT_MASK_AC_WRITE_PTR)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_TXRPT_CTRL (Offset 0x047C) */
- #define BIT_SHIFT_TRXRPT_WRITE_PTR 0
- #define BIT_MASK_TRXRPT_WRITE_PTR 0xff
- #define BIT_TRXRPT_WRITE_PTR(x) (((x) & BIT_MASK_TRXRPT_WRITE_PTR) << BIT_SHIFT_TRXRPT_WRITE_PTR)
- #define BIT_GET_TRXRPT_WRITE_PTR(x) (((x) >> BIT_SHIFT_TRXRPT_WRITE_PTR) & BIT_MASK_TRXRPT_WRITE_PTR)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_INIRTS_RATE_SEL (Offset 0x0480) */
- #define BIT_LEAG_RTS_BW_DUP BIT(5)
- /* 2 REG_BASIC_CFEND_RATE (Offset 0x0481) */
- #define BIT_SHIFT_BASIC_CFEND_RATE 0
- #define BIT_MASK_BASIC_CFEND_RATE 0x1f
- #define BIT_BASIC_CFEND_RATE(x) (((x) & BIT_MASK_BASIC_CFEND_RATE) << BIT_SHIFT_BASIC_CFEND_RATE)
- #define BIT_GET_BASIC_CFEND_RATE(x) (((x) >> BIT_SHIFT_BASIC_CFEND_RATE) & BIT_MASK_BASIC_CFEND_RATE)
- /* 2 REG_STBC_CFEND_RATE (Offset 0x0482) */
- #define BIT_SHIFT_STBC_CFEND_RATE 0
- #define BIT_MASK_STBC_CFEND_RATE 0x1f
- #define BIT_STBC_CFEND_RATE(x) (((x) & BIT_MASK_STBC_CFEND_RATE) << BIT_SHIFT_STBC_CFEND_RATE)
- #define BIT_GET_STBC_CFEND_RATE(x) (((x) >> BIT_SHIFT_STBC_CFEND_RATE) & BIT_MASK_STBC_CFEND_RATE)
- /* 2 REG_DATA_SC (Offset 0x0483) */
- #define BIT_SHIFT_TXSC_40M 4
- #define BIT_MASK_TXSC_40M 0xf
- #define BIT_TXSC_40M(x) (((x) & BIT_MASK_TXSC_40M) << BIT_SHIFT_TXSC_40M)
- #define BIT_GET_TXSC_40M(x) (((x) >> BIT_SHIFT_TXSC_40M) & BIT_MASK_TXSC_40M)
- #define BIT_SHIFT_TXSC_20M 0
- #define BIT_MASK_TXSC_20M 0xf
- #define BIT_TXSC_20M(x) (((x) & BIT_MASK_TXSC_20M) << BIT_SHIFT_TXSC_20M)
- #define BIT_GET_TXSC_20M(x) (((x) >> BIT_SHIFT_TXSC_20M) & BIT_MASK_TXSC_20M)
- /* 2 REG_MACID_SLEEP3 (Offset 0x0484) */
- #define BIT_SHIFT_MACID127_96_PKTSLEEP 0
- #define BIT_MASK_MACID127_96_PKTSLEEP 0xffffffffL
- #define BIT_MACID127_96_PKTSLEEP(x) (((x) & BIT_MASK_MACID127_96_PKTSLEEP) << BIT_SHIFT_MACID127_96_PKTSLEEP)
- #define BIT_GET_MACID127_96_PKTSLEEP(x) (((x) >> BIT_SHIFT_MACID127_96_PKTSLEEP) & BIT_MASK_MACID127_96_PKTSLEEP)
- /* 2 REG_MACID_SLEEP1 (Offset 0x0488) */
- #define BIT_SHIFT_MACID63_32_PKTSLEEP 0
- #define BIT_MASK_MACID63_32_PKTSLEEP 0xffffffffL
- #define BIT_MACID63_32_PKTSLEEP(x) (((x) & BIT_MASK_MACID63_32_PKTSLEEP) << BIT_SHIFT_MACID63_32_PKTSLEEP)
- #define BIT_GET_MACID63_32_PKTSLEEP(x) (((x) >> BIT_SHIFT_MACID63_32_PKTSLEEP) & BIT_MASK_MACID63_32_PKTSLEEP)
- /* 2 REG_ARFR2_V1 (Offset 0x048C) */
- #define BIT_SHIFT_ARFR2_V1 0
- #define BIT_MASK_ARFR2_V1 0xffffffffffffffffL
- #define BIT_ARFR2_V1(x) (((x) & BIT_MASK_ARFR2_V1) << BIT_SHIFT_ARFR2_V1)
- #define BIT_GET_ARFR2_V1(x) (((x) >> BIT_SHIFT_ARFR2_V1) & BIT_MASK_ARFR2_V1)
- /* 2 REG_ARFR3_V1 (Offset 0x0494) */
- #define BIT_SHIFT_ARFR3_V1 0
- #define BIT_MASK_ARFR3_V1 0xffffffffffffffffL
- #define BIT_ARFR3_V1(x) (((x) & BIT_MASK_ARFR3_V1) << BIT_SHIFT_ARFR3_V1)
- #define BIT_GET_ARFR3_V1(x) (((x) >> BIT_SHIFT_ARFR3_V1) & BIT_MASK_ARFR3_V1)
- /* 2 REG_ARFR4 (Offset 0x049C) */
- #define BIT_SHIFT_ARFR4 0
- #define BIT_MASK_ARFR4 0xffffffffffffffffL
- #define BIT_ARFR4(x) (((x) & BIT_MASK_ARFR4) << BIT_SHIFT_ARFR4)
- #define BIT_GET_ARFR4(x) (((x) >> BIT_SHIFT_ARFR4) & BIT_MASK_ARFR4)
- /* 2 REG_ARFR5 (Offset 0x04A4) */
- #define BIT_SHIFT_ARFR5 0
- #define BIT_MASK_ARFR5 0xffffffffffffffffL
- #define BIT_ARFR5(x) (((x) & BIT_MASK_ARFR5) << BIT_SHIFT_ARFR5)
- #define BIT_GET_ARFR5(x) (((x) >> BIT_SHIFT_ARFR5) & BIT_MASK_ARFR5)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_TXRPT_START_OFFSET (Offset 0x04AC) */
- #define BIT_SHCUT_PARSE_DASA BIT(25)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_TXRPT_START_OFFSET (Offset 0x04AC) */
- #define BIT_SHIFT_LOC_AMPDU_BURST_CTRL 24
- #define BIT_MASK_LOC_AMPDU_BURST_CTRL 0xff
- #define BIT_LOC_AMPDU_BURST_CTRL(x) (((x) & BIT_MASK_LOC_AMPDU_BURST_CTRL) << BIT_SHIFT_LOC_AMPDU_BURST_CTRL)
- #define BIT_GET_LOC_AMPDU_BURST_CTRL(x) (((x) >> BIT_SHIFT_LOC_AMPDU_BURST_CTRL) & BIT_MASK_LOC_AMPDU_BURST_CTRL)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_TXRPT_START_OFFSET (Offset 0x04AC) */
- #define BIT_SHCUT_BYPASS BIT(24)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT)
- /* 2 REG_TXRPT_START_OFFSET (Offset 0x04AC) */
- #define BIT_SHIFT_R_MUTAB_TXRPT_OFFSET 24
- #define BIT_MASK_R_MUTAB_TXRPT_OFFSET 0xff
- #define BIT_R_MUTAB_TXRPT_OFFSET(x) (((x) & BIT_MASK_R_MUTAB_TXRPT_OFFSET) << BIT_SHIFT_R_MUTAB_TXRPT_OFFSET)
- #define BIT_GET_R_MUTAB_TXRPT_OFFSET(x) (((x) >> BIT_SHIFT_R_MUTAB_TXRPT_OFFSET) & BIT_MASK_R_MUTAB_TXRPT_OFFSET)
- #endif
- #if (HALMAC_8822B_SUPPORT)
- /* 2 REG_TXRPT_START_OFFSET (Offset 0x04AC) */
- #define BIT_SHIFT_MACID_MURATE_OFFSET 24
- #define BIT_MASK_MACID_MURATE_OFFSET 0xff
- #define BIT_MACID_MURATE_OFFSET(x) (((x) & BIT_MASK_MACID_MURATE_OFFSET) << BIT_SHIFT_MACID_MURATE_OFFSET)
- #define BIT_GET_MACID_MURATE_OFFSET(x) (((x) >> BIT_SHIFT_MACID_MURATE_OFFSET) & BIT_MASK_MACID_MURATE_OFFSET)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_TXRPT_START_OFFSET (Offset 0x04AC) */
- #define BIT_SHIFT_LOC_BCN_RPT 16
- #define BIT_MASK_LOC_BCN_RPT 0xff
- #define BIT_LOC_BCN_RPT(x) (((x) & BIT_MASK_LOC_BCN_RPT) << BIT_SHIFT_LOC_BCN_RPT)
- #define BIT_GET_LOC_BCN_RPT(x) (((x) >> BIT_SHIFT_LOC_BCN_RPT) & BIT_MASK_LOC_BCN_RPT)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT)
- /* 2 REG_TXRPT_START_OFFSET (Offset 0x04AC) */
- #define BIT__R_RPTFIFO_1K BIT(16)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_TXRPT_START_OFFSET (Offset 0x04AC) */
- #define BIT_SHIFT_MACID_SHCUT_OFFSET 16
- #define BIT_MASK_MACID_SHCUT_OFFSET 0xff
- #define BIT_MACID_SHCUT_OFFSET(x) (((x) & BIT_MASK_MACID_SHCUT_OFFSET) << BIT_SHIFT_MACID_SHCUT_OFFSET)
- #define BIT_GET_MACID_SHCUT_OFFSET(x) (((x) >> BIT_SHIFT_MACID_SHCUT_OFFSET) & BIT_MASK_MACID_SHCUT_OFFSET)
- #endif
- #if (HALMAC_8822B_SUPPORT)
- /* 2 REG_TXRPT_START_OFFSET (Offset 0x04AC) */
- #define BIT_RPTFIFO_SIZE_OPT BIT(16)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT)
- /* 2 REG_TXRPT_START_OFFSET (Offset 0x04AC) */
- #define BIT_SHIFT_BFRPT_PARA_USERID_SEL 12
- #define BIT_MASK_BFRPT_PARA_USERID_SEL 0x7
- #define BIT_BFRPT_PARA_USERID_SEL(x) (((x) & BIT_MASK_BFRPT_PARA_USERID_SEL) << BIT_SHIFT_BFRPT_PARA_USERID_SEL)
- #define BIT_GET_BFRPT_PARA_USERID_SEL(x) (((x) >> BIT_SHIFT_BFRPT_PARA_USERID_SEL) & BIT_MASK_BFRPT_PARA_USERID_SEL)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_TXRPT_START_OFFSET (Offset 0x04AC) */
- #define BIT_SHIFT_LOC_TXRPT 8
- #define BIT_MASK_LOC_TXRPT 0xff
- #define BIT_LOC_TXRPT(x) (((x) & BIT_MASK_LOC_TXRPT) << BIT_SHIFT_LOC_TXRPT)
- #define BIT_GET_LOC_TXRPT(x) (((x) >> BIT_SHIFT_LOC_TXRPT) & BIT_MASK_LOC_TXRPT)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_TXRPT_START_OFFSET (Offset 0x04AC) */
- #define BIT_SHIFT_MACID_CTRL_OFFSET 8
- #define BIT_MASK_MACID_CTRL_OFFSET 0xff
- #define BIT_MACID_CTRL_OFFSET(x) (((x) & BIT_MASK_MACID_CTRL_OFFSET) << BIT_SHIFT_MACID_CTRL_OFFSET)
- #define BIT_GET_MACID_CTRL_OFFSET(x) (((x) >> BIT_SHIFT_MACID_CTRL_OFFSET) & BIT_MASK_MACID_CTRL_OFFSET)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_TXRPT_START_OFFSET (Offset 0x04AC) */
- #define BIT_SHIFT_LOC_SRFF 0
- #define BIT_MASK_LOC_SRFF 0xff
- #define BIT_LOC_SRFF(x) (((x) & BIT_MASK_LOC_SRFF) << BIT_SHIFT_LOC_SRFF)
- #define BIT_GET_LOC_SRFF(x) (((x) >> BIT_SHIFT_LOC_SRFF) & BIT_MASK_LOC_SRFF)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_TXRPT_START_OFFSET (Offset 0x04AC) */
- #define BIT_SHIFT_AMPDU_TXRPT_OFFSET 0
- #define BIT_MASK_AMPDU_TXRPT_OFFSET 0xff
- #define BIT_AMPDU_TXRPT_OFFSET(x) (((x) & BIT_MASK_AMPDU_TXRPT_OFFSET) << BIT_SHIFT_AMPDU_TXRPT_OFFSET)
- #define BIT_GET_AMPDU_TXRPT_OFFSET(x) (((x) >> BIT_SHIFT_AMPDU_TXRPT_OFFSET) & BIT_MASK_AMPDU_TXRPT_OFFSET)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_TRYING_CNT_TH (Offset 0x04B0) */
- #define BIT_SHIFT_INDEX_15 24
- #define BIT_MASK_INDEX_15 0xff
- #define BIT_INDEX_15(x) (((x) & BIT_MASK_INDEX_15) << BIT_SHIFT_INDEX_15)
- #define BIT_GET_INDEX_15(x) (((x) >> BIT_SHIFT_INDEX_15) & BIT_MASK_INDEX_15)
- #define BIT_SHIFT_INDEX_14 16
- #define BIT_MASK_INDEX_14 0xff
- #define BIT_INDEX_14(x) (((x) & BIT_MASK_INDEX_14) << BIT_SHIFT_INDEX_14)
- #define BIT_GET_INDEX_14(x) (((x) >> BIT_SHIFT_INDEX_14) & BIT_MASK_INDEX_14)
- #define BIT_SHIFT_INDEX_13 8
- #define BIT_MASK_INDEX_13 0xff
- #define BIT_INDEX_13(x) (((x) & BIT_MASK_INDEX_13) << BIT_SHIFT_INDEX_13)
- #define BIT_GET_INDEX_13(x) (((x) >> BIT_SHIFT_INDEX_13) & BIT_MASK_INDEX_13)
- #define BIT_SHIFT_INDEX_12 0
- #define BIT_MASK_INDEX_12 0xff
- #define BIT_INDEX_12(x) (((x) & BIT_MASK_INDEX_12) << BIT_SHIFT_INDEX_12)
- #define BIT_GET_INDEX_12(x) (((x) >> BIT_SHIFT_INDEX_12) & BIT_MASK_INDEX_12)
- #define BIT_SHIFT_RA_TRY_RATE_AGG_LMT 0
- #define BIT_MASK_RA_TRY_RATE_AGG_LMT 0x1f
- #define BIT_RA_TRY_RATE_AGG_LMT(x) (((x) & BIT_MASK_RA_TRY_RATE_AGG_LMT) << BIT_SHIFT_RA_TRY_RATE_AGG_LMT)
- #define BIT_GET_RA_TRY_RATE_AGG_LMT(x) (((x) >> BIT_SHIFT_RA_TRY_RATE_AGG_LMT) & BIT_MASK_RA_TRY_RATE_AGG_LMT)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_POWER_STAGE1 (Offset 0x04B4) */
- #define BIT_PTA_WL_PRI_MASK_CPU_MGQ BIT(31)
- #define BIT_PTA_WL_PRI_MASK_BCNQ BIT(30)
- #define BIT_PTA_WL_PRI_MASK_HIQ BIT(29)
- #define BIT_PTA_WL_PRI_MASK_MGQ BIT(28)
- #define BIT_PTA_WL_PRI_MASK_BK BIT(27)
- #define BIT_PTA_WL_PRI_MASK_BE BIT(26)
- #define BIT_PTA_WL_PRI_MASK_VI BIT(25)
- #define BIT_PTA_WL_PRI_MASK_VO BIT(24)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_POWER_STAGE1 (Offset 0x04B4) */
- #define BIT_SHIFT_POWER_STAGE1 0
- #define BIT_MASK_POWER_STAGE1 0xffffff
- #define BIT_POWER_STAGE1(x) (((x) & BIT_MASK_POWER_STAGE1) << BIT_SHIFT_POWER_STAGE1)
- #define BIT_GET_POWER_STAGE1(x) (((x) >> BIT_SHIFT_POWER_STAGE1) & BIT_MASK_POWER_STAGE1)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_POWER_STAGE2 (Offset 0x04B8) */
- #define BIT__R_CTRL_PKT_POW_ADJ BIT(24)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_POWER_STAGE2 (Offset 0x04B8) */
- #define BIT_SHIFT_POWER_STAGE2 0
- #define BIT_MASK_POWER_STAGE2 0xffffff
- #define BIT_POWER_STAGE2(x) (((x) & BIT_MASK_POWER_STAGE2) << BIT_SHIFT_POWER_STAGE2)
- #define BIT_GET_POWER_STAGE2(x) (((x) >> BIT_SHIFT_POWER_STAGE2) & BIT_MASK_POWER_STAGE2)
- /* 2 REG_SW_AMPDU_BURST_MODE_CTRL (Offset 0x04BC) */
- #define BIT_SHIFT_PAD_NUM_THRES 24
- #define BIT_MASK_PAD_NUM_THRES 0x3f
- #define BIT_PAD_NUM_THRES(x) (((x) & BIT_MASK_PAD_NUM_THRES) << BIT_SHIFT_PAD_NUM_THRES)
- #define BIT_GET_PAD_NUM_THRES(x) (((x) >> BIT_SHIFT_PAD_NUM_THRES) & BIT_MASK_PAD_NUM_THRES)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_SW_AMPDU_BURST_MODE_CTRL (Offset 0x04BC) */
- #define BIT_R_DMA_THIS_QUEUE_BK BIT(23)
- #define BIT_R_DMA_THIS_QUEUE_BE BIT(22)
- #define BIT_R_DMA_THIS_QUEUE_VI BIT(21)
- #define BIT_R_DMA_THIS_QUEUE_VO BIT(20)
- #define BIT_SHIFT_R_TOTAL_LEN_TH 8
- #define BIT_MASK_R_TOTAL_LEN_TH 0xfff
- #define BIT_R_TOTAL_LEN_TH(x) (((x) & BIT_MASK_R_TOTAL_LEN_TH) << BIT_SHIFT_R_TOTAL_LEN_TH)
- #define BIT_GET_R_TOTAL_LEN_TH(x) (((x) >> BIT_SHIFT_R_TOTAL_LEN_TH) & BIT_MASK_R_TOTAL_LEN_TH)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_SW_AMPDU_BURST_MODE_CTRL (Offset 0x04BC) */
- #define BIT_EN_NEW_EARLY BIT(7)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_SW_AMPDU_BURST_MODE_CTRL (Offset 0x04BC) */
- #define BIT_PRE_TX_CMD BIT(6)
- #define BIT_SHIFT_NUM_SCL_EN 4
- #define BIT_MASK_NUM_SCL_EN 0x3
- #define BIT_NUM_SCL_EN(x) (((x) & BIT_MASK_NUM_SCL_EN) << BIT_SHIFT_NUM_SCL_EN)
- #define BIT_GET_NUM_SCL_EN(x) (((x) >> BIT_SHIFT_NUM_SCL_EN) & BIT_MASK_NUM_SCL_EN)
- #define BIT_BK_EN BIT(3)
- #define BIT_BE_EN BIT(2)
- #define BIT_VI_EN BIT(1)
- #define BIT_VO_EN BIT(0)
- /* 2 REG_PKT_LIFE_TIME (Offset 0x04C0) */
- #define BIT_SHIFT_PKT_LIFTIME_BEBK 16
- #define BIT_MASK_PKT_LIFTIME_BEBK 0xffff
- #define BIT_PKT_LIFTIME_BEBK(x) (((x) & BIT_MASK_PKT_LIFTIME_BEBK) << BIT_SHIFT_PKT_LIFTIME_BEBK)
- #define BIT_GET_PKT_LIFTIME_BEBK(x) (((x) >> BIT_SHIFT_PKT_LIFTIME_BEBK) & BIT_MASK_PKT_LIFTIME_BEBK)
- #define BIT_SHIFT_PKT_LIFTIME_VOVI 0
- #define BIT_MASK_PKT_LIFTIME_VOVI 0xffff
- #define BIT_PKT_LIFTIME_VOVI(x) (((x) & BIT_MASK_PKT_LIFTIME_VOVI) << BIT_SHIFT_PKT_LIFTIME_VOVI)
- #define BIT_GET_PKT_LIFTIME_VOVI(x) (((x) >> BIT_SHIFT_PKT_LIFTIME_VOVI) & BIT_MASK_PKT_LIFTIME_VOVI)
- /* 2 REG_STBC_SETTING (Offset 0x04C4) */
- #define BIT_SHIFT_CDEND_TXTIME_L 4
- #define BIT_MASK_CDEND_TXTIME_L 0xf
- #define BIT_CDEND_TXTIME_L(x) (((x) & BIT_MASK_CDEND_TXTIME_L) << BIT_SHIFT_CDEND_TXTIME_L)
- #define BIT_GET_CDEND_TXTIME_L(x) (((x) >> BIT_SHIFT_CDEND_TXTIME_L) & BIT_MASK_CDEND_TXTIME_L)
- #define BIT_SHIFT_NESS 2
- #define BIT_MASK_NESS 0x3
- #define BIT_NESS(x) (((x) & BIT_MASK_NESS) << BIT_SHIFT_NESS)
- #define BIT_GET_NESS(x) (((x) >> BIT_SHIFT_NESS) & BIT_MASK_NESS)
- #define BIT_SHIFT_STBC_CFEND 0
- #define BIT_MASK_STBC_CFEND 0x3
- #define BIT_STBC_CFEND(x) (((x) & BIT_MASK_STBC_CFEND) << BIT_SHIFT_STBC_CFEND)
- #define BIT_GET_STBC_CFEND(x) (((x) >> BIT_SHIFT_STBC_CFEND) & BIT_MASK_STBC_CFEND)
- /* 2 REG_STBC_SETTING2 (Offset 0x04C5) */
- #define BIT_SHIFT_CDEND_TXTIME_H 0
- #define BIT_MASK_CDEND_TXTIME_H 0x1f
- #define BIT_CDEND_TXTIME_H(x) (((x) & BIT_MASK_CDEND_TXTIME_H) << BIT_SHIFT_CDEND_TXTIME_H)
- #define BIT_GET_CDEND_TXTIME_H(x) (((x) >> BIT_SHIFT_CDEND_TXTIME_H) & BIT_MASK_CDEND_TXTIME_H)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_QUEUE_CTRL (Offset 0x04C6) */
- #define BIT_PTA_EDCCA_EN BIT(5)
- #define BIT_PTA_WL_TX_EN BIT(4)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_QUEUE_CTRL (Offset 0x04C6) */
- #define BIT_R_USE_DATA_BW BIT(3)
- #define BIT_TRI_PKT_INT_MODE1 BIT(2)
- #define BIT_TRI_PKT_INT_MODE0 BIT(1)
- #define BIT_ACQ_MODE_SEL BIT(0)
- /* 2 REG_SINGLE_AMPDU_CTRL (Offset 0x04C7) */
- #define BIT_EN_SINGLE_APMDU BIT(7)
- /* 2 REG_PROT_MODE_CTRL (Offset 0x04C8) */
- #define BIT_SHIFT_RTS_MAX_AGG_NUM 24
- #define BIT_MASK_RTS_MAX_AGG_NUM 0x3f
- #define BIT_RTS_MAX_AGG_NUM(x) (((x) & BIT_MASK_RTS_MAX_AGG_NUM) << BIT_SHIFT_RTS_MAX_AGG_NUM)
- #define BIT_GET_RTS_MAX_AGG_NUM(x) (((x) >> BIT_SHIFT_RTS_MAX_AGG_NUM) & BIT_MASK_RTS_MAX_AGG_NUM)
- #define BIT_SHIFT_MAX_AGG_NUM 16
- #define BIT_MASK_MAX_AGG_NUM 0x3f
- #define BIT_MAX_AGG_NUM(x) (((x) & BIT_MASK_MAX_AGG_NUM) << BIT_SHIFT_MAX_AGG_NUM)
- #define BIT_GET_MAX_AGG_NUM(x) (((x) >> BIT_SHIFT_MAX_AGG_NUM) & BIT_MASK_MAX_AGG_NUM)
- #define BIT_SHIFT_RTS_TXTIME_TH 8
- #define BIT_MASK_RTS_TXTIME_TH 0xff
- #define BIT_RTS_TXTIME_TH(x) (((x) & BIT_MASK_RTS_TXTIME_TH) << BIT_SHIFT_RTS_TXTIME_TH)
- #define BIT_GET_RTS_TXTIME_TH(x) (((x) >> BIT_SHIFT_RTS_TXTIME_TH) & BIT_MASK_RTS_TXTIME_TH)
- #define BIT_SHIFT_RTS_LEN_TH 0
- #define BIT_MASK_RTS_LEN_TH 0xff
- #define BIT_RTS_LEN_TH(x) (((x) & BIT_MASK_RTS_LEN_TH) << BIT_SHIFT_RTS_LEN_TH)
- #define BIT_GET_RTS_LEN_TH(x) (((x) >> BIT_SHIFT_RTS_LEN_TH) & BIT_MASK_RTS_LEN_TH)
- /* 2 REG_BAR_MODE_CTRL (Offset 0x04CC) */
- #define BIT_SHIFT_BAR_RTY_LMT 16
- #define BIT_MASK_BAR_RTY_LMT 0x3
- #define BIT_BAR_RTY_LMT(x) (((x) & BIT_MASK_BAR_RTY_LMT) << BIT_SHIFT_BAR_RTY_LMT)
- #define BIT_GET_BAR_RTY_LMT(x) (((x) >> BIT_SHIFT_BAR_RTY_LMT) & BIT_MASK_BAR_RTY_LMT)
- #define BIT_SHIFT_BAR_PKT_TXTIME_TH 8
- #define BIT_MASK_BAR_PKT_TXTIME_TH 0xff
- #define BIT_BAR_PKT_TXTIME_TH(x) (((x) & BIT_MASK_BAR_PKT_TXTIME_TH) << BIT_SHIFT_BAR_PKT_TXTIME_TH)
- #define BIT_GET_BAR_PKT_TXTIME_TH(x) (((x) >> BIT_SHIFT_BAR_PKT_TXTIME_TH) & BIT_MASK_BAR_PKT_TXTIME_TH)
- #define BIT_BAR_EN_V1 BIT(6)
- #define BIT_SHIFT_BAR_PKTNUM_TH_V1 0
- #define BIT_MASK_BAR_PKTNUM_TH_V1 0x3f
- #define BIT_BAR_PKTNUM_TH_V1(x) (((x) & BIT_MASK_BAR_PKTNUM_TH_V1) << BIT_SHIFT_BAR_PKTNUM_TH_V1)
- #define BIT_GET_BAR_PKTNUM_TH_V1(x) (((x) >> BIT_SHIFT_BAR_PKTNUM_TH_V1) & BIT_MASK_BAR_PKTNUM_TH_V1)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_RA_TRY_RATE_AGG_LMT (Offset 0x04CF) */
- #define BIT_SHIFT_RA_TRY_RATE_AGG_LMT_V1 0
- #define BIT_MASK_RA_TRY_RATE_AGG_LMT_V1 0x3f
- #define BIT_RA_TRY_RATE_AGG_LMT_V1(x) (((x) & BIT_MASK_RA_TRY_RATE_AGG_LMT_V1) << BIT_SHIFT_RA_TRY_RATE_AGG_LMT_V1)
- #define BIT_GET_RA_TRY_RATE_AGG_LMT_V1(x) (((x) >> BIT_SHIFT_RA_TRY_RATE_AGG_LMT_V1) & BIT_MASK_RA_TRY_RATE_AGG_LMT_V1)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_MACID_SLEEP2 (Offset 0x04D0) */
- #define BIT_SHIFT_MACID95_64PKTSLEEP 0
- #define BIT_MASK_MACID95_64PKTSLEEP 0xffffffffL
- #define BIT_MACID95_64PKTSLEEP(x) (((x) & BIT_MASK_MACID95_64PKTSLEEP) << BIT_SHIFT_MACID95_64PKTSLEEP)
- #define BIT_GET_MACID95_64PKTSLEEP(x) (((x) >> BIT_SHIFT_MACID95_64PKTSLEEP) & BIT_MASK_MACID95_64PKTSLEEP)
- /* 2 REG_MACID_SLEEP (Offset 0x04D4) */
- #define BIT_SHIFT_MACID31_0_PKTSLEEP 0
- #define BIT_MASK_MACID31_0_PKTSLEEP 0xffffffffL
- #define BIT_MACID31_0_PKTSLEEP(x) (((x) & BIT_MASK_MACID31_0_PKTSLEEP) << BIT_SHIFT_MACID31_0_PKTSLEEP)
- #define BIT_GET_MACID31_0_PKTSLEEP(x) (((x) >> BIT_SHIFT_MACID31_0_PKTSLEEP) & BIT_MASK_MACID31_0_PKTSLEEP)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_HW_SEQ0 (Offset 0x04D8) */
- #define BIT_SHIFT_HW_SSN_SEQ0 0
- #define BIT_MASK_HW_SSN_SEQ0 0xfff
- #define BIT_HW_SSN_SEQ0(x) (((x) & BIT_MASK_HW_SSN_SEQ0) << BIT_SHIFT_HW_SSN_SEQ0)
- #define BIT_GET_HW_SSN_SEQ0(x) (((x) >> BIT_SHIFT_HW_SSN_SEQ0) & BIT_MASK_HW_SSN_SEQ0)
- /* 2 REG_HW_SEQ1 (Offset 0x04DA) */
- #define BIT_SHIFT_HW_SSN_SEQ1 0
- #define BIT_MASK_HW_SSN_SEQ1 0xfff
- #define BIT_HW_SSN_SEQ1(x) (((x) & BIT_MASK_HW_SSN_SEQ1) << BIT_SHIFT_HW_SSN_SEQ1)
- #define BIT_GET_HW_SSN_SEQ1(x) (((x) >> BIT_SHIFT_HW_SSN_SEQ1) & BIT_MASK_HW_SSN_SEQ1)
- /* 2 REG_HW_SEQ2 (Offset 0x04DC) */
- #define BIT_SHIFT_HW_SSN_SEQ2 0
- #define BIT_MASK_HW_SSN_SEQ2 0xfff
- #define BIT_HW_SSN_SEQ2(x) (((x) & BIT_MASK_HW_SSN_SEQ2) << BIT_SHIFT_HW_SSN_SEQ2)
- #define BIT_GET_HW_SSN_SEQ2(x) (((x) >> BIT_SHIFT_HW_SSN_SEQ2) & BIT_MASK_HW_SSN_SEQ2)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_HW_SEQ3 (Offset 0x04DE) */
- #define BIT_SHIFT_CSI_HWSSN_SEL 12
- #define BIT_MASK_CSI_HWSSN_SEL 0x3
- #define BIT_CSI_HWSSN_SEL(x) (((x) & BIT_MASK_CSI_HWSSN_SEL) << BIT_SHIFT_CSI_HWSSN_SEL)
- #define BIT_GET_CSI_HWSSN_SEL(x) (((x) >> BIT_SHIFT_CSI_HWSSN_SEL) & BIT_MASK_CSI_HWSSN_SEL)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_HW_SEQ3 (Offset 0x04DE) */
- #define BIT_SHIFT_HW_SSN_SEQ3 0
- #define BIT_MASK_HW_SSN_SEQ3 0xfff
- #define BIT_HW_SSN_SEQ3(x) (((x) & BIT_MASK_HW_SSN_SEQ3) << BIT_SHIFT_HW_SSN_SEQ3)
- #define BIT_GET_HW_SSN_SEQ3(x) (((x) >> BIT_SHIFT_HW_SSN_SEQ3) & BIT_MASK_HW_SSN_SEQ3)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_CSI_SEQ (Offset 0x04DE) */
- #define BIT_SHIFT_HW_CSI_SEQ 0
- #define BIT_MASK_HW_CSI_SEQ 0xfff
- #define BIT_HW_CSI_SEQ(x) (((x) & BIT_MASK_HW_CSI_SEQ) << BIT_SHIFT_HW_CSI_SEQ)
- #define BIT_GET_HW_CSI_SEQ(x) (((x) >> BIT_SHIFT_HW_CSI_SEQ) & BIT_MASK_HW_CSI_SEQ)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_NULL_PKT_STATUS_V1 (Offset 0x04E0) */
- #define BIT_SHIFT_PTCL_TOTAL_PG_V1 2
- #define BIT_MASK_PTCL_TOTAL_PG_V1 0x1fff
- #define BIT_PTCL_TOTAL_PG_V1(x) (((x) & BIT_MASK_PTCL_TOTAL_PG_V1) << BIT_SHIFT_PTCL_TOTAL_PG_V1)
- #define BIT_GET_PTCL_TOTAL_PG_V1(x) (((x) >> BIT_SHIFT_PTCL_TOTAL_PG_V1) & BIT_MASK_PTCL_TOTAL_PG_V1)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_NULL_PKT_STATUS_V1 (Offset 0x04E0) */
- #define BIT_SHIFT_PTCL_TOTAL_PG_V2 2
- #define BIT_MASK_PTCL_TOTAL_PG_V2 0x3fff
- #define BIT_PTCL_TOTAL_PG_V2(x) (((x) & BIT_MASK_PTCL_TOTAL_PG_V2) << BIT_SHIFT_PTCL_TOTAL_PG_V2)
- #define BIT_GET_PTCL_TOTAL_PG_V2(x) (((x) >> BIT_SHIFT_PTCL_TOTAL_PG_V2) & BIT_MASK_PTCL_TOTAL_PG_V2)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_NULL_PKT_STATUS (Offset 0x04E0) */
- #define BIT_TX_NULL_1 BIT(1)
- #define BIT_TX_NULL_0 BIT(0)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_PTCL_ERR_STATUS (Offset 0x04E2) */
- #define BIT_PTCL_RATE_TABLE_INVALID BIT(7)
- #define BIT_FTM_T2R_ERROR BIT(6)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_PTCL_ERR_STATUS (Offset 0x04E2) */
- #define BIT_PTCL_ERR0 BIT(5)
- #define BIT_PTCL_ERR1 BIT(4)
- #define BIT_PTCL_ERR2 BIT(3)
- #define BIT_PTCL_ERR3 BIT(2)
- #define BIT_PTCL_ERR4 BIT(1)
- #define BIT_PTCL_ERR5 BIT(0)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_NULL_PKT_STATUS_EXTEND (Offset 0x04E3) */
- #define BIT_CLI3_TX_NULL_1 BIT(7)
- #define BIT_CLI3_TX_NULL_0 BIT(6)
- #define BIT_CLI2_TX_NULL_1 BIT(5)
- #define BIT_CLI2_TX_NULL_0 BIT(4)
- #define BIT_CLI1_TX_NULL_1 BIT(3)
- #define BIT_CLI1_TX_NULL_0 BIT(2)
- #define BIT_CLI0_TX_NULL_1 BIT(1)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_PTCL_PKT_NUM (Offset 0x04E3) */
- #define BIT_SHIFT_PTCL_TOTAL_PG 0
- #define BIT_MASK_PTCL_TOTAL_PG 0xff
- #define BIT_PTCL_TOTAL_PG(x) (((x) & BIT_MASK_PTCL_TOTAL_PG) << BIT_SHIFT_PTCL_TOTAL_PG)
- #define BIT_GET_PTCL_TOTAL_PG(x) (((x) >> BIT_SHIFT_PTCL_TOTAL_PG) & BIT_MASK_PTCL_TOTAL_PG)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_NULL_PKT_STATUS_EXTEND (Offset 0x04E3) */
- #define BIT_CLI0_TX_NULL_0 BIT(0)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_TRXRPT_MISS_CNT (Offset 0x04E3) */
- #define BIT_SHIFT_TRXRPT_MISS_CNT 0
- #define BIT_MASK_TRXRPT_MISS_CNT 0x7
- #define BIT_TRXRPT_MISS_CNT(x) (((x) & BIT_MASK_TRXRPT_MISS_CNT) << BIT_SHIFT_TRXRPT_MISS_CNT)
- #define BIT_GET_TRXRPT_MISS_CNT(x) (((x) >> BIT_SHIFT_TRXRPT_MISS_CNT) & BIT_MASK_TRXRPT_MISS_CNT)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_VIDEO_ENHANCEMENT_FUN (Offset 0x04E4) */
- #define BIT_VIDEO_JUST_DROP BIT(1)
- #define BIT_VIDEO_ENHANCEMENT_FUN_EN BIT(0)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_BT_POLLUTE_PKT_CNT (Offset 0x04E8) */
- #define BIT_SHIFT_BT_POLLUTE_PKT_CNT 0
- #define BIT_MASK_BT_POLLUTE_PKT_CNT 0xffff
- #define BIT_BT_POLLUTE_PKT_CNT(x) (((x) & BIT_MASK_BT_POLLUTE_PKT_CNT) << BIT_SHIFT_BT_POLLUTE_PKT_CNT)
- #define BIT_GET_BT_POLLUTE_PKT_CNT(x) (((x) >> BIT_SHIFT_BT_POLLUTE_PKT_CNT) & BIT_MASK_BT_POLLUTE_PKT_CNT)
- /* 2 REG_PTCL_DBG (Offset 0x04EC) */
- #define BIT_SHIFT_PTCL_DBG 0
- #define BIT_MASK_PTCL_DBG 0xffffffffL
- #define BIT_PTCL_DBG(x) (((x) & BIT_MASK_PTCL_DBG) << BIT_SHIFT_PTCL_DBG)
- #define BIT_GET_PTCL_DBG(x) (((x) >> BIT_SHIFT_PTCL_DBG) & BIT_MASK_PTCL_DBG)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_PTCL_TX_RPT (Offset 0x04F0) */
- #define BIT_SHIFT_AC_TX_RPT_INFO 0
- #define BIT_MASK_AC_TX_RPT_INFO 0xffffffffffffffffL
- #define BIT_AC_TX_RPT_INFO(x) (((x) & BIT_MASK_AC_TX_RPT_INFO) << BIT_SHIFT_AC_TX_RPT_INFO)
- #define BIT_GET_AC_TX_RPT_INFO(x) (((x) >> BIT_SHIFT_AC_TX_RPT_INFO) & BIT_MASK_AC_TX_RPT_INFO)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_TXOP_EXTRA_CTRL (Offset 0x04F0) */
- #define BIT_TXOP_EFFICIENCY_EN BIT(0)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_CPUMGQ_TIMER_CTRL2 (Offset 0x04F4) */
- #define BIT_QUEUE_MACID_AC_NOT_THE_SAME BIT(31)
- #define BIT_SHIFT_GTAB_ID 28
- #define BIT_MASK_GTAB_ID 0x7
- #define BIT_GTAB_ID(x) (((x) & BIT_MASK_GTAB_ID) << BIT_SHIFT_GTAB_ID)
- #define BIT_GET_GTAB_ID(x) (((x) >> BIT_SHIFT_GTAB_ID) & BIT_MASK_GTAB_ID)
- #define BIT_SHIFT_TRI_HEAD_ADDR 16
- #define BIT_MASK_TRI_HEAD_ADDR 0xfff
- #define BIT_TRI_HEAD_ADDR(x) (((x) & BIT_MASK_TRI_HEAD_ADDR) << BIT_SHIFT_TRI_HEAD_ADDR)
- #define BIT_GET_TRI_HEAD_ADDR(x) (((x) >> BIT_SHIFT_TRI_HEAD_ADDR) & BIT_MASK_TRI_HEAD_ADDR)
- #define BIT_QUEUE_MACID_AC_NOT_THE_SAME_V1 BIT(15)
- #define BIT_SHIFT_GTAB_ID_V1 12
- #define BIT_MASK_GTAB_ID_V1 0x7
- #define BIT_GTAB_ID_V1(x) (((x) & BIT_MASK_GTAB_ID_V1) << BIT_SHIFT_GTAB_ID_V1)
- #define BIT_GET_GTAB_ID_V1(x) (((x) >> BIT_SHIFT_GTAB_ID_V1) & BIT_MASK_GTAB_ID_V1)
- #define BIT_DROP_TH_EN BIT(8)
- #define BIT_SHIFT_DROP_TH 0
- #define BIT_MASK_DROP_TH 0xff
- #define BIT_DROP_TH(x) (((x) & BIT_MASK_DROP_TH) << BIT_SHIFT_DROP_TH)
- #define BIT_GET_DROP_TH(x) (((x) >> BIT_SHIFT_DROP_TH) & BIT_MASK_DROP_TH)
- #endif
- #if (HALMAC_8192E_SUPPORT)
- /* 2 REG_DUMMY_PAGE4 (Offset 0x04FC) */
- #define BIT_MOREDATA_CTRL2_EN BIT(19)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_DUMMY_PAGE4 (Offset 0x04FC) */
- #define BIT_MOREDATA_CTRL2_EN_V2 BIT(19)
- #endif
- #if (HALMAC_8192E_SUPPORT)
- /* 2 REG_DUMMY_PAGE4 (Offset 0x04FC) */
- #define BIT_MOREDATA_CTRL1_EN BIT(18)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_DUMMY_PAGE4 (Offset 0x04FC) */
- #define BIT_MOREDATA_CTRL1_EN_V2 BIT(18)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_DUMMY_PAGE4 (Offset 0x04FC) */
- #define BIT_EN_BCN_TRXRPT BIT(17)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_DUMMY_PAGE4 (Offset 0x04FC) */
- #define BIT_PKTIN_MOREDATA_REPLACE_ENABLE BIT(16)
- #endif
- #if (HALMAC_8822B_SUPPORT)
- /* 2 REG_DUMMY_PAGE4_V1 (Offset 0x04FC) */
- #define BIT_BCN_EN_EXTHWSEQ BIT(1)
- #define BIT_BCN_EN_HWSEQ BIT(0)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_MOREDATA (Offset 0x04FE) */
- #define BIT_MOREDATA_CTRL2_EN_V1 BIT(3)
- #define BIT_MOREDATA_CTRL1_EN_V1 BIT(2)
- #define BIT_PKTIN_MOREDATA_REPLACE_ENABLE_V1 BIT(0)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_EDCA_VO_PARAM (Offset 0x0500) */
- #define BIT_SHIFT_TXOPLIMIT 16
- #define BIT_MASK_TXOPLIMIT 0x7ff
- #define BIT_TXOPLIMIT(x) (((x) & BIT_MASK_TXOPLIMIT) << BIT_SHIFT_TXOPLIMIT)
- #define BIT_GET_TXOPLIMIT(x) (((x) >> BIT_SHIFT_TXOPLIMIT) & BIT_MASK_TXOPLIMIT)
- #define BIT_SHIFT_CW 8
- #define BIT_MASK_CW 0xff
- #define BIT_CW(x) (((x) & BIT_MASK_CW) << BIT_SHIFT_CW)
- #define BIT_GET_CW(x) (((x) >> BIT_SHIFT_CW) & BIT_MASK_CW)
- #define BIT_SHIFT_AIFS 0
- #define BIT_MASK_AIFS 0xff
- #define BIT_AIFS(x) (((x) & BIT_MASK_AIFS) << BIT_SHIFT_AIFS)
- #define BIT_GET_AIFS(x) (((x) >> BIT_SHIFT_AIFS) & BIT_MASK_AIFS)
- /* 2 REG_BCNTCFG (Offset 0x0510) */
- #define BIT_SHIFT_BCNCW_MAX 12
- #define BIT_MASK_BCNCW_MAX 0xf
- #define BIT_BCNCW_MAX(x) (((x) & BIT_MASK_BCNCW_MAX) << BIT_SHIFT_BCNCW_MAX)
- #define BIT_GET_BCNCW_MAX(x) (((x) >> BIT_SHIFT_BCNCW_MAX) & BIT_MASK_BCNCW_MAX)
- #define BIT_SHIFT_BCNCW_MIN 8
- #define BIT_MASK_BCNCW_MIN 0xf
- #define BIT_BCNCW_MIN(x) (((x) & BIT_MASK_BCNCW_MIN) << BIT_SHIFT_BCNCW_MIN)
- #define BIT_GET_BCNCW_MIN(x) (((x) >> BIT_SHIFT_BCNCW_MIN) & BIT_MASK_BCNCW_MIN)
- #define BIT_SHIFT_BCNIFS 0
- #define BIT_MASK_BCNIFS 0xff
- #define BIT_BCNIFS(x) (((x) & BIT_MASK_BCNIFS) << BIT_SHIFT_BCNIFS)
- #define BIT_GET_BCNIFS(x) (((x) >> BIT_SHIFT_BCNIFS) & BIT_MASK_BCNIFS)
- /* 2 REG_PIFS (Offset 0x0512) */
- #define BIT_SHIFT_PIFS 0
- #define BIT_MASK_PIFS 0xff
- #define BIT_PIFS(x) (((x) & BIT_MASK_PIFS) << BIT_SHIFT_PIFS)
- #define BIT_GET_PIFS(x) (((x) >> BIT_SHIFT_PIFS) & BIT_MASK_PIFS)
- /* 2 REG_RDG_PIFS (Offset 0x0513) */
- #define BIT_SHIFT_RDG_PIFS 0
- #define BIT_MASK_RDG_PIFS 0xff
- #define BIT_RDG_PIFS(x) (((x) & BIT_MASK_RDG_PIFS) << BIT_SHIFT_RDG_PIFS)
- #define BIT_GET_RDG_PIFS(x) (((x) >> BIT_SHIFT_RDG_PIFS) & BIT_MASK_RDG_PIFS)
- /* 2 REG_SIFS (Offset 0x0514) */
- #define BIT_SHIFT_SIFS_OFDM_TRX 24
- #define BIT_MASK_SIFS_OFDM_TRX 0xff
- #define BIT_SIFS_OFDM_TRX(x) (((x) & BIT_MASK_SIFS_OFDM_TRX) << BIT_SHIFT_SIFS_OFDM_TRX)
- #define BIT_GET_SIFS_OFDM_TRX(x) (((x) >> BIT_SHIFT_SIFS_OFDM_TRX) & BIT_MASK_SIFS_OFDM_TRX)
- #define BIT_SHIFT_SIFS_CCK_TRX 16
- #define BIT_MASK_SIFS_CCK_TRX 0xff
- #define BIT_SIFS_CCK_TRX(x) (((x) & BIT_MASK_SIFS_CCK_TRX) << BIT_SHIFT_SIFS_CCK_TRX)
- #define BIT_GET_SIFS_CCK_TRX(x) (((x) >> BIT_SHIFT_SIFS_CCK_TRX) & BIT_MASK_SIFS_CCK_TRX)
- #define BIT_SHIFT_SIFS_OFDM_CTX 8
- #define BIT_MASK_SIFS_OFDM_CTX 0xff
- #define BIT_SIFS_OFDM_CTX(x) (((x) & BIT_MASK_SIFS_OFDM_CTX) << BIT_SHIFT_SIFS_OFDM_CTX)
- #define BIT_GET_SIFS_OFDM_CTX(x) (((x) >> BIT_SHIFT_SIFS_OFDM_CTX) & BIT_MASK_SIFS_OFDM_CTX)
- #define BIT_SHIFT_SIFS_CCK_CTX 0
- #define BIT_MASK_SIFS_CCK_CTX 0xff
- #define BIT_SIFS_CCK_CTX(x) (((x) & BIT_MASK_SIFS_CCK_CTX) << BIT_SHIFT_SIFS_CCK_CTX)
- #define BIT_GET_SIFS_CCK_CTX(x) (((x) >> BIT_SHIFT_SIFS_CCK_CTX) & BIT_MASK_SIFS_CCK_CTX)
- /* 2 REG_TSFTR_SYN_OFFSET (Offset 0x0518) */
- #define BIT_SHIFT_TSFTR_SNC_OFFSET 0
- #define BIT_MASK_TSFTR_SNC_OFFSET 0xffff
- #define BIT_TSFTR_SNC_OFFSET(x) (((x) & BIT_MASK_TSFTR_SNC_OFFSET) << BIT_SHIFT_TSFTR_SNC_OFFSET)
- #define BIT_GET_TSFTR_SNC_OFFSET(x) (((x) >> BIT_SHIFT_TSFTR_SNC_OFFSET) & BIT_MASK_TSFTR_SNC_OFFSET)
- /* 2 REG_AGGR_BREAK_TIME (Offset 0x051A) */
- #define BIT_SHIFT_AGGR_BK_TIME 0
- #define BIT_MASK_AGGR_BK_TIME 0xff
- #define BIT_AGGR_BK_TIME(x) (((x) & BIT_MASK_AGGR_BK_TIME) << BIT_SHIFT_AGGR_BK_TIME)
- #define BIT_GET_AGGR_BK_TIME(x) (((x) >> BIT_SHIFT_AGGR_BK_TIME) & BIT_MASK_AGGR_BK_TIME)
- /* 2 REG_SLOT (Offset 0x051B) */
- #define BIT_SHIFT_SLOT 0
- #define BIT_MASK_SLOT 0xff
- #define BIT_SLOT(x) (((x) & BIT_MASK_SLOT) << BIT_SHIFT_SLOT)
- #define BIT_GET_SLOT(x) (((x) >> BIT_SHIFT_SLOT) & BIT_MASK_SLOT)
- /* 2 REG_TX_PTCL_CTRL (Offset 0x0520) */
- #define BIT_DIS_EDCCA BIT(15)
- #define BIT_DIS_CCA BIT(14)
- #define BIT_LSIG_TXOP_TXCMD_NAV BIT(13)
- #define BIT_SIFS_BK_EN BIT(12)
- #define BIT_SHIFT_TXQ_NAV_MSK 8
- #define BIT_MASK_TXQ_NAV_MSK 0xf
- #define BIT_TXQ_NAV_MSK(x) (((x) & BIT_MASK_TXQ_NAV_MSK) << BIT_SHIFT_TXQ_NAV_MSK)
- #define BIT_GET_TXQ_NAV_MSK(x) (((x) >> BIT_SHIFT_TXQ_NAV_MSK) & BIT_MASK_TXQ_NAV_MSK)
- #define BIT_DIS_CW BIT(7)
- #define BIT_NAV_END_TXOP BIT(6)
- #define BIT_RDG_END_TXOP BIT(5)
- #define BIT_AC_INBCN_HOLD BIT(4)
- #define BIT_MGTQ_TXOP_EN BIT(3)
- #define BIT_MGTQ_RTSMF_EN BIT(2)
- #define BIT_HIQ_RTSMF_EN BIT(1)
- #define BIT_BCN_RTSMF_EN BIT(0)
- /* 2 REG_TXPAUSE (Offset 0x0522) */
- #define BIT_STOP_BCN_HI_MGT BIT(7)
- #define BIT_MAC_STOPBCNQ BIT(6)
- #define BIT_MAC_STOPHIQ BIT(5)
- #define BIT_MAC_STOPMGQ BIT(4)
- #define BIT_MAC_STOPBK BIT(3)
- #define BIT_MAC_STOPBE BIT(2)
- #define BIT_MAC_STOPVI BIT(1)
- #define BIT_MAC_STOPVO BIT(0)
- /* 2 REG_DIS_TXREQ_CLR (Offset 0x0523) */
- #define BIT_DIS_BT_CCA BIT(7)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_DIS_TXREQ_CLR (Offset 0x0523) */
- #define BIT_DIS_TXREQ_CLR_CPUMGQ BIT(6)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_DIS_TXREQ_CLR (Offset 0x0523) */
- #define BIT_DIS_TXREQ_CLR_HI BIT(5)
- #define BIT_DIS_TXREQ_CLR_MGQ BIT(4)
- #define BIT_DIS_TXREQ_CLR_VO BIT(3)
- #define BIT_DIS_TXREQ_CLR_VI BIT(2)
- #define BIT_DIS_TXREQ_CLR_BE BIT(1)
- #define BIT_DIS_TXREQ_CLR_BK BIT(0)
- /* 2 REG_RD_CTRL (Offset 0x0524) */
- #define BIT_EN_CLR_TXREQ_INCCA BIT(15)
- #define BIT_DIS_TX_OVER_BCNQ BIT(14)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_RD_CTRL (Offset 0x0524) */
- #define BIT_EN_BCNERR_INCCCA BIT(13)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_RD_CTRL (Offset 0x0524) */
- #define BIT_EN_BCNERR_INCCA BIT(13)
- #define BIT_EN_BCNERR_INEDCCA BIT(12)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_RD_CTRL (Offset 0x0524) */
- #define BIT_EDCCA_MSK_CNTDOWN_EN BIT(11)
- #define BIT_DIS_TXOP_CFE BIT(10)
- #define BIT_DIS_LSIG_CFE BIT(9)
- #define BIT_DIS_STBC_CFE BIT(8)
- #define BIT_BKQ_RD_INIT_EN BIT(7)
- #define BIT_BEQ_RD_INIT_EN BIT(6)
- #define BIT_VIQ_RD_INIT_EN BIT(5)
- #define BIT_VOQ_RD_INIT_EN BIT(4)
- #define BIT_BKQ_RD_RESP_EN BIT(3)
- #define BIT_BEQ_RD_RESP_EN BIT(2)
- #define BIT_VIQ_RD_RESP_EN BIT(1)
- #define BIT_VOQ_RD_RESP_EN BIT(0)
- /* 2 REG_MBSSID_CTRL (Offset 0x0526) */
- #define BIT_MBID_BCNQ7_EN BIT(7)
- #define BIT_MBID_BCNQ6_EN BIT(6)
- #define BIT_MBID_BCNQ5_EN BIT(5)
- #define BIT_MBID_BCNQ4_EN BIT(4)
- #define BIT_MBID_BCNQ3_EN BIT(3)
- #define BIT_MBID_BCNQ2_EN BIT(2)
- #define BIT_MBID_BCNQ1_EN BIT(1)
- #define BIT_MBID_BCNQ0_EN BIT(0)
- /* 2 REG_P2PPS_CTRL (Offset 0x0527) */
- #define BIT_P2P_CTW_ALLSTASLEEP BIT(7)
- #define BIT_P2P_OFF_DISTX_EN BIT(6)
- #define BIT_PWR_MGT_EN BIT(5)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_P2PPS_CTRL (Offset 0x0527) */
- #define BIT_P2P_BCN_AREA_EN BIT(4)
- #define BIT_P2P_CTWND_EN BIT(3)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_P2PPS_CTRL (Offset 0x0527) */
- #define BIT_P2P_NOA1_EN BIT(2)
- #define BIT_P2P_NOA0_EN BIT(1)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_P2PPS_CTRL (Offset 0x0527) */
- #define BIT_P2P_BCN_SEL BIT(0)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_PKT_LIFETIME_CTRL (Offset 0x0528) */
- #define BIT_EN_P2P_CTWND1 BIT(23)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_PKT_LIFETIME_CTRL (Offset 0x0528) */
- #define BIT_EN_TBTT_AREA_FOR_BB BIT(23)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_PKT_LIFETIME_CTRL (Offset 0x0528) */
- #define BIT_EN_BKF_CLR_TXREQ BIT(22)
- #define BIT_EN_TSFBIT32_RST_P2P BIT(21)
- #define BIT_EN_BCN_TX_BTCCA BIT(20)
- #define BIT_DIS_PKT_TX_ATIM BIT(19)
- #define BIT_DIS_BCN_DIS_CTN BIT(18)
- #define BIT_EN_NAVEND_RST_TXOP BIT(17)
- #define BIT_EN_FILTER_CCA BIT(16)
- #define BIT_SHIFT_CCA_FILTER_THRS 8
- #define BIT_MASK_CCA_FILTER_THRS 0xff
- #define BIT_CCA_FILTER_THRS(x) (((x) & BIT_MASK_CCA_FILTER_THRS) << BIT_SHIFT_CCA_FILTER_THRS)
- #define BIT_GET_CCA_FILTER_THRS(x) (((x) >> BIT_SHIFT_CCA_FILTER_THRS) & BIT_MASK_CCA_FILTER_THRS)
- #define BIT_SHIFT_EDCCA_THRS 0
- #define BIT_MASK_EDCCA_THRS 0xff
- #define BIT_EDCCA_THRS(x) (((x) & BIT_MASK_EDCCA_THRS) << BIT_SHIFT_EDCCA_THRS)
- #define BIT_GET_EDCCA_THRS(x) (((x) >> BIT_SHIFT_EDCCA_THRS) & BIT_MASK_EDCCA_THRS)
- /* 2 REG_P2PPS_SPEC_STATE (Offset 0x052B) */
- #define BIT_SPEC_POWER_STATE BIT(7)
- #define BIT_SPEC_CTWINDOW_ON BIT(6)
- #define BIT_SPEC_BEACON_AREA_ON BIT(5)
- #define BIT_SPEC_CTWIN_EARLY_DISTX BIT(4)
- #define BIT_SPEC_NOA1_OFF_PERIOD BIT(3)
- #define BIT_SPEC_FORCE_DOZE1 BIT(2)
- #define BIT_SPEC_NOA0_OFF_PERIOD BIT(1)
- #define BIT_SPEC_FORCE_DOZE0 BIT(0)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_QUEUE_INCOL_THR (Offset 0x0538) */
- #define BIT_SHIFT_BK_QUEUE_THR 24
- #define BIT_MASK_BK_QUEUE_THR 0xff
- #define BIT_BK_QUEUE_THR(x) (((x) & BIT_MASK_BK_QUEUE_THR) << BIT_SHIFT_BK_QUEUE_THR)
- #define BIT_GET_BK_QUEUE_THR(x) (((x) >> BIT_SHIFT_BK_QUEUE_THR) & BIT_MASK_BK_QUEUE_THR)
- #define BIT_SHIFT_BE_QUEUE_THR 16
- #define BIT_MASK_BE_QUEUE_THR 0xff
- #define BIT_BE_QUEUE_THR(x) (((x) & BIT_MASK_BE_QUEUE_THR) << BIT_SHIFT_BE_QUEUE_THR)
- #define BIT_GET_BE_QUEUE_THR(x) (((x) >> BIT_SHIFT_BE_QUEUE_THR) & BIT_MASK_BE_QUEUE_THR)
- #define BIT_SHIFT_VI_QUEUE_THR 8
- #define BIT_MASK_VI_QUEUE_THR 0xff
- #define BIT_VI_QUEUE_THR(x) (((x) & BIT_MASK_VI_QUEUE_THR) << BIT_SHIFT_VI_QUEUE_THR)
- #define BIT_GET_VI_QUEUE_THR(x) (((x) >> BIT_SHIFT_VI_QUEUE_THR) & BIT_MASK_VI_QUEUE_THR)
- #define BIT_SHIFT_VO_QUEUE_THR 0
- #define BIT_MASK_VO_QUEUE_THR 0xff
- #define BIT_VO_QUEUE_THR(x) (((x) & BIT_MASK_VO_QUEUE_THR) << BIT_SHIFT_VO_QUEUE_THR)
- #define BIT_GET_VO_QUEUE_THR(x) (((x) >> BIT_SHIFT_VO_QUEUE_THR) & BIT_MASK_VO_QUEUE_THR)
- /* 2 REG_QUEUE_INCOL_EN (Offset 0x053C) */
- #define BIT_QUEUE_INCOL_EN BIT(16)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_QUEUE_INCOL_EN (Offset 0x053C) */
- #define BIT_SHIFT_BK_TRIGGER_NUM_V1 12
- #define BIT_MASK_BK_TRIGGER_NUM_V1 0xf
- #define BIT_BK_TRIGGER_NUM_V1(x) (((x) & BIT_MASK_BK_TRIGGER_NUM_V1) << BIT_SHIFT_BK_TRIGGER_NUM_V1)
- #define BIT_GET_BK_TRIGGER_NUM_V1(x) (((x) >> BIT_SHIFT_BK_TRIGGER_NUM_V1) & BIT_MASK_BK_TRIGGER_NUM_V1)
- #endif
- #if (HALMAC_8822B_SUPPORT)
- /* 2 REG_QUEUE_INCOL_EN (Offset 0x053C) */
- #define BIT_SHIFT_BE_TRIGGER_NUM 12
- #define BIT_MASK_BE_TRIGGER_NUM 0xf
- #define BIT_BE_TRIGGER_NUM(x) (((x) & BIT_MASK_BE_TRIGGER_NUM) << BIT_SHIFT_BE_TRIGGER_NUM)
- #define BIT_GET_BE_TRIGGER_NUM(x) (((x) >> BIT_SHIFT_BE_TRIGGER_NUM) & BIT_MASK_BE_TRIGGER_NUM)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_QUEUE_INCOL_EN (Offset 0x053C) */
- #define BIT_SHIFT_BE_TRIGGER_NUM_V1 8
- #define BIT_MASK_BE_TRIGGER_NUM_V1 0xf
- #define BIT_BE_TRIGGER_NUM_V1(x) (((x) & BIT_MASK_BE_TRIGGER_NUM_V1) << BIT_SHIFT_BE_TRIGGER_NUM_V1)
- #define BIT_GET_BE_TRIGGER_NUM_V1(x) (((x) >> BIT_SHIFT_BE_TRIGGER_NUM_V1) & BIT_MASK_BE_TRIGGER_NUM_V1)
- #endif
- #if (HALMAC_8822B_SUPPORT)
- /* 2 REG_QUEUE_INCOL_EN (Offset 0x053C) */
- #define BIT_SHIFT_BK_TRIGGER_NUM 8
- #define BIT_MASK_BK_TRIGGER_NUM 0xf
- #define BIT_BK_TRIGGER_NUM(x) (((x) & BIT_MASK_BK_TRIGGER_NUM) << BIT_SHIFT_BK_TRIGGER_NUM)
- #define BIT_GET_BK_TRIGGER_NUM(x) (((x) >> BIT_SHIFT_BK_TRIGGER_NUM) & BIT_MASK_BK_TRIGGER_NUM)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_QUEUE_INCOL_EN (Offset 0x053C) */
- #define BIT_SHIFT_VI_TRIGGER_NUM 4
- #define BIT_MASK_VI_TRIGGER_NUM 0xf
- #define BIT_VI_TRIGGER_NUM(x) (((x) & BIT_MASK_VI_TRIGGER_NUM) << BIT_SHIFT_VI_TRIGGER_NUM)
- #define BIT_GET_VI_TRIGGER_NUM(x) (((x) >> BIT_SHIFT_VI_TRIGGER_NUM) & BIT_MASK_VI_TRIGGER_NUM)
- #define BIT_SHIFT_VO_TRIGGER_NUM 0
- #define BIT_MASK_VO_TRIGGER_NUM 0xf
- #define BIT_VO_TRIGGER_NUM(x) (((x) & BIT_MASK_VO_TRIGGER_NUM) << BIT_SHIFT_VO_TRIGGER_NUM)
- #define BIT_GET_VO_TRIGGER_NUM(x) (((x) >> BIT_SHIFT_VO_TRIGGER_NUM) & BIT_MASK_VO_TRIGGER_NUM)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_TBTT_PROHIBIT (Offset 0x0540) */
- #define BIT_SHIFT_TBTT_HOLD_TIME_AP 8
- #define BIT_MASK_TBTT_HOLD_TIME_AP 0xfff
- #define BIT_TBTT_HOLD_TIME_AP(x) (((x) & BIT_MASK_TBTT_HOLD_TIME_AP) << BIT_SHIFT_TBTT_HOLD_TIME_AP)
- #define BIT_GET_TBTT_HOLD_TIME_AP(x) (((x) >> BIT_SHIFT_TBTT_HOLD_TIME_AP) & BIT_MASK_TBTT_HOLD_TIME_AP)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_TBTT_PROHIBIT (Offset 0x0540) */
- #define BIT_SHIFT_TBTT_HOLD_TIME_INFRA 4
- #define BIT_MASK_TBTT_HOLD_TIME_INFRA 0xf
- #define BIT_TBTT_HOLD_TIME_INFRA(x) (((x) & BIT_MASK_TBTT_HOLD_TIME_INFRA) << BIT_SHIFT_TBTT_HOLD_TIME_INFRA)
- #define BIT_GET_TBTT_HOLD_TIME_INFRA(x) (((x) >> BIT_SHIFT_TBTT_HOLD_TIME_INFRA) & BIT_MASK_TBTT_HOLD_TIME_INFRA)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_TBTT_PROHIBIT (Offset 0x0540) */
- #define BIT_SHIFT_TBTT_PROHIBIT_SETUP 0
- #define BIT_MASK_TBTT_PROHIBIT_SETUP 0xf
- #define BIT_TBTT_PROHIBIT_SETUP(x) (((x) & BIT_MASK_TBTT_PROHIBIT_SETUP) << BIT_SHIFT_TBTT_PROHIBIT_SETUP)
- #define BIT_GET_TBTT_PROHIBIT_SETUP(x) (((x) >> BIT_SHIFT_TBTT_PROHIBIT_SETUP) & BIT_MASK_TBTT_PROHIBIT_SETUP)
- /* 2 REG_P2PPS_STATE (Offset 0x0543) */
- #define BIT_POWER_STATE BIT(7)
- #define BIT_CTWINDOW_ON BIT(6)
- #define BIT_BEACON_AREA_ON BIT(5)
- #define BIT_CTWIN_EARLY_DISTX BIT(4)
- #define BIT_NOA1_OFF_PERIOD BIT(3)
- #define BIT_FORCE_DOZE1 BIT(2)
- #define BIT_NOA0_OFF_PERIOD BIT(1)
- #define BIT_FORCE_DOZE0 BIT(0)
- /* 2 REG_RD_NAV_NXT (Offset 0x0544) */
- #define BIT_SHIFT_RD_NAV_PROT_NXT 0
- #define BIT_MASK_RD_NAV_PROT_NXT 0xffff
- #define BIT_RD_NAV_PROT_NXT(x) (((x) & BIT_MASK_RD_NAV_PROT_NXT) << BIT_SHIFT_RD_NAV_PROT_NXT)
- #define BIT_GET_RD_NAV_PROT_NXT(x) (((x) >> BIT_SHIFT_RD_NAV_PROT_NXT) & BIT_MASK_RD_NAV_PROT_NXT)
- /* 2 REG_NAV_PROT_LEN (Offset 0x0546) */
- #define BIT_SHIFT_NAV_PROT_LEN 0
- #define BIT_MASK_NAV_PROT_LEN 0xffff
- #define BIT_NAV_PROT_LEN(x) (((x) & BIT_MASK_NAV_PROT_LEN) << BIT_SHIFT_NAV_PROT_LEN)
- #define BIT_GET_NAV_PROT_LEN(x) (((x) >> BIT_SHIFT_NAV_PROT_LEN) & BIT_MASK_NAV_PROT_LEN)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_FTM_CTRL (Offset 0x0548) */
- #define BIT_SHIFT_FTM_TSF_R2T_PORT 22
- #define BIT_MASK_FTM_TSF_R2T_PORT 0x7
- #define BIT_FTM_TSF_R2T_PORT(x) (((x) & BIT_MASK_FTM_TSF_R2T_PORT) << BIT_SHIFT_FTM_TSF_R2T_PORT)
- #define BIT_GET_FTM_TSF_R2T_PORT(x) (((x) >> BIT_SHIFT_FTM_TSF_R2T_PORT) & BIT_MASK_FTM_TSF_R2T_PORT)
- #define BIT_SHIFT_FTM_TSF_T2R_PORT 19
- #define BIT_MASK_FTM_TSF_T2R_PORT 0x7
- #define BIT_FTM_TSF_T2R_PORT(x) (((x) & BIT_MASK_FTM_TSF_T2R_PORT) << BIT_SHIFT_FTM_TSF_T2R_PORT)
- #define BIT_GET_FTM_TSF_T2R_PORT(x) (((x) >> BIT_SHIFT_FTM_TSF_T2R_PORT) & BIT_MASK_FTM_TSF_T2R_PORT)
- #define BIT_SHIFT_FTM_PTT_PORT 16
- #define BIT_MASK_FTM_PTT_PORT 0x7
- #define BIT_FTM_PTT_PORT(x) (((x) & BIT_MASK_FTM_PTT_PORT) << BIT_SHIFT_FTM_PTT_PORT)
- #define BIT_GET_FTM_PTT_PORT(x) (((x) >> BIT_SHIFT_FTM_PTT_PORT) & BIT_MASK_FTM_PTT_PORT)
- #define BIT_SHIFT_FTM_PTT 0
- #define BIT_MASK_FTM_PTT 0xffff
- #define BIT_FTM_PTT(x) (((x) & BIT_MASK_FTM_PTT) << BIT_SHIFT_FTM_PTT)
- #define BIT_GET_FTM_PTT(x) (((x) >> BIT_SHIFT_FTM_PTT) & BIT_MASK_FTM_PTT)
- /* 2 REG_FTM_TSF_CNT (Offset 0x054C) */
- #define BIT_SHIFT_FTM_TSF_R2T 16
- #define BIT_MASK_FTM_TSF_R2T 0xffff
- #define BIT_FTM_TSF_R2T(x) (((x) & BIT_MASK_FTM_TSF_R2T) << BIT_SHIFT_FTM_TSF_R2T)
- #define BIT_GET_FTM_TSF_R2T(x) (((x) >> BIT_SHIFT_FTM_TSF_R2T) & BIT_MASK_FTM_TSF_R2T)
- #define BIT_SHIFT_FTM_TSF_T2R 0
- #define BIT_MASK_FTM_TSF_T2R 0xffff
- #define BIT_FTM_TSF_T2R(x) (((x) & BIT_MASK_FTM_TSF_T2R) << BIT_SHIFT_FTM_TSF_T2R)
- #define BIT_GET_FTM_TSF_T2R(x) (((x) >> BIT_SHIFT_FTM_TSF_T2R) & BIT_MASK_FTM_TSF_T2R)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_BCN_CTRL (Offset 0x0550) */
- #define BIT_DIS_RX_BSSID_FIT BIT(6)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_BCN_CTRL (Offset 0x0550) */
- #define BIT_P0_EN_TXBCN_RPT BIT(5)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_BCN_CTRL (Offset 0x0550) */
- #define BIT_DIS_TSF_UDT BIT(4)
- #define BIT_EN_BCN_FUNCTION BIT(3)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_BCN_CTRL (Offset 0x0550) */
- #define BIT_EN_TXBCN_RPT BIT(2)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_BCN_CTRL (Offset 0x0550) */
- #define BIT_P0_EN_RXBCN_RPT BIT(2)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_BCN_CTRL (Offset 0x0550) */
- #define BIT_DIS_BCNQ_SUB BIT(1)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_BCN_CTRL (Offset 0x0550) */
- #define BIT_EN_P2P_CTWINDOW BIT(1)
- #define BIT_EN_P2P_BCNQ_AREA BIT(0)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_BCN_CTRL1 (Offset 0x0551) */
- #define BIT_DIS_RX_BSSID_FIT1 BIT(6)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_BCN_CTRL_CLINT0 (Offset 0x0551) */
- #define BIT_CLI0_DIS_RX_BSSID_FIT BIT(6)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_BCN_CTRL1 (Offset 0x0551) */
- #define BIT_DIS_TSF1_UDT BIT(4)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_BCN_CTRL_CLINT0 (Offset 0x0551) */
- #define BIT_CLI0_DIS_TSF_UDT BIT(4)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_BCN_CTRL1 (Offset 0x0551) */
- #define BIT_EN_BCN1_FUNCTION BIT(3)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_BCN_CTRL_CLINT0 (Offset 0x0551) */
- #define BIT_CLI0_EN_BCN_FUNCTION BIT(3)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_BCN_CTRL1 (Offset 0x0551) */
- #define BIT_EN_TXBCN1_RPT BIT(2)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_BCN_CTRL_CLINT0 (Offset 0x0551) */
- #define BIT_CLI0_EN_RXBCN_RPT BIT(2)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_BCN_CTRL_CLINT0 (Offset 0x0551) */
- #define BIT_CLI0_EN_BCN_RPT BIT(2)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_BCN_CTRL1 (Offset 0x0551) */
- #define BIT_DIS_BCNQ1_SUB BIT(1)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_BCN_CTRL_CLINT0 (Offset 0x0551) */
- #define BIT_CLI0_ENP2P_CTWINDOW BIT(1)
- #define BIT_CLI0_ENP2P_BCNQ_AREA BIT(0)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_MBID_NUM (Offset 0x0552) */
- #define BIT_EN_PRE_DL_BEACON BIT(3)
- #define BIT_SHIFT_MBID_BCN_NUM 0
- #define BIT_MASK_MBID_BCN_NUM 0x7
- #define BIT_MBID_BCN_NUM(x) (((x) & BIT_MASK_MBID_BCN_NUM) << BIT_SHIFT_MBID_BCN_NUM)
- #define BIT_GET_MBID_BCN_NUM(x) (((x) >> BIT_SHIFT_MBID_BCN_NUM) & BIT_MASK_MBID_BCN_NUM)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_DUAL_TSF_RST (Offset 0x0553) */
- #define BIT_P2P_PWR_RST1 BIT(6)
- #define BIT_SCHEDULER_RST BIT(5)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_DUAL_TSF_RST (Offset 0x0553) */
- #define BIT_FREECNT_RST BIT(5)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_DUAL_TSF_RST (Offset 0x0553) */
- #define BIT_P2P_PWR_RST0 BIT(4)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_DUAL_TSF_RST (Offset 0x0553) */
- #define BIT_TSFTR_CLI3_RST BIT(4)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_DUAL_TSF_RST (Offset 0x0553) */
- #define BIT_TSFTR1_SYNC_EN BIT(3)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_DUAL_TSF_RST (Offset 0x0553) */
- #define BIT_TSFTR_CLI2_RST BIT(3)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_DUAL_TSF_RST (Offset 0x0553) */
- #define BIT_TSFTR_SYNC_EN BIT(2)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_DUAL_TSF_RST (Offset 0x0553) */
- #define BIT_TSFTR_CLI1_RST BIT(2)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_DUAL_TSF_RST (Offset 0x0553) */
- #define BIT_TSFTR1_RST BIT(1)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_DUAL_TSF_RST (Offset 0x0553) */
- #define BIT_TSFTR_CLI0_RST BIT(1)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_DUAL_TSF_RST (Offset 0x0553) */
- #define BIT_TSFTR_RST BIT(0)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_MBSSID_BCN_SPACE (Offset 0x0554) */
- #define BIT_SHIFT_BCN_TIMER_SEL_FWRD 28
- #define BIT_MASK_BCN_TIMER_SEL_FWRD 0x7
- #define BIT_BCN_TIMER_SEL_FWRD(x) (((x) & BIT_MASK_BCN_TIMER_SEL_FWRD) << BIT_SHIFT_BCN_TIMER_SEL_FWRD)
- #define BIT_GET_BCN_TIMER_SEL_FWRD(x) (((x) >> BIT_SHIFT_BCN_TIMER_SEL_FWRD) & BIT_MASK_BCN_TIMER_SEL_FWRD)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_MBSSID_BCN_SPACE (Offset 0x0554) */
- #define BIT_SHIFT_BCN_SPACE1 16
- #define BIT_MASK_BCN_SPACE1 0xffff
- #define BIT_BCN_SPACE1(x) (((x) & BIT_MASK_BCN_SPACE1) << BIT_SHIFT_BCN_SPACE1)
- #define BIT_GET_BCN_SPACE1(x) (((x) >> BIT_SHIFT_BCN_SPACE1) & BIT_MASK_BCN_SPACE1)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_MBSSID_BCN_SPACE (Offset 0x0554) */
- #define BIT_SHIFT_BCN_SPACE_CLINT0 16
- #define BIT_MASK_BCN_SPACE_CLINT0 0xfff
- #define BIT_BCN_SPACE_CLINT0(x) (((x) & BIT_MASK_BCN_SPACE_CLINT0) << BIT_SHIFT_BCN_SPACE_CLINT0)
- #define BIT_GET_BCN_SPACE_CLINT0(x) (((x) >> BIT_SHIFT_BCN_SPACE_CLINT0) & BIT_MASK_BCN_SPACE_CLINT0)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_MBSSID_BCN_SPACE (Offset 0x0554) */
- #define BIT_SHIFT_BCN_SPACE0 0
- #define BIT_MASK_BCN_SPACE0 0xffff
- #define BIT_BCN_SPACE0(x) (((x) & BIT_MASK_BCN_SPACE0) << BIT_SHIFT_BCN_SPACE0)
- #define BIT_GET_BCN_SPACE0(x) (((x) >> BIT_SHIFT_BCN_SPACE0) & BIT_MASK_BCN_SPACE0)
- /* 2 REG_DRVERLYINT (Offset 0x0558) */
- #define BIT_SHIFT_DRVERLYITV 0
- #define BIT_MASK_DRVERLYITV 0xff
- #define BIT_DRVERLYITV(x) (((x) & BIT_MASK_DRVERLYITV) << BIT_SHIFT_DRVERLYITV)
- #define BIT_GET_DRVERLYITV(x) (((x) >> BIT_SHIFT_DRVERLYITV) & BIT_MASK_DRVERLYITV)
- /* 2 REG_BCNDMATIM (Offset 0x0559) */
- #define BIT_SHIFT_BCNDMATIM 0
- #define BIT_MASK_BCNDMATIM 0xff
- #define BIT_BCNDMATIM(x) (((x) & BIT_MASK_BCNDMATIM) << BIT_SHIFT_BCNDMATIM)
- #define BIT_GET_BCNDMATIM(x) (((x) >> BIT_SHIFT_BCNDMATIM) & BIT_MASK_BCNDMATIM)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_ATIMWND (Offset 0x055A) */
- #define BIT_SHIFT_ATIMWND 0
- #define BIT_MASK_ATIMWND 0xffff
- #define BIT_ATIMWND(x) (((x) & BIT_MASK_ATIMWND) << BIT_SHIFT_ATIMWND)
- #define BIT_GET_ATIMWND(x) (((x) >> BIT_SHIFT_ATIMWND) & BIT_MASK_ATIMWND)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_ATIMWND (Offset 0x055A) */
- #define BIT_SHIFT_ATIMWND0 0
- #define BIT_MASK_ATIMWND0 0xffff
- #define BIT_ATIMWND0(x) (((x) & BIT_MASK_ATIMWND0) << BIT_SHIFT_ATIMWND0)
- #define BIT_GET_ATIMWND0(x) (((x) >> BIT_SHIFT_ATIMWND0) & BIT_MASK_ATIMWND0)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_USTIME_TSF (Offset 0x055C) */
- #define BIT_SHIFT_USTIME_TSF_V1 0
- #define BIT_MASK_USTIME_TSF_V1 0xff
- #define BIT_USTIME_TSF_V1(x) (((x) & BIT_MASK_USTIME_TSF_V1) << BIT_SHIFT_USTIME_TSF_V1)
- #define BIT_GET_USTIME_TSF_V1(x) (((x) >> BIT_SHIFT_USTIME_TSF_V1) & BIT_MASK_USTIME_TSF_V1)
- /* 2 REG_BCN_MAX_ERR (Offset 0x055D) */
- #define BIT_SHIFT_BCN_MAX_ERR 0
- #define BIT_MASK_BCN_MAX_ERR 0xff
- #define BIT_BCN_MAX_ERR(x) (((x) & BIT_MASK_BCN_MAX_ERR) << BIT_SHIFT_BCN_MAX_ERR)
- #define BIT_GET_BCN_MAX_ERR(x) (((x) >> BIT_SHIFT_BCN_MAX_ERR) & BIT_MASK_BCN_MAX_ERR)
- /* 2 REG_RXTSF_OFFSET_CCK (Offset 0x055E) */
- #define BIT_SHIFT_CCK_RXTSF_OFFSET 0
- #define BIT_MASK_CCK_RXTSF_OFFSET 0xff
- #define BIT_CCK_RXTSF_OFFSET(x) (((x) & BIT_MASK_CCK_RXTSF_OFFSET) << BIT_SHIFT_CCK_RXTSF_OFFSET)
- #define BIT_GET_CCK_RXTSF_OFFSET(x) (((x) >> BIT_SHIFT_CCK_RXTSF_OFFSET) & BIT_MASK_CCK_RXTSF_OFFSET)
- /* 2 REG_RXTSF_OFFSET_OFDM (Offset 0x055F) */
- #define BIT_SHIFT_OFDM_RXTSF_OFFSET 0
- #define BIT_MASK_OFDM_RXTSF_OFFSET 0xff
- #define BIT_OFDM_RXTSF_OFFSET(x) (((x) & BIT_MASK_OFDM_RXTSF_OFFSET) << BIT_SHIFT_OFDM_RXTSF_OFFSET)
- #define BIT_GET_OFDM_RXTSF_OFFSET(x) (((x) >> BIT_SHIFT_OFDM_RXTSF_OFFSET) & BIT_MASK_OFDM_RXTSF_OFFSET)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_TSFTR (Offset 0x0560) */
- #define BIT_SHIFT_TSF_TIMER 0
- #define BIT_MASK_TSF_TIMER 0xffffffffffffffffL
- #define BIT_TSF_TIMER(x) (((x) & BIT_MASK_TSF_TIMER) << BIT_SHIFT_TSF_TIMER)
- #define BIT_GET_TSF_TIMER(x) (((x) >> BIT_SHIFT_TSF_TIMER) & BIT_MASK_TSF_TIMER)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT)
- /* 2 REG_TSFTR (Offset 0x0560) */
- #define BIT_SHIFT_TSF_TIMER_V1 0
- #define BIT_MASK_TSF_TIMER_V1 0xffffffffL
- #define BIT_TSF_TIMER_V1(x) (((x) & BIT_MASK_TSF_TIMER_V1) << BIT_SHIFT_TSF_TIMER_V1)
- #define BIT_GET_TSF_TIMER_V1(x) (((x) >> BIT_SHIFT_TSF_TIMER_V1) & BIT_MASK_TSF_TIMER_V1)
- /* 2 REG_TSFTR_1 (Offset 0x0564) */
- #define BIT_SHIFT_TSF_TIMER_V2 0
- #define BIT_MASK_TSF_TIMER_V2 0xffffffffL
- #define BIT_TSF_TIMER_V2(x) (((x) & BIT_MASK_TSF_TIMER_V2) << BIT_SHIFT_TSF_TIMER_V2)
- #define BIT_GET_TSF_TIMER_V2(x) (((x) >> BIT_SHIFT_TSF_TIMER_V2) & BIT_MASK_TSF_TIMER_V2)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_TSFTR1 (Offset 0x0568) */
- #define BIT_SHIFT_TSF_TIMER1 0
- #define BIT_MASK_TSF_TIMER1 0xffffffffffffffffL
- #define BIT_TSF_TIMER1(x) (((x) & BIT_MASK_TSF_TIMER1) << BIT_SHIFT_TSF_TIMER1)
- #define BIT_GET_TSF_TIMER1(x) (((x) >> BIT_SHIFT_TSF_TIMER1) & BIT_MASK_TSF_TIMER1)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FREERUN_CNT (Offset 0x0568) */
- #define BIT_SHIFT_FREERUN_CNT 0
- #define BIT_MASK_FREERUN_CNT 0xffffffffffffffffL
- #define BIT_FREERUN_CNT(x) (((x) & BIT_MASK_FREERUN_CNT) << BIT_SHIFT_FREERUN_CNT)
- #define BIT_GET_FREERUN_CNT(x) (((x) >> BIT_SHIFT_FREERUN_CNT) & BIT_MASK_FREERUN_CNT)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT)
- /* 2 REG_FREERUN_CNT (Offset 0x0568) */
- #define BIT_SHIFT_FREERUN_CNT_V1 0
- #define BIT_MASK_FREERUN_CNT_V1 0xffffffffL
- #define BIT_FREERUN_CNT_V1(x) (((x) & BIT_MASK_FREERUN_CNT_V1) << BIT_SHIFT_FREERUN_CNT_V1)
- #define BIT_GET_FREERUN_CNT_V1(x) (((x) >> BIT_SHIFT_FREERUN_CNT_V1) & BIT_MASK_FREERUN_CNT_V1)
- /* 2 REG_FREERUN_CNT_1 (Offset 0x056C) */
- #define BIT_SHIFT_FREERUN_CNT_V2 0
- #define BIT_MASK_FREERUN_CNT_V2 0xffffffffL
- #define BIT_FREERUN_CNT_V2(x) (((x) & BIT_MASK_FREERUN_CNT_V2) << BIT_SHIFT_FREERUN_CNT_V2)
- #define BIT_GET_FREERUN_CNT_V2(x) (((x) >> BIT_SHIFT_FREERUN_CNT_V2) & BIT_MASK_FREERUN_CNT_V2)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_ATIMWND1 (Offset 0x0570) */
- #define BIT_SHIFT_ATIMWND1 0
- #define BIT_MASK_ATIMWND1 0xffff
- #define BIT_ATIMWND1(x) (((x) & BIT_MASK_ATIMWND1) << BIT_SHIFT_ATIMWND1)
- #define BIT_GET_ATIMWND1(x) (((x) >> BIT_SHIFT_ATIMWND1) & BIT_MASK_ATIMWND1)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_ATIMWND1_V1 (Offset 0x0570) */
- #define BIT_SHIFT_ATIMWND1_V1 0
- #define BIT_MASK_ATIMWND1_V1 0xff
- #define BIT_ATIMWND1_V1(x) (((x) & BIT_MASK_ATIMWND1_V1) << BIT_SHIFT_ATIMWND1_V1)
- #define BIT_GET_ATIMWND1_V1(x) (((x) >> BIT_SHIFT_ATIMWND1_V1) & BIT_MASK_ATIMWND1_V1)
- /* 2 REG_TBTT_PROHIBIT_INFRA (Offset 0x0571) */
- #define BIT_SHIFT_TBTT_PROHIBIT_INFRA 0
- #define BIT_MASK_TBTT_PROHIBIT_INFRA 0xff
- #define BIT_TBTT_PROHIBIT_INFRA(x) (((x) & BIT_MASK_TBTT_PROHIBIT_INFRA) << BIT_SHIFT_TBTT_PROHIBIT_INFRA)
- #define BIT_GET_TBTT_PROHIBIT_INFRA(x) (((x) >> BIT_SHIFT_TBTT_PROHIBIT_INFRA) & BIT_MASK_TBTT_PROHIBIT_INFRA)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_CTWND (Offset 0x0572) */
- #define BIT_SHIFT_CTWND 0
- #define BIT_MASK_CTWND 0xff
- #define BIT_CTWND(x) (((x) & BIT_MASK_CTWND) << BIT_SHIFT_CTWND)
- #define BIT_GET_CTWND(x) (((x) >> BIT_SHIFT_CTWND) & BIT_MASK_CTWND)
- /* 2 REG_BCNIVLCUNT (Offset 0x0573) */
- #define BIT_SHIFT_BCNIVLCUNT 0
- #define BIT_MASK_BCNIVLCUNT 0x7f
- #define BIT_BCNIVLCUNT(x) (((x) & BIT_MASK_BCNIVLCUNT) << BIT_SHIFT_BCNIVLCUNT)
- #define BIT_GET_BCNIVLCUNT(x) (((x) >> BIT_SHIFT_BCNIVLCUNT) & BIT_MASK_BCNIVLCUNT)
- /* 2 REG_BCNDROPCTRL (Offset 0x0574) */
- #define BIT_BEACON_DROP_EN BIT(7)
- #define BIT_SHIFT_BEACON_DROP_IVL 0
- #define BIT_MASK_BEACON_DROP_IVL 0x7f
- #define BIT_BEACON_DROP_IVL(x) (((x) & BIT_MASK_BEACON_DROP_IVL) << BIT_SHIFT_BEACON_DROP_IVL)
- #define BIT_GET_BEACON_DROP_IVL(x) (((x) >> BIT_SHIFT_BEACON_DROP_IVL) & BIT_MASK_BEACON_DROP_IVL)
- /* 2 REG_HGQ_TIMEOUT_PERIOD (Offset 0x0575) */
- #define BIT_SHIFT_HGQ_TIMEOUT_PERIOD 0
- #define BIT_MASK_HGQ_TIMEOUT_PERIOD 0xff
- #define BIT_HGQ_TIMEOUT_PERIOD(x) (((x) & BIT_MASK_HGQ_TIMEOUT_PERIOD) << BIT_SHIFT_HGQ_TIMEOUT_PERIOD)
- #define BIT_GET_HGQ_TIMEOUT_PERIOD(x) (((x) >> BIT_SHIFT_HGQ_TIMEOUT_PERIOD) & BIT_MASK_HGQ_TIMEOUT_PERIOD)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_TXCMD_TIMEOUT_PERIOD (Offset 0x0576) */
- #define BIT_SHIFT_TXCMD_TIMEOUT_PERIOD 0
- #define BIT_MASK_TXCMD_TIMEOUT_PERIOD 0xff
- #define BIT_TXCMD_TIMEOUT_PERIOD(x) (((x) & BIT_MASK_TXCMD_TIMEOUT_PERIOD) << BIT_SHIFT_TXCMD_TIMEOUT_PERIOD)
- #define BIT_GET_TXCMD_TIMEOUT_PERIOD(x) (((x) >> BIT_SHIFT_TXCMD_TIMEOUT_PERIOD) & BIT_MASK_TXCMD_TIMEOUT_PERIOD)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_MISC_CTRL (Offset 0x0577) */
- #define BIT_DIS_MARK_TSF_US BIT(7)
- #define BIT_EN_TSFAUTO_SYNC BIT(6)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_MISC_CTRL (Offset 0x0577) */
- #define BIT_DIS_TRX_CAL_BCN BIT(5)
- #define BIT_DIS_TX_CAL_TBTT BIT(4)
- #define BIT_EN_FREECNT BIT(3)
- #define BIT_BCN_AGGRESSION BIT(2)
- #define BIT_SHIFT_DIS_SECONDARY_CCA 0
- #define BIT_MASK_DIS_SECONDARY_CCA 0x3
- #define BIT_DIS_SECONDARY_CCA(x) (((x) & BIT_MASK_DIS_SECONDARY_CCA) << BIT_SHIFT_DIS_SECONDARY_CCA)
- #define BIT_GET_DIS_SECONDARY_CCA(x) (((x) >> BIT_SHIFT_DIS_SECONDARY_CCA) & BIT_MASK_DIS_SECONDARY_CCA)
- /* 2 REG_BCN_CTRL_CLINT1 (Offset 0x0578) */
- #define BIT_CLI1_DIS_RX_BSSID_FIT BIT(6)
- #define BIT_CLI1_DIS_TSF_UDT BIT(4)
- #define BIT_CLI1_EN_BCN_FUNCTION BIT(3)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_BCN_CTRL_CLINT1 (Offset 0x0578) */
- #define BIT_CLI1_EN_RXBCN_RPT BIT(2)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_BCN_CTRL_CLINT1 (Offset 0x0578) */
- #define BIT_CLI1_EN_BCN_RPT BIT(2)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_BCN_CTRL_CLINT1 (Offset 0x0578) */
- #define BIT_CLI1_ENP2P_CTWINDOW BIT(1)
- #define BIT_CLI1_ENP2P_BCNQ_AREA BIT(0)
- /* 2 REG_BCN_CTRL_CLINT2 (Offset 0x0579) */
- #define BIT_CLI2_DIS_RX_BSSID_FIT BIT(6)
- #define BIT_CLI2_DIS_TSF_UDT BIT(4)
- #define BIT_CLI2_EN_BCN_FUNCTION BIT(3)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_BCN_CTRL_CLINT2 (Offset 0x0579) */
- #define BIT_CLI2_EN_RXBCN_RPT BIT(2)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_BCN_CTRL_CLINT2 (Offset 0x0579) */
- #define BIT_CLI2_EN_BCN_RPT BIT(2)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_BCN_CTRL_CLINT2 (Offset 0x0579) */
- #define BIT_CLI2_ENP2P_CTWINDOW BIT(1)
- #define BIT_CLI2_ENP2P_BCNQ_AREA BIT(0)
- /* 2 REG_BCN_CTRL_CLINT3 (Offset 0x057A) */
- #define BIT_CLI3_DIS_RX_BSSID_FIT BIT(6)
- #define BIT_CLI3_DIS_TSF_UDT BIT(4)
- #define BIT_CLI3_EN_BCN_FUNCTION BIT(3)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_BCN_CTRL_CLINT3 (Offset 0x057A) */
- #define BIT_CLI3_EN_RXBCN_RPT BIT(2)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_BCN_CTRL_CLINT3 (Offset 0x057A) */
- #define BIT_CLI3_EN_BCN_RPT BIT(2)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_BCN_CTRL_CLINT3 (Offset 0x057A) */
- #define BIT_CLI3_ENP2P_CTWINDOW BIT(1)
- #define BIT_CLI3_ENP2P_BCNQ_AREA BIT(0)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_EXTEND_CTRL (Offset 0x057B) */
- #define BIT_EN_TSFBIT32_RST_P2P2 BIT(5)
- #define BIT_EN_TSFBIT32_RST_P2P1 BIT(4)
- #define BIT_SHIFT_PORT_SEL 0
- #define BIT_MASK_PORT_SEL 0x7
- #define BIT_PORT_SEL(x) (((x) & BIT_MASK_PORT_SEL) << BIT_SHIFT_PORT_SEL)
- #define BIT_GET_PORT_SEL(x) (((x) >> BIT_SHIFT_PORT_SEL) & BIT_MASK_PORT_SEL)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_P2PPS1_SPEC_STATE (Offset 0x057C) */
- #define BIT_P2P1_SPEC_POWER_STATE BIT(7)
- #define BIT_P2P1_SPEC_CTWINDOW_ON BIT(6)
- #define BIT_P2P1_SPEC_BCN_AREA_ON BIT(5)
- #define BIT_P2P1_SPEC_CTWIN_EARLY_DISTX BIT(4)
- #define BIT_P2P1_SPEC_NOA1_OFF_PERIOD BIT(3)
- #define BIT_P2P1_SPEC_FORCE_DOZE1 BIT(2)
- #define BIT_P2P1_SPEC_NOA0_OFF_PERIOD BIT(1)
- #define BIT_P2P1_SPEC_FORCE_DOZE0 BIT(0)
- /* 2 REG_P2PPS1_STATE (Offset 0x057D) */
- #define BIT_P2P1_POWER_STATE BIT(7)
- #define BIT_P2P1_CTWINDOW_ON BIT(6)
- #define BIT_P2P1_BEACON_AREA_ON BIT(5)
- #define BIT_P2P1_CTWIN_EARLY_DISTX BIT(4)
- #define BIT_P2P1_NOA1_OFF_PERIOD BIT(3)
- #define BIT_P2P1_FORCE_DOZE1 BIT(2)
- #define BIT_P2P1_NOA0_OFF_PERIOD BIT(1)
- #define BIT_P2P1_FORCE_DOZE0 BIT(0)
- /* 2 REG_P2PPS2_SPEC_STATE (Offset 0x057E) */
- #define BIT_P2P2_SPEC_POWER_STATE BIT(7)
- #define BIT_P2P2_SPEC_CTWINDOW_ON BIT(6)
- #define BIT_P2P2_SPEC_BCN_AREA_ON BIT(5)
- #define BIT_P2P2_SPEC_CTWIN_EARLY_DISTX BIT(4)
- #define BIT_P2P2_SPEC_NOA1_OFF_PERIOD BIT(3)
- #define BIT_P2P2_SPEC_FORCE_DOZE1 BIT(2)
- #define BIT_P2P2_SPEC_NOA0_OFF_PERIOD BIT(1)
- #define BIT_P2P2_SPEC_FORCE_DOZE0 BIT(0)
- /* 2 REG_P2PPS2_STATE (Offset 0x057F) */
- #define BIT_P2P2_POWER_STATE BIT(7)
- #define BIT_P2P2_CTWINDOW_ON BIT(6)
- #define BIT_P2P2_BEACON_AREA_ON BIT(5)
- #define BIT_P2P2_CTWIN_EARLY_DISTX BIT(4)
- #define BIT_P2P2_NOA1_OFF_PERIOD BIT(3)
- #define BIT_P2P2_FORCE_DOZE1 BIT(2)
- #define BIT_P2P2_NOA0_OFF_PERIOD BIT(1)
- #define BIT_P2P2_FORCE_DOZE0 BIT(0)
- #endif
- #if (HALMAC_8192E_SUPPORT)
- /* 2 REG_PS_TIMER (Offset 0x0580) */
- #define BIT_SHIFT_PSTIMER_INT 5
- #define BIT_MASK_PSTIMER_INT 0x7ffffff
- #define BIT_PSTIMER_INT(x) (((x) & BIT_MASK_PSTIMER_INT) << BIT_SHIFT_PSTIMER_INT)
- #define BIT_GET_PSTIMER_INT(x) (((x) >> BIT_SHIFT_PSTIMER_INT) & BIT_MASK_PSTIMER_INT)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_PS_TIMER0 (Offset 0x0580) */
- #define BIT_SHIFT_PSTIMER0_INT 5
- #define BIT_MASK_PSTIMER0_INT 0x7ffffff
- #define BIT_PSTIMER0_INT(x) (((x) & BIT_MASK_PSTIMER0_INT) << BIT_SHIFT_PSTIMER0_INT)
- #define BIT_GET_PSTIMER0_INT(x) (((x) >> BIT_SHIFT_PSTIMER0_INT) & BIT_MASK_PSTIMER0_INT)
- #endif
- #if (HALMAC_8881A_SUPPORT)
- /* 2 REG_PS_TIMER (Offset 0x0580) */
- #define BIT_SHIFT_PSTIMER_INT_V1 5
- #define BIT_MASK_PSTIMER_INT_V1 0x7ffffff
- #define BIT_PSTIMER_INT_V1(x) (((x) & BIT_MASK_PSTIMER_INT_V1) << BIT_SHIFT_PSTIMER_INT_V1)
- #define BIT_GET_PSTIMER_INT_V1(x) (((x) >> BIT_SHIFT_PSTIMER_INT_V1) & BIT_MASK_PSTIMER_INT_V1)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_TIMER0 (Offset 0x0584) */
- #define BIT_SHIFT_TIMER0_INT 5
- #define BIT_MASK_TIMER0_INT 0x7ffffff
- #define BIT_TIMER0_INT(x) (((x) & BIT_MASK_TIMER0_INT) << BIT_SHIFT_TIMER0_INT)
- #define BIT_GET_TIMER0_INT(x) (((x) >> BIT_SHIFT_TIMER0_INT) & BIT_MASK_TIMER0_INT)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_PS_TIMER1 (Offset 0x0584) */
- #define BIT_SHIFT_PSTIMER1_INT 5
- #define BIT_MASK_PSTIMER1_INT 0x7ffffff
- #define BIT_PSTIMER1_INT(x) (((x) & BIT_MASK_PSTIMER1_INT) << BIT_SHIFT_PSTIMER1_INT)
- #define BIT_GET_PSTIMER1_INT(x) (((x) >> BIT_SHIFT_PSTIMER1_INT) & BIT_MASK_PSTIMER1_INT)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_TIMER1 (Offset 0x0588) */
- #define BIT_SHIFT_TIMER1_INT 5
- #define BIT_MASK_TIMER1_INT 0x7ffffff
- #define BIT_TIMER1_INT(x) (((x) & BIT_MASK_TIMER1_INT) << BIT_SHIFT_TIMER1_INT)
- #define BIT_GET_TIMER1_INT(x) (((x) >> BIT_SHIFT_TIMER1_INT) & BIT_MASK_TIMER1_INT)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_PS_TIMER2 (Offset 0x0588) */
- #define BIT_SHIFT_PSTIMER2_INT 5
- #define BIT_MASK_PSTIMER2_INT 0x7ffffff
- #define BIT_PSTIMER2_INT(x) (((x) & BIT_MASK_PSTIMER2_INT) << BIT_SHIFT_PSTIMER2_INT)
- #define BIT_GET_PSTIMER2_INT(x) (((x) >> BIT_SHIFT_PSTIMER2_INT) & BIT_MASK_PSTIMER2_INT)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_TBTT_CTN_AREA (Offset 0x058C) */
- #define BIT_SHIFT_TBTT_CTN_AREA 0
- #define BIT_MASK_TBTT_CTN_AREA 0xff
- #define BIT_TBTT_CTN_AREA(x) (((x) & BIT_MASK_TBTT_CTN_AREA) << BIT_SHIFT_TBTT_CTN_AREA)
- #define BIT_GET_TBTT_CTN_AREA(x) (((x) >> BIT_SHIFT_TBTT_CTN_AREA) & BIT_MASK_TBTT_CTN_AREA)
- /* 2 REG_FORCE_BCN_IFS (Offset 0x058E) */
- #define BIT_SHIFT_FORCE_BCN_IFS 0
- #define BIT_MASK_FORCE_BCN_IFS 0xff
- #define BIT_FORCE_BCN_IFS(x) (((x) & BIT_MASK_FORCE_BCN_IFS) << BIT_SHIFT_FORCE_BCN_IFS)
- #define BIT_GET_FORCE_BCN_IFS(x) (((x) >> BIT_SHIFT_FORCE_BCN_IFS) & BIT_MASK_FORCE_BCN_IFS)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_TXOP_MIN (Offset 0x0590) */
- #define BIT_NAV_BLK_HGQ BIT(15)
- #define BIT_NAV_BLK_MGQ BIT(14)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_TXOP_MIN (Offset 0x0590) */
- #define BIT_SHIFT_TXOP_MIN 0
- #define BIT_MASK_TXOP_MIN 0x3fff
- #define BIT_TXOP_MIN(x) (((x) & BIT_MASK_TXOP_MIN) << BIT_SHIFT_TXOP_MIN)
- #define BIT_GET_TXOP_MIN(x) (((x) >> BIT_SHIFT_TXOP_MIN) & BIT_MASK_TXOP_MIN)
- /* 2 REG_PRE_BKF_TIME (Offset 0x0592) */
- #define BIT_SHIFT_PRE_BKF_TIME 0
- #define BIT_MASK_PRE_BKF_TIME 0xff
- #define BIT_PRE_BKF_TIME(x) (((x) & BIT_MASK_PRE_BKF_TIME) << BIT_SHIFT_PRE_BKF_TIME)
- #define BIT_GET_PRE_BKF_TIME(x) (((x) >> BIT_SHIFT_PRE_BKF_TIME) & BIT_MASK_PRE_BKF_TIME)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT)
- /* 2 REG_CROSS_TXOP_CTRL (Offset 0x0593) */
- #define BIT_TXFAIL_BREACK_TXOP_EN BIT(3)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_CROSS_TXOP_CTRL (Offset 0x0593) */
- #define BIT_DTIM_BYPASS BIT(2)
- #define BIT_RTS_NAV_TXOP BIT(1)
- #define BIT_NOT_CROSS_TXOP BIT(0)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_TBTT_INT_SHIFT_CLI0 (Offset 0x0594) */
- #define BIT_TBTT_INT_SHIFT_DIR_CLI0 BIT(7)
- #define BIT_SHIFT_TBTT_INT_SHIFT_CLI0 0
- #define BIT_MASK_TBTT_INT_SHIFT_CLI0 0x7f
- #define BIT_TBTT_INT_SHIFT_CLI0(x) (((x) & BIT_MASK_TBTT_INT_SHIFT_CLI0) << BIT_SHIFT_TBTT_INT_SHIFT_CLI0)
- #define BIT_GET_TBTT_INT_SHIFT_CLI0(x) (((x) >> BIT_SHIFT_TBTT_INT_SHIFT_CLI0) & BIT_MASK_TBTT_INT_SHIFT_CLI0)
- /* 2 REG_TBTT_INT_SHIFT_CLI1 (Offset 0x0595) */
- #define BIT_TBTT_INT_SHIFT_DIR_CLI1 BIT(7)
- #define BIT_SHIFT_TBTT_INT_SHIFT_CLI1 0
- #define BIT_MASK_TBTT_INT_SHIFT_CLI1 0x7f
- #define BIT_TBTT_INT_SHIFT_CLI1(x) (((x) & BIT_MASK_TBTT_INT_SHIFT_CLI1) << BIT_SHIFT_TBTT_INT_SHIFT_CLI1)
- #define BIT_GET_TBTT_INT_SHIFT_CLI1(x) (((x) >> BIT_SHIFT_TBTT_INT_SHIFT_CLI1) & BIT_MASK_TBTT_INT_SHIFT_CLI1)
- /* 2 REG_TBTT_INT_SHIFT_CLI2 (Offset 0x0596) */
- #define BIT_TBTT_INT_SHIFT_DIR_CLI2 BIT(7)
- #define BIT_SHIFT_TBTT_INT_SHIFT_CLI2 0
- #define BIT_MASK_TBTT_INT_SHIFT_CLI2 0x7f
- #define BIT_TBTT_INT_SHIFT_CLI2(x) (((x) & BIT_MASK_TBTT_INT_SHIFT_CLI2) << BIT_SHIFT_TBTT_INT_SHIFT_CLI2)
- #define BIT_GET_TBTT_INT_SHIFT_CLI2(x) (((x) >> BIT_SHIFT_TBTT_INT_SHIFT_CLI2) & BIT_MASK_TBTT_INT_SHIFT_CLI2)
- /* 2 REG_TBTT_INT_SHIFT_CLI3 (Offset 0x0597) */
- #define BIT_TBTT_INT_SHIFT_DIR_CLI3 BIT(7)
- #define BIT_SHIFT_TBTT_INT_SHIFT_CLI3 0
- #define BIT_MASK_TBTT_INT_SHIFT_CLI3 0x7f
- #define BIT_TBTT_INT_SHIFT_CLI3(x) (((x) & BIT_MASK_TBTT_INT_SHIFT_CLI3) << BIT_SHIFT_TBTT_INT_SHIFT_CLI3)
- #define BIT_GET_TBTT_INT_SHIFT_CLI3(x) (((x) >> BIT_SHIFT_TBTT_INT_SHIFT_CLI3) & BIT_MASK_TBTT_INT_SHIFT_CLI3)
- /* 2 REG_TBTT_INT_SHIFT_ENABLE (Offset 0x0598) */
- #define BIT_EN_TBTT_RTY BIT(1)
- #define BIT_TBTT_INT_SHIFT_ENABLE BIT(0)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_ATIMWND2 (Offset 0x05A0) */
- #define BIT_SHIFT_ATIMWND2 0
- #define BIT_MASK_ATIMWND2 0xff
- #define BIT_ATIMWND2(x) (((x) & BIT_MASK_ATIMWND2) << BIT_SHIFT_ATIMWND2)
- #define BIT_GET_ATIMWND2(x) (((x) >> BIT_SHIFT_ATIMWND2) & BIT_MASK_ATIMWND2)
- /* 2 REG_ATIMWND3 (Offset 0x05A1) */
- #define BIT_SHIFT_ATIMWND3 0
- #define BIT_MASK_ATIMWND3 0xff
- #define BIT_ATIMWND3(x) (((x) & BIT_MASK_ATIMWND3) << BIT_SHIFT_ATIMWND3)
- #define BIT_GET_ATIMWND3(x) (((x) >> BIT_SHIFT_ATIMWND3) & BIT_MASK_ATIMWND3)
- /* 2 REG_ATIMWND4 (Offset 0x05A2) */
- #define BIT_SHIFT_ATIMWND4 0
- #define BIT_MASK_ATIMWND4 0xff
- #define BIT_ATIMWND4(x) (((x) & BIT_MASK_ATIMWND4) << BIT_SHIFT_ATIMWND4)
- #define BIT_GET_ATIMWND4(x) (((x) >> BIT_SHIFT_ATIMWND4) & BIT_MASK_ATIMWND4)
- /* 2 REG_ATIMWND5 (Offset 0x05A3) */
- #define BIT_SHIFT_ATIMWND5 0
- #define BIT_MASK_ATIMWND5 0xff
- #define BIT_ATIMWND5(x) (((x) & BIT_MASK_ATIMWND5) << BIT_SHIFT_ATIMWND5)
- #define BIT_GET_ATIMWND5(x) (((x) >> BIT_SHIFT_ATIMWND5) & BIT_MASK_ATIMWND5)
- /* 2 REG_ATIMWND6 (Offset 0x05A4) */
- #define BIT_SHIFT_ATIMWND6 0
- #define BIT_MASK_ATIMWND6 0xff
- #define BIT_ATIMWND6(x) (((x) & BIT_MASK_ATIMWND6) << BIT_SHIFT_ATIMWND6)
- #define BIT_GET_ATIMWND6(x) (((x) >> BIT_SHIFT_ATIMWND6) & BIT_MASK_ATIMWND6)
- /* 2 REG_ATIMWND7 (Offset 0x05A5) */
- #define BIT_SHIFT_ATIMWND7 0
- #define BIT_MASK_ATIMWND7 0xff
- #define BIT_ATIMWND7(x) (((x) & BIT_MASK_ATIMWND7) << BIT_SHIFT_ATIMWND7)
- #define BIT_GET_ATIMWND7(x) (((x) >> BIT_SHIFT_ATIMWND7) & BIT_MASK_ATIMWND7)
- /* 2 REG_ATIMUGT (Offset 0x05A6) */
- #define BIT_SHIFT_ATIM_URGENT 0
- #define BIT_MASK_ATIM_URGENT 0xff
- #define BIT_ATIM_URGENT(x) (((x) & BIT_MASK_ATIM_URGENT) << BIT_SHIFT_ATIM_URGENT)
- #define BIT_GET_ATIM_URGENT(x) (((x) >> BIT_SHIFT_ATIM_URGENT) & BIT_MASK_ATIM_URGENT)
- /* 2 REG_HIQ_NO_LMT_EN (Offset 0x05A7) */
- #define BIT_HIQ_NO_LMT_EN_VAP7 BIT(7)
- #define BIT_HIQ_NO_LMT_EN_VAP6 BIT(6)
- #define BIT_HIQ_NO_LMT_EN_VAP5 BIT(5)
- #define BIT_HIQ_NO_LMT_EN_VAP4 BIT(4)
- #define BIT_HIQ_NO_LMT_EN_VAP3 BIT(3)
- #define BIT_HIQ_NO_LMT_EN_VAP2 BIT(2)
- #define BIT_HIQ_NO_LMT_EN_VAP1 BIT(1)
- #define BIT_HIQ_NO_LMT_EN_ROOT BIT(0)
- /* 2 REG_DTIM_COUNTER_ROOT (Offset 0x05A8) */
- #define BIT_SHIFT_DTIM_COUNT_ROOT 0
- #define BIT_MASK_DTIM_COUNT_ROOT 0xff
- #define BIT_DTIM_COUNT_ROOT(x) (((x) & BIT_MASK_DTIM_COUNT_ROOT) << BIT_SHIFT_DTIM_COUNT_ROOT)
- #define BIT_GET_DTIM_COUNT_ROOT(x) (((x) >> BIT_SHIFT_DTIM_COUNT_ROOT) & BIT_MASK_DTIM_COUNT_ROOT)
- /* 2 REG_DTIM_COUNTER_VAP1 (Offset 0x05A9) */
- #define BIT_SHIFT_DTIM_COUNT_VAP1 0
- #define BIT_MASK_DTIM_COUNT_VAP1 0xff
- #define BIT_DTIM_COUNT_VAP1(x) (((x) & BIT_MASK_DTIM_COUNT_VAP1) << BIT_SHIFT_DTIM_COUNT_VAP1)
- #define BIT_GET_DTIM_COUNT_VAP1(x) (((x) >> BIT_SHIFT_DTIM_COUNT_VAP1) & BIT_MASK_DTIM_COUNT_VAP1)
- /* 2 REG_DTIM_COUNTER_VAP2 (Offset 0x05AA) */
- #define BIT_SHIFT_DTIM_COUNT_VAP2 0
- #define BIT_MASK_DTIM_COUNT_VAP2 0xff
- #define BIT_DTIM_COUNT_VAP2(x) (((x) & BIT_MASK_DTIM_COUNT_VAP2) << BIT_SHIFT_DTIM_COUNT_VAP2)
- #define BIT_GET_DTIM_COUNT_VAP2(x) (((x) >> BIT_SHIFT_DTIM_COUNT_VAP2) & BIT_MASK_DTIM_COUNT_VAP2)
- /* 2 REG_DTIM_COUNTER_VAP3 (Offset 0x05AB) */
- #define BIT_SHIFT_DTIM_COUNT_VAP3 0
- #define BIT_MASK_DTIM_COUNT_VAP3 0xff
- #define BIT_DTIM_COUNT_VAP3(x) (((x) & BIT_MASK_DTIM_COUNT_VAP3) << BIT_SHIFT_DTIM_COUNT_VAP3)
- #define BIT_GET_DTIM_COUNT_VAP3(x) (((x) >> BIT_SHIFT_DTIM_COUNT_VAP3) & BIT_MASK_DTIM_COUNT_VAP3)
- /* 2 REG_DTIM_COUNTER_VAP4 (Offset 0x05AC) */
- #define BIT_SHIFT_DTIM_COUNT_VAP4 0
- #define BIT_MASK_DTIM_COUNT_VAP4 0xff
- #define BIT_DTIM_COUNT_VAP4(x) (((x) & BIT_MASK_DTIM_COUNT_VAP4) << BIT_SHIFT_DTIM_COUNT_VAP4)
- #define BIT_GET_DTIM_COUNT_VAP4(x) (((x) >> BIT_SHIFT_DTIM_COUNT_VAP4) & BIT_MASK_DTIM_COUNT_VAP4)
- /* 2 REG_DTIM_COUNTER_VAP5 (Offset 0x05AD) */
- #define BIT_SHIFT_DTIM_COUNT_VAP5 0
- #define BIT_MASK_DTIM_COUNT_VAP5 0xff
- #define BIT_DTIM_COUNT_VAP5(x) (((x) & BIT_MASK_DTIM_COUNT_VAP5) << BIT_SHIFT_DTIM_COUNT_VAP5)
- #define BIT_GET_DTIM_COUNT_VAP5(x) (((x) >> BIT_SHIFT_DTIM_COUNT_VAP5) & BIT_MASK_DTIM_COUNT_VAP5)
- /* 2 REG_DTIM_COUNTER_VAP6 (Offset 0x05AE) */
- #define BIT_SHIFT_DTIM_COUNT_VAP6 0
- #define BIT_MASK_DTIM_COUNT_VAP6 0xff
- #define BIT_DTIM_COUNT_VAP6(x) (((x) & BIT_MASK_DTIM_COUNT_VAP6) << BIT_SHIFT_DTIM_COUNT_VAP6)
- #define BIT_GET_DTIM_COUNT_VAP6(x) (((x) >> BIT_SHIFT_DTIM_COUNT_VAP6) & BIT_MASK_DTIM_COUNT_VAP6)
- /* 2 REG_DTIM_COUNTER_VAP7 (Offset 0x05AF) */
- #define BIT_SHIFT_DTIM_COUNT_VAP7 0
- #define BIT_MASK_DTIM_COUNT_VAP7 0xff
- #define BIT_DTIM_COUNT_VAP7(x) (((x) & BIT_MASK_DTIM_COUNT_VAP7) << BIT_SHIFT_DTIM_COUNT_VAP7)
- #define BIT_GET_DTIM_COUNT_VAP7(x) (((x) >> BIT_SHIFT_DTIM_COUNT_VAP7) & BIT_MASK_DTIM_COUNT_VAP7)
- /* 2 REG_DIS_ATIM (Offset 0x05B0) */
- #define BIT_DIS_ATIM_VAP7 BIT(7)
- #define BIT_DIS_ATIM_VAP6 BIT(6)
- #define BIT_DIS_ATIM_VAP5 BIT(5)
- #define BIT_DIS_ATIM_VAP4 BIT(4)
- #define BIT_DIS_ATIM_VAP3 BIT(3)
- #define BIT_DIS_ATIM_VAP2 BIT(2)
- #define BIT_DIS_ATIM_VAP1 BIT(1)
- #define BIT_DIS_ATIM_ROOT BIT(0)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_EARLY_128US (Offset 0x05B1) */
- #define BIT_SHIFT_TSFT_SEL_TIMER1 3
- #define BIT_MASK_TSFT_SEL_TIMER1 0x7
- #define BIT_TSFT_SEL_TIMER1(x) (((x) & BIT_MASK_TSFT_SEL_TIMER1) << BIT_SHIFT_TSFT_SEL_TIMER1)
- #define BIT_GET_TSFT_SEL_TIMER1(x) (((x) >> BIT_SHIFT_TSFT_SEL_TIMER1) & BIT_MASK_TSFT_SEL_TIMER1)
- #define BIT_SHIFT_EARLY_128US 0
- #define BIT_MASK_EARLY_128US 0x7
- #define BIT_EARLY_128US(x) (((x) & BIT_MASK_EARLY_128US) << BIT_SHIFT_EARLY_128US)
- #define BIT_GET_EARLY_128US(x) (((x) >> BIT_SHIFT_EARLY_128US) & BIT_MASK_EARLY_128US)
- /* 2 REG_P2PPS1_CTRL (Offset 0x05B2) */
- #define BIT_P2P1_CTW_ALLSTASLEEP BIT(7)
- #define BIT_P2P1_OFF_DISTX_EN BIT(6)
- #define BIT_P2P1_PWR_MGT_EN BIT(5)
- #define BIT_P2P1_NOA1_EN BIT(2)
- #define BIT_P2P1_NOA0_EN BIT(1)
- /* 2 REG_P2PPS2_CTRL (Offset 0x05B3) */
- #define BIT_P2P2_CTW_ALLSTASLEEP BIT(7)
- #define BIT_P2P2_OFF_DISTX_EN BIT(6)
- #define BIT_P2P2_PWR_MGT_EN BIT(5)
- #define BIT_P2P2_NOA1_EN BIT(2)
- #define BIT_P2P2_NOA0_EN BIT(1)
- /* 2 REG_TIMER0_SRC_SEL (Offset 0x05B4) */
- #define BIT_SHIFT_SYNC_CLI_SEL 4
- #define BIT_MASK_SYNC_CLI_SEL 0x7
- #define BIT_SYNC_CLI_SEL(x) (((x) & BIT_MASK_SYNC_CLI_SEL) << BIT_SHIFT_SYNC_CLI_SEL)
- #define BIT_GET_SYNC_CLI_SEL(x) (((x) >> BIT_SHIFT_SYNC_CLI_SEL) & BIT_MASK_SYNC_CLI_SEL)
- #define BIT_SHIFT_TSFT_SEL_TIMER0 0
- #define BIT_MASK_TSFT_SEL_TIMER0 0x7
- #define BIT_TSFT_SEL_TIMER0(x) (((x) & BIT_MASK_TSFT_SEL_TIMER0) << BIT_SHIFT_TSFT_SEL_TIMER0)
- #define BIT_GET_TSFT_SEL_TIMER0(x) (((x) >> BIT_SHIFT_TSFT_SEL_TIMER0) & BIT_MASK_TSFT_SEL_TIMER0)
- /* 2 REG_NOA_UNIT_SEL (Offset 0x05B5) */
- #define BIT_SHIFT_NOA_UNIT2_SEL 8
- #define BIT_MASK_NOA_UNIT2_SEL 0x7
- #define BIT_NOA_UNIT2_SEL(x) (((x) & BIT_MASK_NOA_UNIT2_SEL) << BIT_SHIFT_NOA_UNIT2_SEL)
- #define BIT_GET_NOA_UNIT2_SEL(x) (((x) >> BIT_SHIFT_NOA_UNIT2_SEL) & BIT_MASK_NOA_UNIT2_SEL)
- #define BIT_SHIFT_NOA_UNIT1_SEL 4
- #define BIT_MASK_NOA_UNIT1_SEL 0x7
- #define BIT_NOA_UNIT1_SEL(x) (((x) & BIT_MASK_NOA_UNIT1_SEL) << BIT_SHIFT_NOA_UNIT1_SEL)
- #define BIT_GET_NOA_UNIT1_SEL(x) (((x) >> BIT_SHIFT_NOA_UNIT1_SEL) & BIT_MASK_NOA_UNIT1_SEL)
- #define BIT_SHIFT_NOA_UNIT0_SEL 0
- #define BIT_MASK_NOA_UNIT0_SEL 0x7
- #define BIT_NOA_UNIT0_SEL(x) (((x) & BIT_MASK_NOA_UNIT0_SEL) << BIT_SHIFT_NOA_UNIT0_SEL)
- #define BIT_GET_NOA_UNIT0_SEL(x) (((x) >> BIT_SHIFT_NOA_UNIT0_SEL) & BIT_MASK_NOA_UNIT0_SEL)
- /* 2 REG_P2POFF_DIS_TXTIME (Offset 0x05B7) */
- #define BIT_SHIFT_P2POFF_DIS_TXTIME 0
- #define BIT_MASK_P2POFF_DIS_TXTIME 0xff
- #define BIT_P2POFF_DIS_TXTIME(x) (((x) & BIT_MASK_P2POFF_DIS_TXTIME) << BIT_SHIFT_P2POFF_DIS_TXTIME)
- #define BIT_GET_P2POFF_DIS_TXTIME(x) (((x) >> BIT_SHIFT_P2POFF_DIS_TXTIME) & BIT_MASK_P2POFF_DIS_TXTIME)
- /* 2 REG_MBSSID_BCN_SPACE2 (Offset 0x05B8) */
- #define BIT_SHIFT_BCN_SPACE_CLINT2 16
- #define BIT_MASK_BCN_SPACE_CLINT2 0xfff
- #define BIT_BCN_SPACE_CLINT2(x) (((x) & BIT_MASK_BCN_SPACE_CLINT2) << BIT_SHIFT_BCN_SPACE_CLINT2)
- #define BIT_GET_BCN_SPACE_CLINT2(x) (((x) >> BIT_SHIFT_BCN_SPACE_CLINT2) & BIT_MASK_BCN_SPACE_CLINT2)
- #define BIT_SHIFT_BCN_SPACE_CLINT1 0
- #define BIT_MASK_BCN_SPACE_CLINT1 0xfff
- #define BIT_BCN_SPACE_CLINT1(x) (((x) & BIT_MASK_BCN_SPACE_CLINT1) << BIT_SHIFT_BCN_SPACE_CLINT1)
- #define BIT_GET_BCN_SPACE_CLINT1(x) (((x) >> BIT_SHIFT_BCN_SPACE_CLINT1) & BIT_MASK_BCN_SPACE_CLINT1)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_MBSSID_BCN_SPACE3 (Offset 0x05BC) */
- #define BIT_SHIFT_BCNERR_CNT_OTHERS 24
- #define BIT_MASK_BCNERR_CNT_OTHERS 0xff
- #define BIT_BCNERR_CNT_OTHERS(x) (((x) & BIT_MASK_BCNERR_CNT_OTHERS) << BIT_SHIFT_BCNERR_CNT_OTHERS)
- #define BIT_GET_BCNERR_CNT_OTHERS(x) (((x) >> BIT_SHIFT_BCNERR_CNT_OTHERS) & BIT_MASK_BCNERR_CNT_OTHERS)
- #define BIT_BCNERR_CNT_EN BIT(20)
- #define BIT_SHIFT_SUB_BCN_SPACE_V1 16
- #define BIT_MASK_SUB_BCN_SPACE_V1 0xfff
- #define BIT_SUB_BCN_SPACE_V1(x) (((x) & BIT_MASK_SUB_BCN_SPACE_V1) << BIT_SHIFT_SUB_BCN_SPACE_V1)
- #define BIT_GET_SUB_BCN_SPACE_V1(x) (((x) >> BIT_SHIFT_SUB_BCN_SPACE_V1) & BIT_MASK_SUB_BCN_SPACE_V1)
- #define BIT_SHIFT_BCNERR_PORT_SEL 16
- #define BIT_MASK_BCNERR_PORT_SEL 0x7
- #define BIT_BCNERR_PORT_SEL(x) (((x) & BIT_MASK_BCNERR_PORT_SEL) << BIT_SHIFT_BCNERR_PORT_SEL)
- #define BIT_GET_BCNERR_PORT_SEL(x) (((x) >> BIT_SHIFT_BCNERR_PORT_SEL) & BIT_MASK_BCNERR_PORT_SEL)
- #define BIT_SHIFT_RXBCN_TIMER 16
- #define BIT_MASK_RXBCN_TIMER 0xffff
- #define BIT_RXBCN_TIMER(x) (((x) & BIT_MASK_RXBCN_TIMER) << BIT_SHIFT_RXBCN_TIMER)
- #define BIT_GET_RXBCN_TIMER(x) (((x) >> BIT_SHIFT_RXBCN_TIMER) & BIT_MASK_RXBCN_TIMER)
- #define BIT_SHIFT_BCNERR_CNT_INVALID 16
- #define BIT_MASK_BCNERR_CNT_INVALID 0xff
- #define BIT_BCNERR_CNT_INVALID(x) (((x) & BIT_MASK_BCNERR_CNT_INVALID) << BIT_SHIFT_BCNERR_CNT_INVALID)
- #define BIT_GET_BCNERR_CNT_INVALID(x) (((x) >> BIT_SHIFT_BCNERR_CNT_INVALID) & BIT_MASK_BCNERR_CNT_INVALID)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_MBSSID_BCN_SPACE3 (Offset 0x05BC) */
- #define BIT_SHIFT_SUB_BCN_SPACE 16
- #define BIT_MASK_SUB_BCN_SPACE 0xff
- #define BIT_SUB_BCN_SPACE(x) (((x) & BIT_MASK_SUB_BCN_SPACE) << BIT_SHIFT_SUB_BCN_SPACE)
- #define BIT_GET_SUB_BCN_SPACE(x) (((x) >> BIT_SHIFT_SUB_BCN_SPACE) & BIT_MASK_SUB_BCN_SPACE)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_MBSSID_BCN_SPACE3 (Offset 0x05BC) */
- #define BIT_SHIFT_TXPAUSE1 8
- #define BIT_MASK_TXPAUSE1 0xff
- #define BIT_TXPAUSE1(x) (((x) & BIT_MASK_TXPAUSE1) << BIT_SHIFT_TXPAUSE1)
- #define BIT_GET_TXPAUSE1(x) (((x) >> BIT_SHIFT_TXPAUSE1) & BIT_MASK_TXPAUSE1)
- #define BIT_SHIFT_BCNERR_CNT_MAC 8
- #define BIT_MASK_BCNERR_CNT_MAC 0xff
- #define BIT_BCNERR_CNT_MAC(x) (((x) & BIT_MASK_BCNERR_CNT_MAC) << BIT_SHIFT_BCNERR_CNT_MAC)
- #define BIT_GET_BCNERR_CNT_MAC(x) (((x) >> BIT_SHIFT_BCNERR_CNT_MAC) & BIT_MASK_BCNERR_CNT_MAC)
- #define BIT_CHANGE_POW_BCN_AREA BIT(1)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_MBSSID_BCN_SPACE3 (Offset 0x05BC) */
- #define BIT_SHIFT_BCN_SPACE_CLINT3 0
- #define BIT_MASK_BCN_SPACE_CLINT3 0xfff
- #define BIT_BCN_SPACE_CLINT3(x) (((x) & BIT_MASK_BCN_SPACE_CLINT3) << BIT_SHIFT_BCN_SPACE_CLINT3)
- #define BIT_GET_BCN_SPACE_CLINT3(x) (((x) >> BIT_SHIFT_BCN_SPACE_CLINT3) & BIT_MASK_BCN_SPACE_CLINT3)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_MBSSID_BCN_SPACE3 (Offset 0x05BC) */
- #define BIT_SHIFT_BW_CFG 0
- #define BIT_MASK_BW_CFG 0x3
- #define BIT_BW_CFG(x) (((x) & BIT_MASK_BW_CFG) << BIT_SHIFT_BW_CFG)
- #define BIT_GET_BW_CFG(x) (((x) >> BIT_SHIFT_BW_CFG) & BIT_MASK_BW_CFG)
- #define BIT_SHIFT_BCN_ELY_ADJ 0
- #define BIT_MASK_BCN_ELY_ADJ 0xffff
- #define BIT_BCN_ELY_ADJ(x) (((x) & BIT_MASK_BCN_ELY_ADJ) << BIT_SHIFT_BCN_ELY_ADJ)
- #define BIT_GET_BCN_ELY_ADJ(x) (((x) >> BIT_SHIFT_BCN_ELY_ADJ) & BIT_MASK_BCN_ELY_ADJ)
- #define BIT_SHIFT_BCNERR_CNT_CCA 0
- #define BIT_MASK_BCNERR_CNT_CCA 0xff
- #define BIT_BCNERR_CNT_CCA(x) (((x) & BIT_MASK_BCNERR_CNT_CCA) << BIT_SHIFT_BCNERR_CNT_CCA)
- #define BIT_GET_BCNERR_CNT_CCA(x) (((x) >> BIT_SHIFT_BCNERR_CNT_CCA) & BIT_MASK_BCNERR_CNT_CCA)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_ACMHWCTRL (Offset 0x05C0) */
- #define BIT_BEQ_ACM_STATUS BIT(7)
- #define BIT_VIQ_ACM_STATUS BIT(6)
- #define BIT_VOQ_ACM_STATUS BIT(5)
- #define BIT_BEQ_ACM_EN BIT(3)
- #define BIT_VIQ_ACM_EN BIT(2)
- #define BIT_VOQ_ACM_EN BIT(1)
- #define BIT_ACMHWEN BIT(0)
- /* 2 REG_ACMRSTCTRL (Offset 0x05C1) */
- #define BIT_BE_ACM_RESET_USED_TIME BIT(2)
- #define BIT_VI_ACM_RESET_USED_TIME BIT(1)
- #define BIT_VO_ACM_RESET_USED_TIME BIT(0)
- /* 2 REG_ACMAVG (Offset 0x05C2) */
- #define BIT_SHIFT_AVGPERIOD 0
- #define BIT_MASK_AVGPERIOD 0xffff
- #define BIT_AVGPERIOD(x) (((x) & BIT_MASK_AVGPERIOD) << BIT_SHIFT_AVGPERIOD)
- #define BIT_GET_AVGPERIOD(x) (((x) >> BIT_SHIFT_AVGPERIOD) & BIT_MASK_AVGPERIOD)
- /* 2 REG_VO_ADMTIME (Offset 0x05C4) */
- #define BIT_SHIFT_VO_ADMITTED_TIME 0
- #define BIT_MASK_VO_ADMITTED_TIME 0xffff
- #define BIT_VO_ADMITTED_TIME(x) (((x) & BIT_MASK_VO_ADMITTED_TIME) << BIT_SHIFT_VO_ADMITTED_TIME)
- #define BIT_GET_VO_ADMITTED_TIME(x) (((x) >> BIT_SHIFT_VO_ADMITTED_TIME) & BIT_MASK_VO_ADMITTED_TIME)
- /* 2 REG_VI_ADMTIME (Offset 0x05C6) */
- #define BIT_SHIFT_VI_ADMITTED_TIME 0
- #define BIT_MASK_VI_ADMITTED_TIME 0xffff
- #define BIT_VI_ADMITTED_TIME(x) (((x) & BIT_MASK_VI_ADMITTED_TIME) << BIT_SHIFT_VI_ADMITTED_TIME)
- #define BIT_GET_VI_ADMITTED_TIME(x) (((x) >> BIT_SHIFT_VI_ADMITTED_TIME) & BIT_MASK_VI_ADMITTED_TIME)
- /* 2 REG_BE_ADMTIME (Offset 0x05C8) */
- #define BIT_SHIFT_BE_ADMITTED_TIME 0
- #define BIT_MASK_BE_ADMITTED_TIME 0xffff
- #define BIT_BE_ADMITTED_TIME(x) (((x) & BIT_MASK_BE_ADMITTED_TIME) << BIT_SHIFT_BE_ADMITTED_TIME)
- #define BIT_GET_BE_ADMITTED_TIME(x) (((x) >> BIT_SHIFT_BE_ADMITTED_TIME) & BIT_MASK_BE_ADMITTED_TIME)
- /* 2 REG_EDCA_RANDOM_GEN (Offset 0x05CC) */
- #define BIT_SHIFT_RANDOM_GEN 0
- #define BIT_MASK_RANDOM_GEN 0xffffff
- #define BIT_RANDOM_GEN(x) (((x) & BIT_MASK_RANDOM_GEN) << BIT_SHIFT_RANDOM_GEN)
- #define BIT_GET_RANDOM_GEN(x) (((x) >> BIT_SHIFT_RANDOM_GEN) & BIT_MASK_RANDOM_GEN)
- #endif
- #if (HALMAC_8192E_SUPPORT)
- /* 2 REG_TXCMD_NOA_SEL (Offset 0x05CF) */
- #define BIT_NOA_SEL BIT(4)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_TXCMD_NOA_SEL (Offset 0x05CF) */
- #define BIT_SHIFT_NOA_SEL 4
- #define BIT_MASK_NOA_SEL 0x7
- #define BIT_NOA_SEL(x) (((x) & BIT_MASK_NOA_SEL) << BIT_SHIFT_NOA_SEL)
- #define BIT_GET_NOA_SEL(x) (((x) >> BIT_SHIFT_NOA_SEL) & BIT_MASK_NOA_SEL)
- #endif
- #if (HALMAC_8881A_SUPPORT)
- /* 2 REG_TXCMD_NOA_SEL (Offset 0x05CF) */
- #define BIT_NOA_SEL_V1 BIT(4)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_TXCMD_NOA_SEL (Offset 0x05CF) */
- #define BIT_SHIFT_TXCMD_SEG_SEL 0
- #define BIT_MASK_TXCMD_SEG_SEL 0xf
- #define BIT_TXCMD_SEG_SEL(x) (((x) & BIT_MASK_TXCMD_SEG_SEL) << BIT_SHIFT_TXCMD_SEG_SEL)
- #define BIT_GET_TXCMD_SEG_SEL(x) (((x) >> BIT_SHIFT_TXCMD_SEG_SEL) & BIT_MASK_TXCMD_SEG_SEL)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_NOA_PARAM (Offset 0x05E0) */
- #define BIT_SHIFT_NOA_COUNT (96 & CPU_OPT_WIDTH)
- #define BIT_MASK_NOA_COUNT 0xff
- #define BIT_NOA_COUNT(x) (((x) & BIT_MASK_NOA_COUNT) << BIT_SHIFT_NOA_COUNT)
- #define BIT_GET_NOA_COUNT(x) (((x) >> BIT_SHIFT_NOA_COUNT) & BIT_MASK_NOA_COUNT)
- #define BIT_SHIFT_NOA_START_TIME (64 & CPU_OPT_WIDTH)
- #define BIT_MASK_NOA_START_TIME 0xffffffffL
- #define BIT_NOA_START_TIME(x) (((x) & BIT_MASK_NOA_START_TIME) << BIT_SHIFT_NOA_START_TIME)
- #define BIT_GET_NOA_START_TIME(x) (((x) >> BIT_SHIFT_NOA_START_TIME) & BIT_MASK_NOA_START_TIME)
- #define BIT_SHIFT_NOA_INTERVAL (32 & CPU_OPT_WIDTH)
- #define BIT_MASK_NOA_INTERVAL 0xffffffffL
- #define BIT_NOA_INTERVAL(x) (((x) & BIT_MASK_NOA_INTERVAL) << BIT_SHIFT_NOA_INTERVAL)
- #define BIT_GET_NOA_INTERVAL(x) (((x) >> BIT_SHIFT_NOA_INTERVAL) & BIT_MASK_NOA_INTERVAL)
- #define BIT_SHIFT_NOA_DURATION 0
- #define BIT_MASK_NOA_DURATION 0xffffffffL
- #define BIT_NOA_DURATION(x) (((x) & BIT_MASK_NOA_DURATION) << BIT_SHIFT_NOA_DURATION)
- #define BIT_GET_NOA_DURATION(x) (((x) >> BIT_SHIFT_NOA_DURATION) & BIT_MASK_NOA_DURATION)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT)
- /* 2 REG_NOA_PARAM (Offset 0x05E0) */
- #define BIT_SHIFT_NOA_DURATION_V1 0
- #define BIT_MASK_NOA_DURATION_V1 0xffffffffL
- #define BIT_NOA_DURATION_V1(x) (((x) & BIT_MASK_NOA_DURATION_V1) << BIT_SHIFT_NOA_DURATION_V1)
- #define BIT_GET_NOA_DURATION_V1(x) (((x) >> BIT_SHIFT_NOA_DURATION_V1) & BIT_MASK_NOA_DURATION_V1)
- /* 2 REG_NOA_PARAM_1 (Offset 0x05E4) */
- #define BIT_SHIFT_NOA_INTERVAL_V1 0
- #define BIT_MASK_NOA_INTERVAL_V1 0xffffffffL
- #define BIT_NOA_INTERVAL_V1(x) (((x) & BIT_MASK_NOA_INTERVAL_V1) << BIT_SHIFT_NOA_INTERVAL_V1)
- #define BIT_GET_NOA_INTERVAL_V1(x) (((x) >> BIT_SHIFT_NOA_INTERVAL_V1) & BIT_MASK_NOA_INTERVAL_V1)
- /* 2 REG_NOA_PARAM_2 (Offset 0x05E8) */
- #define BIT_SHIFT_NOA_START_TIME_V1 0
- #define BIT_MASK_NOA_START_TIME_V1 0xffffffffL
- #define BIT_NOA_START_TIME_V1(x) (((x) & BIT_MASK_NOA_START_TIME_V1) << BIT_SHIFT_NOA_START_TIME_V1)
- #define BIT_GET_NOA_START_TIME_V1(x) (((x) >> BIT_SHIFT_NOA_START_TIME_V1) & BIT_MASK_NOA_START_TIME_V1)
- /* 2 REG_NOA_PARAM_3 (Offset 0x05EC) */
- #define BIT_SHIFT_NOA_COUNT_V1 0
- #define BIT_MASK_NOA_COUNT_V1 0xffffffffL
- #define BIT_NOA_COUNT_V1(x) (((x) & BIT_MASK_NOA_COUNT_V1) << BIT_SHIFT_NOA_COUNT_V1)
- #define BIT_GET_NOA_COUNT_V1(x) (((x) >> BIT_SHIFT_NOA_COUNT_V1) & BIT_MASK_NOA_COUNT_V1)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_NOA_SUBIE (Offset 0x05ED) */
- #define BIT_MORE_NOA_DESC BIT(19)
- #define BIT_NOA_DESC1_VALID BIT(18)
- #define BIT_NOA_DESC0_VALID BIT(17)
- #define BIT_NOA_HEAD_VALID BIT(16)
- #define BIT_NOA_OPP_PS BIT(15)
- #define BIT_SHIFT_NOA_CTW 8
- #define BIT_MASK_NOA_CTW 0x7f
- #define BIT_NOA_CTW(x) (((x) & BIT_MASK_NOA_CTW) << BIT_SHIFT_NOA_CTW)
- #define BIT_GET_NOA_CTW(x) (((x) >> BIT_SHIFT_NOA_CTW) & BIT_MASK_NOA_CTW)
- #define BIT_SHIFT_NOA_INDEX 0
- #define BIT_MASK_NOA_INDEX 0xff
- #define BIT_NOA_INDEX(x) (((x) & BIT_MASK_NOA_INDEX) << BIT_SHIFT_NOA_INDEX)
- #define BIT_GET_NOA_INDEX(x) (((x) >> BIT_SHIFT_NOA_INDEX) & BIT_MASK_NOA_INDEX)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_P2P_RST (Offset 0x05F0) */
- #define BIT_P2P2_PWR_RST1 BIT(5)
- #define BIT_P2P2_PWR_RST0 BIT(4)
- #define BIT_P2P1_PWR_RST1 BIT(3)
- #define BIT_P2P1_PWR_RST0 BIT(2)
- #define BIT_P2P_PWR_RST1_V1 BIT(1)
- #define BIT_P2P_PWR_RST0_V1 BIT(0)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_SCHEDULER_RST (Offset 0x05F1) */
- #define BIT_STOP_CPUMGQ BIT(16)
- #define BIT_SYNC_TSF_NOW BIT(2)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_SCHEDULER_RST (Offset 0x05F1) */
- #define BIT_SYNC_CLI BIT(1)
- #define BIT_SCHEDULER_RST_V1 BIT(0)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_SCHEDULER_RST (Offset 0x05F1) */
- #define BIT_SHIFT_CPUMGQ_PARAMETER 0
- #define BIT_MASK_CPUMGQ_PARAMETER 0xffff
- #define BIT_CPUMGQ_PARAMETER(x) (((x) & BIT_MASK_CPUMGQ_PARAMETER) << BIT_SHIFT_CPUMGQ_PARAMETER)
- #define BIT_GET_CPUMGQ_PARAMETER(x) (((x) >> BIT_SHIFT_CPUMGQ_PARAMETER) & BIT_MASK_CPUMGQ_PARAMETER)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_SCH_TXCMD (Offset 0x05F8) */
- #define BIT_SHIFT_SCH_TXCMD 0
- #define BIT_MASK_SCH_TXCMD 0xffffffffL
- #define BIT_SCH_TXCMD(x) (((x) & BIT_MASK_SCH_TXCMD) << BIT_SHIFT_SCH_TXCMD)
- #define BIT_GET_SCH_TXCMD(x) (((x) >> BIT_SHIFT_SCH_TXCMD) & BIT_MASK_SCH_TXCMD)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_WMAC_CR (Offset 0x0600) */
- #define BIT_APSDOFF_STATUS BIT(7)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_WMAC_CR (Offset 0x0600) */
- #define BIT_APSDOFF BIT(6)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_WMAC_CR (Offset 0x0600) */
- #define BIT_STANDBY_STATUS BIT(5)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_WMAC_CR (Offset 0x0600) */
- #define BIT_IC_MACPHY_M BIT(0)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_WMAC_FWPKT_CR (Offset 0x0601) */
- #define BIT_FWEN BIT(7)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_WMAC_FWPKT_CR (Offset 0x0601) */
- #define BIT_PHYSTS_PKT_CTRL BIT(6)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_WMAC_FWPKT_CR (Offset 0x0601) */
- #define BIT_APPHDR_MIDSRCH_FAIL BIT(4)
- #define BIT_FWPARSING_EN BIT(3)
- #define BIT_SHIFT_APPEND_MHDR_LEN 0
- #define BIT_MASK_APPEND_MHDR_LEN 0x7
- #define BIT_APPEND_MHDR_LEN(x) (((x) & BIT_MASK_APPEND_MHDR_LEN) << BIT_SHIFT_APPEND_MHDR_LEN)
- #define BIT_GET_APPEND_MHDR_LEN(x) (((x) >> BIT_SHIFT_APPEND_MHDR_LEN) & BIT_MASK_APPEND_MHDR_LEN)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT)
- /* 2 REG_FW_STS_FILTER (Offset 0x0602) */
- #define BIT_DATA_FW_STS_FILTER BIT(2)
- #define BIT_CTRL_FW_STS_FILTER BIT(1)
- #define BIT_MGNT_FW_STS_FILTER BIT(0)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_TCR (Offset 0x0604) */
- #define BIT_WMAC_EN_RTS_ADDR BIT(31)
- #define BIT_WMAC_DISABLE_CCK BIT(30)
- #define BIT_WMAC_RAW_LEN BIT(29)
- #define BIT_WMAC_NOTX_IN_RXNDP BIT(28)
- #define BIT_WMAC_EN_EOF BIT(27)
- #define BIT_WMAC_BF_SEL BIT(26)
- #define BIT_WMAC_ANTMODE_SEL BIT(25)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_TCR (Offset 0x0604) */
- #define BIT_WMAC_TCRPWRMGT_HWCTL BIT(24)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_TCR (Offset 0x0604) */
- #define BIT_RXLEN_SEL BIT(24)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_TCR (Offset 0x0604) */
- #define BIT_WMAC_SMOOTH_VAL BIT(23)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_TCR (Offset 0x0604) */
- #define BIT_UNDERFLOWEN_CMPLEN_SEL BIT(21)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_TCR (Offset 0x0604) */
- #define BIT_SHIFT_TSFT_CMP 20
- #define BIT_MASK_TSFT_CMP 0xf
- #define BIT_TSFT_CMP(x) (((x) & BIT_MASK_TSFT_CMP) << BIT_SHIFT_TSFT_CMP)
- #define BIT_GET_TSFT_CMP(x) (((x) >> BIT_SHIFT_TSFT_CMP) & BIT_MASK_TSFT_CMP)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_TCR (Offset 0x0604) */
- #define BIT_FETCH_MPDU_AFTER_WSEC_RDY BIT(20)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_TCR (Offset 0x0604) */
- #define BIT_WMAC_TCR_EN_20MST BIT(19)
- #define BIT_WMAC_DIS_SIGTA BIT(18)
- #define BIT_WMAC_DIS_A2B0 BIT(17)
- #define BIT_WMAC_MSK_SIGBCRC BIT(16)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_TCR (Offset 0x0604) */
- #define BIT_WMAC_TCR_ERRSTEN_3 BIT(15)
- #define BIT_WMAC_TCR_ERRSTEN_2 BIT(14)
- #define BIT_WMAC_TCR_ERRSTEN_1 BIT(13)
- #define BIT_WMAC_TCR_ERRSTEN_0 BIT(12)
- #define BIT_WMAC_TCR_TXSK_PERPKT BIT(11)
- #define BIT_ICV BIT(10)
- #define BIT_CFEND_FORMAT BIT(9)
- #define BIT_CRC BIT(8)
- #define BIT_PWRBIT_OW_EN BIT(7)
- #define BIT_PWR_ST BIT(6)
- #define BIT_WMAC_TCR_UPD_TIMIE BIT(5)
- #define BIT_WMAC_TCR_UPD_HGQMD BIT(4)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_TCR (Offset 0x0604) */
- #define BIT_VHTSIGA1_TXPS BIT(3)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_TCR (Offset 0x0604) */
- #define BIT_PAD_SEL BIT(2)
- #define BIT_DIS_GCLK BIT(1)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_TCR (Offset 0x0604) */
- #define BIT_TSFRST BIT(0)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_TCR (Offset 0x0604) */
- #define BIT_R_WMAC_TCR_LSIG BIT(0)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_RCR (Offset 0x0608) */
- #define BIT_APP_FCS BIT(31)
- #define BIT_APP_MIC BIT(30)
- #define BIT_APP_ICV BIT(29)
- #define BIT_APP_PHYSTS BIT(28)
- #define BIT_APP_BASSN BIT(27)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_RCR (Offset 0x0608) */
- #define BIT_VHT_DACK BIT(26)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_RCR (Offset 0x0608) */
- #define BIT_TCPOFLD_EN BIT(25)
- #define BIT_ENMBID BIT(24)
- #define BIT_LSIGEN BIT(23)
- #define BIT_MFBEN BIT(22)
- #define BIT_DISCHKPPDLLEN BIT(21)
- #define BIT_PKTCTL_DLEN BIT(20)
- #define BIT_TIM_PARSER_EN BIT(18)
- #define BIT_BC_MD_EN BIT(17)
- #define BIT_UC_MD_EN BIT(16)
- #define BIT_RXSK_PERPKT BIT(15)
- #define BIT_HTC_LOC_CTRL BIT(14)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_RCR (Offset 0x0608) */
- #define BIT_AMF BIT(13)
- #define BIT_ACF BIT(12)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_RCR (Offset 0x0608) */
- #define BIT_RPFM_CAM_ENABLE BIT(12)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_RCR (Offset 0x0608) */
- #define BIT_ADF BIT(11)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_RCR (Offset 0x0608) */
- #define BIT_TA_BCN BIT(11)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_RCR (Offset 0x0608) */
- #define BIT_DISDECMYPKT BIT(10)
- #define BIT_AICV BIT(9)
- #define BIT_ACRC32 BIT(8)
- #define BIT_CBSSID_BCN BIT(7)
- #define BIT_CBSSID_DATA BIT(6)
- #define BIT_APWRMGT BIT(5)
- #define BIT_ADD3 BIT(4)
- #define BIT_AB BIT(3)
- #define BIT_AM BIT(2)
- #define BIT_APM BIT(1)
- #define BIT_AAP BIT(0)
- /* 2 REG_RX_PKT_LIMIT (Offset 0x060C) */
- #define BIT_SHIFT_RXPKTLMT 0
- #define BIT_MASK_RXPKTLMT 0x3f
- #define BIT_RXPKTLMT(x) (((x) & BIT_MASK_RXPKTLMT) << BIT_SHIFT_RXPKTLMT)
- #define BIT_GET_RXPKTLMT(x) (((x) >> BIT_SHIFT_RXPKTLMT) & BIT_MASK_RXPKTLMT)
- /* 2 REG_RX_DLK_TIME (Offset 0x060D) */
- #define BIT_SHIFT_RX_DLK_TIME 0
- #define BIT_MASK_RX_DLK_TIME 0xff
- #define BIT_RX_DLK_TIME(x) (((x) & BIT_MASK_RX_DLK_TIME) << BIT_SHIFT_RX_DLK_TIME)
- #define BIT_GET_RX_DLK_TIME(x) (((x) >> BIT_SHIFT_RX_DLK_TIME) & BIT_MASK_RX_DLK_TIME)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_RX_DRVINFO_SZ (Offset 0x060F) */
- #define BIT_DATA_RPFM15EN BIT(15)
- #define BIT_DATA_RPFM14EN BIT(14)
- #define BIT_DATA_RPFM13EN BIT(13)
- #define BIT_DATA_RPFM12EN BIT(12)
- #define BIT_DATA_RPFM11EN BIT(11)
- #define BIT_DATA_RPFM10EN BIT(10)
- #define BIT_DATA_RPFM9EN BIT(9)
- #define BIT_DATA_RPFM8EN BIT(8)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_RX_DRVINFO_SZ (Offset 0x060F) */
- #define BIT_APP_PHYSTS_PER_SUBMPDU BIT(7)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_RX_DRVINFO_SZ (Offset 0x060F) */
- #define BIT_PHYSTS_PER_PKT_MODE BIT(7)
- #define BIT_DATA_RPFM7EN BIT(7)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_RX_DRVINFO_SZ (Offset 0x060F) */
- #define BIT_APP_MH_SHIFT_VAL BIT(6)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_RX_DRVINFO_SZ (Offset 0x060F) */
- #define BIT_DATA_RPFM6EN BIT(6)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_RX_DRVINFO_SZ (Offset 0x060F) */
- #define BIT_WMAC_ENSHIFT BIT(5)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_RX_DRVINFO_SZ (Offset 0x060F) */
- #define BIT_DATA_RPFM5EN BIT(5)
- #define BIT_DATA_RPFM4EN BIT(4)
- #define BIT_DATA_RPFM3EN BIT(3)
- #define BIT_DATA_RPFM2EN BIT(2)
- #define BIT_DATA_RPFM1EN BIT(1)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_RX_DRVINFO_SZ (Offset 0x060F) */
- #define BIT_SHIFT_DRVINFO_SZ 0
- #define BIT_MASK_DRVINFO_SZ 0xff
- #define BIT_DRVINFO_SZ(x) (((x) & BIT_MASK_DRVINFO_SZ) << BIT_SHIFT_DRVINFO_SZ)
- #define BIT_GET_DRVINFO_SZ(x) (((x) >> BIT_SHIFT_DRVINFO_SZ) & BIT_MASK_DRVINFO_SZ)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_RX_DRVINFO_SZ (Offset 0x060F) */
- #define BIT_SHIFT_DRVINFO_SZ_V1 0
- #define BIT_MASK_DRVINFO_SZ_V1 0xf
- #define BIT_DRVINFO_SZ_V1(x) (((x) & BIT_MASK_DRVINFO_SZ_V1) << BIT_SHIFT_DRVINFO_SZ_V1)
- #define BIT_GET_DRVINFO_SZ_V1(x) (((x) >> BIT_SHIFT_DRVINFO_SZ_V1) & BIT_MASK_DRVINFO_SZ_V1)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_RX_DRVINFO_SZ (Offset 0x060F) */
- #define BIT_DATA_RPFM0EN BIT(0)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_MACID (Offset 0x0610) */
- #define BIT_SHIFT_MACID 0
- #define BIT_MASK_MACID 0xffffffffffffL
- #define BIT_MACID(x) (((x) & BIT_MASK_MACID) << BIT_SHIFT_MACID)
- #define BIT_GET_MACID(x) (((x) >> BIT_SHIFT_MACID) & BIT_MASK_MACID)
- /* 2 REG_BSSID (Offset 0x0618) */
- #define BIT_SHIFT_BSSID 0
- #define BIT_MASK_BSSID 0xffffffffffffL
- #define BIT_BSSID(x) (((x) & BIT_MASK_BSSID) << BIT_SHIFT_BSSID)
- #define BIT_GET_BSSID(x) (((x) >> BIT_SHIFT_BSSID) & BIT_MASK_BSSID)
- /* 2 REG_MAR (Offset 0x0620) */
- #define BIT_SHIFT_MAR 0
- #define BIT_MASK_MAR 0xffffffffffffffffL
- #define BIT_MAR(x) (((x) & BIT_MASK_MAR) << BIT_SHIFT_MAR)
- #define BIT_GET_MAR(x) (((x) >> BIT_SHIFT_MAR) & BIT_MASK_MAR)
- /* 2 REG_MBIDCAMCFG_1 (Offset 0x0628) */
- #define BIT_SHIFT_MBIDCAM_RWDATA_L 0
- #define BIT_MASK_MBIDCAM_RWDATA_L 0xffffffffL
- #define BIT_MBIDCAM_RWDATA_L(x) (((x) & BIT_MASK_MBIDCAM_RWDATA_L) << BIT_SHIFT_MBIDCAM_RWDATA_L)
- #define BIT_GET_MBIDCAM_RWDATA_L(x) (((x) >> BIT_SHIFT_MBIDCAM_RWDATA_L) & BIT_MASK_MBIDCAM_RWDATA_L)
- /* 2 REG_MBIDCAMCFG_2 (Offset 0x062C) */
- #define BIT_MBIDCAM_POLL BIT(31)
- #define BIT_MBIDCAM_WT_EN BIT(30)
- #define BIT_SHIFT_MBIDCAM_ADDR 24
- #define BIT_MASK_MBIDCAM_ADDR 0x1f
- #define BIT_MBIDCAM_ADDR(x) (((x) & BIT_MASK_MBIDCAM_ADDR) << BIT_SHIFT_MBIDCAM_ADDR)
- #define BIT_GET_MBIDCAM_ADDR(x) (((x) >> BIT_SHIFT_MBIDCAM_ADDR) & BIT_MASK_MBIDCAM_ADDR)
- #define BIT_MBIDCAM_VALID BIT(23)
- #define BIT_LSIC_TXOP_EN BIT(17)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_MBIDCAMCFG_2 (Offset 0x062C) */
- #define BIT_CTS_EN BIT(16)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_MBIDCAMCFG_2 (Offset 0x062C) */
- #define BIT_REPEAT_MODE_EN BIT(16)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_MBIDCAMCFG_2 (Offset 0x062C) */
- #define BIT_SHIFT_MBIDCAM_RWDATA_H 0
- #define BIT_MASK_MBIDCAM_RWDATA_H 0xffff
- #define BIT_MBIDCAM_RWDATA_H(x) (((x) & BIT_MASK_MBIDCAM_RWDATA_H) << BIT_SHIFT_MBIDCAM_RWDATA_H)
- #define BIT_GET_MBIDCAM_RWDATA_H(x) (((x) >> BIT_SHIFT_MBIDCAM_RWDATA_H) & BIT_MASK_MBIDCAM_RWDATA_H)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_MCU_TEST_1 (Offset 0x0630) */
- #define BIT_SHIFT_MCU_RSVD 0
- #define BIT_MASK_MCU_RSVD 0xffffffffL
- #define BIT_MCU_RSVD(x) (((x) & BIT_MASK_MCU_RSVD) << BIT_SHIFT_MCU_RSVD)
- #define BIT_GET_MCU_RSVD(x) (((x) >> BIT_SHIFT_MCU_RSVD) & BIT_MASK_MCU_RSVD)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_WMAC_TCR_TSFT_OFS (Offset 0x0630) */
- #define BIT_SHIFT_WMAC_TCR_TSFT_OFS 0
- #define BIT_MASK_WMAC_TCR_TSFT_OFS 0xffff
- #define BIT_WMAC_TCR_TSFT_OFS(x) (((x) & BIT_MASK_WMAC_TCR_TSFT_OFS) << BIT_SHIFT_WMAC_TCR_TSFT_OFS)
- #define BIT_GET_WMAC_TCR_TSFT_OFS(x) (((x) >> BIT_SHIFT_WMAC_TCR_TSFT_OFS) & BIT_MASK_WMAC_TCR_TSFT_OFS)
- /* 2 REG_UDF_THSD (Offset 0x0632) */
- #define BIT_SHIFT_UDF_THSD 0
- #define BIT_MASK_UDF_THSD 0xff
- #define BIT_UDF_THSD(x) (((x) & BIT_MASK_UDF_THSD) << BIT_SHIFT_UDF_THSD)
- #define BIT_GET_UDF_THSD(x) (((x) >> BIT_SHIFT_UDF_THSD) & BIT_MASK_UDF_THSD)
- /* 2 REG_ZLD_NUM (Offset 0x0633) */
- #define BIT_SHIFT_ZLD_NUM 0
- #define BIT_MASK_ZLD_NUM 0xff
- #define BIT_ZLD_NUM(x) (((x) & BIT_MASK_ZLD_NUM) << BIT_SHIFT_ZLD_NUM)
- #define BIT_GET_ZLD_NUM(x) (((x) >> BIT_SHIFT_ZLD_NUM) & BIT_MASK_ZLD_NUM)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_MCU_TEST_2 (Offset 0x0634) */
- #define BIT_SHIFT_MCU_RSVD_2 0
- #define BIT_MASK_MCU_RSVD_2 0xffffffffL
- #define BIT_MCU_RSVD_2(x) (((x) & BIT_MASK_MCU_RSVD_2) << BIT_SHIFT_MCU_RSVD_2)
- #define BIT_GET_MCU_RSVD_2(x) (((x) >> BIT_SHIFT_MCU_RSVD_2) & BIT_MASK_MCU_RSVD_2)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_STMP_THSD (Offset 0x0634) */
- #define BIT_SHIFT_STMP_THSD 0
- #define BIT_MASK_STMP_THSD 0xff
- #define BIT_STMP_THSD(x) (((x) & BIT_MASK_STMP_THSD) << BIT_SHIFT_STMP_THSD)
- #define BIT_GET_STMP_THSD(x) (((x) >> BIT_SHIFT_STMP_THSD) & BIT_MASK_STMP_THSD)
- /* 2 REG_WMAC_TXTIMEOUT (Offset 0x0635) */
- #define BIT_SHIFT_WMAC_TXTIMEOUT 0
- #define BIT_MASK_WMAC_TXTIMEOUT 0xff
- #define BIT_WMAC_TXTIMEOUT(x) (((x) & BIT_MASK_WMAC_TXTIMEOUT) << BIT_SHIFT_WMAC_TXTIMEOUT)
- #define BIT_GET_WMAC_TXTIMEOUT(x) (((x) >> BIT_SHIFT_WMAC_TXTIMEOUT) & BIT_MASK_WMAC_TXTIMEOUT)
- /* 2 REG_MCU_TEST_2_V1 (Offset 0x0636) */
- #define BIT_SHIFT_MCU_RSVD_2_V1 0
- #define BIT_MASK_MCU_RSVD_2_V1 0xffff
- #define BIT_MCU_RSVD_2_V1(x) (((x) & BIT_MASK_MCU_RSVD_2_V1) << BIT_SHIFT_MCU_RSVD_2_V1)
- #define BIT_GET_MCU_RSVD_2_V1(x) (((x) >> BIT_SHIFT_MCU_RSVD_2_V1) & BIT_MASK_MCU_RSVD_2_V1)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_USTIME_EDCA (Offset 0x0638) */
- #define BIT_SHIFT_USTIME_EDCA 0
- #define BIT_MASK_USTIME_EDCA 0xff
- #define BIT_USTIME_EDCA(x) (((x) & BIT_MASK_USTIME_EDCA) << BIT_SHIFT_USTIME_EDCA)
- #define BIT_GET_USTIME_EDCA(x) (((x) >> BIT_SHIFT_USTIME_EDCA) & BIT_MASK_USTIME_EDCA)
- #endif
- #if (HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_USTIME_EDCA (Offset 0x0638) */
- #define BIT_SHIFT_USTIME_EDCA_V1 0
- #define BIT_MASK_USTIME_EDCA_V1 0x1ff
- #define BIT_USTIME_EDCA_V1(x) (((x) & BIT_MASK_USTIME_EDCA_V1) << BIT_SHIFT_USTIME_EDCA_V1)
- #define BIT_GET_USTIME_EDCA_V1(x) (((x) >> BIT_SHIFT_USTIME_EDCA_V1) & BIT_MASK_USTIME_EDCA_V1)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT)
- /* 2 REG_ACKTO_CCK (Offset 0x0639) */
- #define BIT_SHIFT_ACKTO_CCK 0
- #define BIT_MASK_ACKTO_CCK 0xff
- #define BIT_ACKTO_CCK(x) (((x) & BIT_MASK_ACKTO_CCK) << BIT_SHIFT_ACKTO_CCK)
- #define BIT_GET_ACKTO_CCK(x) (((x) >> BIT_SHIFT_ACKTO_CCK) & BIT_MASK_ACKTO_CCK)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_MAC_SPEC_SIFS (Offset 0x063A) */
- #define BIT_SHIFT_SPEC_SIFS_OFDM 8
- #define BIT_MASK_SPEC_SIFS_OFDM 0xff
- #define BIT_SPEC_SIFS_OFDM(x) (((x) & BIT_MASK_SPEC_SIFS_OFDM) << BIT_SHIFT_SPEC_SIFS_OFDM)
- #define BIT_GET_SPEC_SIFS_OFDM(x) (((x) >> BIT_SHIFT_SPEC_SIFS_OFDM) & BIT_MASK_SPEC_SIFS_OFDM)
- #define BIT_SHIFT_SPEC_SIFS_CCK 0
- #define BIT_MASK_SPEC_SIFS_CCK 0xff
- #define BIT_SPEC_SIFS_CCK(x) (((x) & BIT_MASK_SPEC_SIFS_CCK) << BIT_SHIFT_SPEC_SIFS_CCK)
- #define BIT_GET_SPEC_SIFS_CCK(x) (((x) >> BIT_SHIFT_SPEC_SIFS_CCK) & BIT_MASK_SPEC_SIFS_CCK)
- /* 2 REG_RESP_SIFS_CCK (Offset 0x063C) */
- #define BIT_SHIFT_SIFS_R2T_CCK 8
- #define BIT_MASK_SIFS_R2T_CCK 0xff
- #define BIT_SIFS_R2T_CCK(x) (((x) & BIT_MASK_SIFS_R2T_CCK) << BIT_SHIFT_SIFS_R2T_CCK)
- #define BIT_GET_SIFS_R2T_CCK(x) (((x) >> BIT_SHIFT_SIFS_R2T_CCK) & BIT_MASK_SIFS_R2T_CCK)
- #define BIT_SHIFT_SIFS_T2T_CCK 0
- #define BIT_MASK_SIFS_T2T_CCK 0xff
- #define BIT_SIFS_T2T_CCK(x) (((x) & BIT_MASK_SIFS_T2T_CCK) << BIT_SHIFT_SIFS_T2T_CCK)
- #define BIT_GET_SIFS_T2T_CCK(x) (((x) >> BIT_SHIFT_SIFS_T2T_CCK) & BIT_MASK_SIFS_T2T_CCK)
- /* 2 REG_RESP_SIFS_OFDM (Offset 0x063E) */
- #define BIT_SHIFT_SIFS_R2T_OFDM 8
- #define BIT_MASK_SIFS_R2T_OFDM 0xff
- #define BIT_SIFS_R2T_OFDM(x) (((x) & BIT_MASK_SIFS_R2T_OFDM) << BIT_SHIFT_SIFS_R2T_OFDM)
- #define BIT_GET_SIFS_R2T_OFDM(x) (((x) >> BIT_SHIFT_SIFS_R2T_OFDM) & BIT_MASK_SIFS_R2T_OFDM)
- #define BIT_SHIFT_SIFS_T2T_OFDM 0
- #define BIT_MASK_SIFS_T2T_OFDM 0xff
- #define BIT_SIFS_T2T_OFDM(x) (((x) & BIT_MASK_SIFS_T2T_OFDM) << BIT_SHIFT_SIFS_T2T_OFDM)
- #define BIT_GET_SIFS_T2T_OFDM(x) (((x) >> BIT_SHIFT_SIFS_T2T_OFDM) & BIT_MASK_SIFS_T2T_OFDM)
- /* 2 REG_ACKTO (Offset 0x0640) */
- #define BIT_SHIFT_ACKTO 0
- #define BIT_MASK_ACKTO 0xff
- #define BIT_ACKTO(x) (((x) & BIT_MASK_ACKTO) << BIT_SHIFT_ACKTO)
- #define BIT_GET_ACKTO(x) (((x) >> BIT_SHIFT_ACKTO) & BIT_MASK_ACKTO)
- /* 2 REG_CTS2TO (Offset 0x0641) */
- #define BIT_SHIFT_CTS2TO 0
- #define BIT_MASK_CTS2TO 0xff
- #define BIT_CTS2TO(x) (((x) & BIT_MASK_CTS2TO) << BIT_SHIFT_CTS2TO)
- #define BIT_GET_CTS2TO(x) (((x) >> BIT_SHIFT_CTS2TO) & BIT_MASK_CTS2TO)
- /* 2 REG_EIFS (Offset 0x0642) */
- #define BIT_SHIFT_EIFS 0
- #define BIT_MASK_EIFS 0xffff
- #define BIT_EIFS(x) (((x) & BIT_MASK_EIFS) << BIT_SHIFT_EIFS)
- #define BIT_GET_EIFS(x) (((x) >> BIT_SHIFT_EIFS) & BIT_MASK_EIFS)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT)
- /* 2 REG_RPFM_MAP0 (Offset 0x0644) */
- #define BIT_MGT_RPFM15EN BIT(15)
- #define BIT_MGT_RPFM14EN BIT(14)
- #define BIT_MGT_RPFM13EN BIT(13)
- #define BIT_MGT_RPFM12EN BIT(12)
- #define BIT_MGT_RPFM11EN BIT(11)
- #define BIT_MGT_RPFM10EN BIT(10)
- #define BIT_MGT_RPFM9EN BIT(9)
- #define BIT_MGT_RPFM8EN BIT(8)
- #define BIT_MGT_RPFM7EN BIT(7)
- #define BIT_MGT_RPFM6EN BIT(6)
- #define BIT_MGT_RPFM5EN BIT(5)
- #define BIT_MGT_RPFM4EN BIT(4)
- #define BIT_MGT_RPFM3EN BIT(3)
- #define BIT_MGT_RPFM2EN BIT(2)
- #define BIT_MGT_RPFM1EN BIT(1)
- #define BIT_MGT_RPFM0EN BIT(0)
- /* 2 REG_RPFM_CAM_CMD (Offset 0x0648) */
- #define BIT_RPFM_CAM_POLLING BIT(31)
- #define BIT_RPFM_CAM_CLR BIT(30)
- #define BIT_RPFM_CAM_WE BIT(16)
- #define BIT_SHIFT_RPFM_CAM_ADDR 0
- #define BIT_MASK_RPFM_CAM_ADDR 0x7f
- #define BIT_RPFM_CAM_ADDR(x) (((x) & BIT_MASK_RPFM_CAM_ADDR) << BIT_SHIFT_RPFM_CAM_ADDR)
- #define BIT_GET_RPFM_CAM_ADDR(x) (((x) >> BIT_SHIFT_RPFM_CAM_ADDR) & BIT_MASK_RPFM_CAM_ADDR)
- /* 2 REG_RPFM_CAM_RWD (Offset 0x064C) */
- #define BIT_SHIFT_RPFM_CAM_RWD 0
- #define BIT_MASK_RPFM_CAM_RWD 0xffffffffL
- #define BIT_RPFM_CAM_RWD(x) (((x) & BIT_MASK_RPFM_CAM_RWD) << BIT_SHIFT_RPFM_CAM_RWD)
- #define BIT_GET_RPFM_CAM_RWD(x) (((x) >> BIT_SHIFT_RPFM_CAM_RWD) & BIT_MASK_RPFM_CAM_RWD)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_NAV_CTRL (Offset 0x0650) */
- #define BIT_SHIFT_NAV_UPPER 16
- #define BIT_MASK_NAV_UPPER 0xff
- #define BIT_NAV_UPPER(x) (((x) & BIT_MASK_NAV_UPPER) << BIT_SHIFT_NAV_UPPER)
- #define BIT_GET_NAV_UPPER(x) (((x) >> BIT_SHIFT_NAV_UPPER) & BIT_MASK_NAV_UPPER)
- #define BIT_SHIFT_RXMYRTS_NAV 8
- #define BIT_MASK_RXMYRTS_NAV 0xf
- #define BIT_RXMYRTS_NAV(x) (((x) & BIT_MASK_RXMYRTS_NAV) << BIT_SHIFT_RXMYRTS_NAV)
- #define BIT_GET_RXMYRTS_NAV(x) (((x) >> BIT_SHIFT_RXMYRTS_NAV) & BIT_MASK_RXMYRTS_NAV)
- #define BIT_SHIFT_RTSRST 0
- #define BIT_MASK_RTSRST 0xff
- #define BIT_RTSRST(x) (((x) & BIT_MASK_RTSRST) << BIT_SHIFT_RTSRST)
- #define BIT_GET_RTSRST(x) (((x) >> BIT_SHIFT_RTSRST) & BIT_MASK_RTSRST)
- /* 2 REG_BACAMCMD (Offset 0x0654) */
- #define BIT_BACAM_POLL BIT(31)
- #define BIT_BACAM_RST BIT(17)
- #define BIT_BACAM_RW BIT(16)
- #define BIT_SHIFT_TXSBM 14
- #define BIT_MASK_TXSBM 0x3
- #define BIT_TXSBM(x) (((x) & BIT_MASK_TXSBM) << BIT_SHIFT_TXSBM)
- #define BIT_GET_TXSBM(x) (((x) >> BIT_SHIFT_TXSBM) & BIT_MASK_TXSBM)
- #define BIT_SHIFT_BACAM_ADDR 0
- #define BIT_MASK_BACAM_ADDR 0x3f
- #define BIT_BACAM_ADDR(x) (((x) & BIT_MASK_BACAM_ADDR) << BIT_SHIFT_BACAM_ADDR)
- #define BIT_GET_BACAM_ADDR(x) (((x) >> BIT_SHIFT_BACAM_ADDR) & BIT_MASK_BACAM_ADDR)
- /* 2 REG_BACAMCONTENT (Offset 0x0658) */
- #define BIT_SHIFT_BA_CONTENT_H (32 & CPU_OPT_WIDTH)
- #define BIT_MASK_BA_CONTENT_H 0xffffffffL
- #define BIT_BA_CONTENT_H(x) (((x) & BIT_MASK_BA_CONTENT_H) << BIT_SHIFT_BA_CONTENT_H)
- #define BIT_GET_BA_CONTENT_H(x) (((x) >> BIT_SHIFT_BA_CONTENT_H) & BIT_MASK_BA_CONTENT_H)
- #define BIT_SHIFT_BA_CONTENT_L 0
- #define BIT_MASK_BA_CONTENT_L 0xffffffffL
- #define BIT_BA_CONTENT_L(x) (((x) & BIT_MASK_BA_CONTENT_L) << BIT_SHIFT_BA_CONTENT_L)
- #define BIT_GET_BA_CONTENT_L(x) (((x) >> BIT_SHIFT_BA_CONTENT_L) & BIT_MASK_BA_CONTENT_L)
- /* 2 REG_LBDLY (Offset 0x0660) */
- #define BIT_SHIFT_LBDLY 0
- #define BIT_MASK_LBDLY 0x1f
- #define BIT_LBDLY(x) (((x) & BIT_MASK_LBDLY) << BIT_SHIFT_LBDLY)
- #define BIT_GET_LBDLY(x) (((x) >> BIT_SHIFT_LBDLY) & BIT_MASK_LBDLY)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_WMAC_BACAM_RPMEN (Offset 0x0661) */
- #define BIT_SHIFT_BITMAP_SSNBK_COUNTER 2
- #define BIT_MASK_BITMAP_SSNBK_COUNTER 0x3f
- #define BIT_BITMAP_SSNBK_COUNTER(x) (((x) & BIT_MASK_BITMAP_SSNBK_COUNTER) << BIT_SHIFT_BITMAP_SSNBK_COUNTER)
- #define BIT_GET_BITMAP_SSNBK_COUNTER(x) (((x) >> BIT_SHIFT_BITMAP_SSNBK_COUNTER) & BIT_MASK_BITMAP_SSNBK_COUNTER)
- #define BIT_BITMAP_EN BIT(1)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_WMAC_BACAM_RPMEN (Offset 0x0661) */
- #define BIT_WMAC_BACAM_RPMEN BIT(0)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_TX_RX (Offset 0x0662) */
- #define BIT_SHIFT_RXPKT_TYPE 2
- #define BIT_MASK_RXPKT_TYPE 0x3f
- #define BIT_RXPKT_TYPE(x) (((x) & BIT_MASK_RXPKT_TYPE) << BIT_SHIFT_RXPKT_TYPE)
- #define BIT_GET_RXPKT_TYPE(x) (((x) >> BIT_SHIFT_RXPKT_TYPE) & BIT_MASK_RXPKT_TYPE)
- #define BIT_TXACT_IND BIT(1)
- #define BIT_RXACT_IND BIT(0)
- /* 2 REG_WMAC_BITMAP_CTL (Offset 0x0663) */
- #define BIT_BITMAP_VO BIT(7)
- #define BIT_BITMAP_VI BIT(6)
- #define BIT_BITMAP_BE BIT(5)
- #define BIT_BITMAP_BK BIT(4)
- #define BIT_SHIFT_BITMAP_CONDITION 2
- #define BIT_MASK_BITMAP_CONDITION 0x3
- #define BIT_BITMAP_CONDITION(x) (((x) & BIT_MASK_BITMAP_CONDITION) << BIT_SHIFT_BITMAP_CONDITION)
- #define BIT_GET_BITMAP_CONDITION(x) (((x) >> BIT_SHIFT_BITMAP_CONDITION) & BIT_MASK_BITMAP_CONDITION)
- #define BIT_BITMAP_SSNBK_COUNTER_CLR BIT(1)
- #define BIT_BITMAP_FORCE BIT(0)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_RXERR_RPT (Offset 0x0664) */
- #define BIT_SHIFT_RXERR_RPT_SEL_V1_3_0 28
- #define BIT_MASK_RXERR_RPT_SEL_V1_3_0 0xf
- #define BIT_RXERR_RPT_SEL_V1_3_0(x) (((x) & BIT_MASK_RXERR_RPT_SEL_V1_3_0) << BIT_SHIFT_RXERR_RPT_SEL_V1_3_0)
- #define BIT_GET_RXERR_RPT_SEL_V1_3_0(x) (((x) >> BIT_SHIFT_RXERR_RPT_SEL_V1_3_0) & BIT_MASK_RXERR_RPT_SEL_V1_3_0)
- #endif
- #if (HALMAC_8881A_SUPPORT)
- /* 2 REG_RXERR_RPT (Offset 0x0664) */
- #define BIT_SHIFT_RXERR_RPT_SEL 28
- #define BIT_MASK_RXERR_RPT_SEL 0xf
- #define BIT_RXERR_RPT_SEL(x) (((x) & BIT_MASK_RXERR_RPT_SEL) << BIT_SHIFT_RXERR_RPT_SEL)
- #define BIT_GET_RXERR_RPT_SEL(x) (((x) >> BIT_SHIFT_RXERR_RPT_SEL) & BIT_MASK_RXERR_RPT_SEL)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_RXERR_RPT (Offset 0x0664) */
- #define BIT_RXERR_RPT_RST BIT(27)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_RXERR_RPT (Offset 0x0664) */
- #define BIT_RXERR_RPT_SEL_V1_4 BIT(26)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_RXERR_RPT (Offset 0x0664) */
- #define BIT_SHIFT_UD_SELECT_BSSID_2_1 24
- #define BIT_MASK_UD_SELECT_BSSID_2_1 0x3
- #define BIT_UD_SELECT_BSSID_2_1(x) (((x) & BIT_MASK_UD_SELECT_BSSID_2_1) << BIT_SHIFT_UD_SELECT_BSSID_2_1)
- #define BIT_GET_UD_SELECT_BSSID_2_1(x) (((x) >> BIT_SHIFT_UD_SELECT_BSSID_2_1) & BIT_MASK_UD_SELECT_BSSID_2_1)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_RXERR_RPT (Offset 0x0664) */
- #define BIT_W1S BIT(23)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_RXERR_RPT (Offset 0x0664) */
- #define BIT_UD_SELECT_BSSID BIT(22)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_RXERR_RPT (Offset 0x0664) */
- #define BIT_UD_SELECT_BSSID_0 BIT(22)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_RXERR_RPT (Offset 0x0664) */
- #define BIT_SHIFT_UD_SUB_TYPE 18
- #define BIT_MASK_UD_SUB_TYPE 0xf
- #define BIT_UD_SUB_TYPE(x) (((x) & BIT_MASK_UD_SUB_TYPE) << BIT_SHIFT_UD_SUB_TYPE)
- #define BIT_GET_UD_SUB_TYPE(x) (((x) >> BIT_SHIFT_UD_SUB_TYPE) & BIT_MASK_UD_SUB_TYPE)
- #define BIT_SHIFT_UD_TYPE 16
- #define BIT_MASK_UD_TYPE 0x3
- #define BIT_UD_TYPE(x) (((x) & BIT_MASK_UD_TYPE) << BIT_SHIFT_UD_TYPE)
- #define BIT_GET_UD_TYPE(x) (((x) >> BIT_SHIFT_UD_TYPE) & BIT_MASK_UD_TYPE)
- #define BIT_SHIFT_RPT_COUNTER 0
- #define BIT_MASK_RPT_COUNTER 0xffff
- #define BIT_RPT_COUNTER(x) (((x) & BIT_MASK_RPT_COUNTER) << BIT_SHIFT_RPT_COUNTER)
- #define BIT_GET_RPT_COUNTER(x) (((x) >> BIT_SHIFT_RPT_COUNTER) & BIT_MASK_RPT_COUNTER)
- /* 2 REG_WMAC_TRXPTCL_CTL (Offset 0x0668) */
- #define BIT_SHIFT_ACKBA_TYPSEL (60 & CPU_OPT_WIDTH)
- #define BIT_MASK_ACKBA_TYPSEL 0xf
- #define BIT_ACKBA_TYPSEL(x) (((x) & BIT_MASK_ACKBA_TYPSEL) << BIT_SHIFT_ACKBA_TYPSEL)
- #define BIT_GET_ACKBA_TYPSEL(x) (((x) >> BIT_SHIFT_ACKBA_TYPSEL) & BIT_MASK_ACKBA_TYPSEL)
- #define BIT_SHIFT_ACKBA_ACKPCHK (56 & CPU_OPT_WIDTH)
- #define BIT_MASK_ACKBA_ACKPCHK 0xf
- #define BIT_ACKBA_ACKPCHK(x) (((x) & BIT_MASK_ACKBA_ACKPCHK) << BIT_SHIFT_ACKBA_ACKPCHK)
- #define BIT_GET_ACKBA_ACKPCHK(x) (((x) >> BIT_SHIFT_ACKBA_ACKPCHK) & BIT_MASK_ACKBA_ACKPCHK)
- #define BIT_SHIFT_ACKBAR_TYPESEL (48 & CPU_OPT_WIDTH)
- #define BIT_MASK_ACKBAR_TYPESEL 0xff
- #define BIT_ACKBAR_TYPESEL(x) (((x) & BIT_MASK_ACKBAR_TYPESEL) << BIT_SHIFT_ACKBAR_TYPESEL)
- #define BIT_GET_ACKBAR_TYPESEL(x) (((x) >> BIT_SHIFT_ACKBAR_TYPESEL) & BIT_MASK_ACKBAR_TYPESEL)
- #define BIT_SHIFT_ACKBAR_ACKPCHK (44 & CPU_OPT_WIDTH)
- #define BIT_MASK_ACKBAR_ACKPCHK 0xf
- #define BIT_ACKBAR_ACKPCHK(x) (((x) & BIT_MASK_ACKBAR_ACKPCHK) << BIT_SHIFT_ACKBAR_ACKPCHK)
- #define BIT_GET_ACKBAR_ACKPCHK(x) (((x) >> BIT_SHIFT_ACKBAR_ACKPCHK) & BIT_MASK_ACKBAR_ACKPCHK)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_WMAC_TRXPTCL_CTL (Offset 0x0668) */
- #define BIT_RXBA_IGNOREA2 BIT(42)
- #define BIT_EN_SAVE_ALL_TXOPADDR BIT(41)
- #define BIT_EN_TXCTS_TO_TXOPOWNER_INRXNAV BIT(40)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_WMAC_TRXPTCL_CTL (Offset 0x0668) */
- #define BIT_DIS_TXBA_AMPDUFCSERR BIT(39)
- #define BIT_DIS_TXBA_RXBARINFULL BIT(38)
- #define BIT_DIS_TXCFE_INFULL BIT(37)
- #define BIT_DIS_TXCTS_INFULL BIT(36)
- #define BIT_EN_TXACKBA_IN_TX_RDG BIT(35)
- #define BIT_EN_TXACKBA_IN_TXOP BIT(34)
- #define BIT_EN_TXCTS_IN_RXNAV BIT(33)
- #define BIT_EN_TXCTS_INTXOP BIT(32)
- #define BIT_BLK_EDCA_BBSLP BIT(31)
- #define BIT_BLK_EDCA_BBSBY BIT(30)
- #define BIT_ACKTO_BLOCK_SCH_EN BIT(27)
- #define BIT_EIFS_BLOCK_SCH_EN BIT(26)
- #define BIT_PLCPCHK_RST_EIFS BIT(25)
- #define BIT_CCA_RST_EIFS BIT(24)
- #define BIT_DIS_UPD_MYRXPKTNAV BIT(23)
- #define BIT_EARLY_TXBA BIT(22)
- #define BIT_SHIFT_RESP_CHNBUSY 20
- #define BIT_MASK_RESP_CHNBUSY 0x3
- #define BIT_RESP_CHNBUSY(x) (((x) & BIT_MASK_RESP_CHNBUSY) << BIT_SHIFT_RESP_CHNBUSY)
- #define BIT_GET_RESP_CHNBUSY(x) (((x) >> BIT_SHIFT_RESP_CHNBUSY) & BIT_MASK_RESP_CHNBUSY)
- #define BIT_RESP_DCTS_EN BIT(19)
- #define BIT_RESP_DCFE_EN BIT(18)
- #define BIT_RESP_SPLCPEN BIT(17)
- #define BIT_RESP_SGIEN BIT(16)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_WMAC_TRXPTCL_CTL (Offset 0x0668) */
- #define BIT_RESP_LDPC_EN BIT(15)
- #define BIT_DIS_RESP_ACKINCCA BIT(14)
- #define BIT_DIS_RESP_CTSINCCA BIT(13)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_WMAC_TRXPTCL_CTL (Offset 0x0668) */
- #define BIT_SHIFT_R_WMAC_SECOND_CCA_TIMER 10
- #define BIT_MASK_R_WMAC_SECOND_CCA_TIMER 0x7
- #define BIT_R_WMAC_SECOND_CCA_TIMER(x) (((x) & BIT_MASK_R_WMAC_SECOND_CCA_TIMER) << BIT_SHIFT_R_WMAC_SECOND_CCA_TIMER)
- #define BIT_GET_R_WMAC_SECOND_CCA_TIMER(x) (((x) >> BIT_SHIFT_R_WMAC_SECOND_CCA_TIMER) & BIT_MASK_R_WMAC_SECOND_CCA_TIMER)
- #endif
- #if (HALMAC_8814AMP_SUPPORT)
- /* 2 REG_WMAC_TRXPTCL_CTL (Offset 0x0668) */
- #define BIT_SHIFT_SECOND_CCA_CNT 10
- #define BIT_MASK_SECOND_CCA_CNT 0x7
- #define BIT_SECOND_CCA_CNT(x) (((x) & BIT_MASK_SECOND_CCA_CNT) << BIT_SHIFT_SECOND_CCA_CNT)
- #define BIT_GET_SECOND_CCA_CNT(x) (((x) >> BIT_SHIFT_SECOND_CCA_CNT) & BIT_MASK_SECOND_CCA_CNT)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_WMAC_TRXPTCL_CTL (Offset 0x0668) */
- #define BIT_SHIFT_RFMOD 7
- #define BIT_MASK_RFMOD 0x3
- #define BIT_RFMOD(x) (((x) & BIT_MASK_RFMOD) << BIT_SHIFT_RFMOD)
- #define BIT_GET_RFMOD(x) (((x) >> BIT_SHIFT_RFMOD) & BIT_MASK_RFMOD)
- #endif
- #if (HALMAC_8814AMP_SUPPORT)
- /* 2 REG_WMAC_TRXPTCL_CTL (Offset 0x0668) */
- #define BIT_SHIFT_RF_MOD 7
- #define BIT_MASK_RF_MOD 0x3
- #define BIT_RF_MOD(x) (((x) & BIT_MASK_RF_MOD) << BIT_SHIFT_RF_MOD)
- #define BIT_GET_RF_MOD(x) (((x) >> BIT_SHIFT_RF_MOD) & BIT_MASK_RF_MOD)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_WMAC_TRXPTCL_CTL (Offset 0x0668) */
- #define BIT_SHIFT_RESP_CTS_DYNBW_SEL 5
- #define BIT_MASK_RESP_CTS_DYNBW_SEL 0x3
- #define BIT_RESP_CTS_DYNBW_SEL(x) (((x) & BIT_MASK_RESP_CTS_DYNBW_SEL) << BIT_SHIFT_RESP_CTS_DYNBW_SEL)
- #define BIT_GET_RESP_CTS_DYNBW_SEL(x) (((x) >> BIT_SHIFT_RESP_CTS_DYNBW_SEL) & BIT_MASK_RESP_CTS_DYNBW_SEL)
- #endif
- #if (HALMAC_8814AMP_SUPPORT)
- /* 2 REG_WMAC_TRXPTCL_CTL (Offset 0x0668) */
- #define BIT_SHIFT_RESP_CTS_BW_DYNBW_SEL 5
- #define BIT_MASK_RESP_CTS_BW_DYNBW_SEL 0x3
- #define BIT_RESP_CTS_BW_DYNBW_SEL(x) (((x) & BIT_MASK_RESP_CTS_BW_DYNBW_SEL) << BIT_SHIFT_RESP_CTS_BW_DYNBW_SEL)
- #define BIT_GET_RESP_CTS_BW_DYNBW_SEL(x) (((x) >> BIT_SHIFT_RESP_CTS_BW_DYNBW_SEL) & BIT_MASK_RESP_CTS_BW_DYNBW_SEL)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_WMAC_TRXPTCL_CTL (Offset 0x0668) */
- #define BIT_DLY_TX_WAIT_RXANTSEL BIT(4)
- #endif
- #if (HALMAC_8814AMP_SUPPORT)
- /* 2 REG_WMAC_TRXPTCL_CTL (Offset 0x0668) */
- #define BIT_DELAY_TX_USE_RX_ANTSEL BIT(4)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_WMAC_TRXPTCL_CTL (Offset 0x0668) */
- #define BIT_TXRESP_BY_RXANTSEL BIT(3)
- #endif
- #if (HALMAC_8814AMP_SUPPORT)
- /* 2 REG_WMAC_TRXPTCL_CTL (Offset 0x0668) */
- #define BIT_TX_USE_RX_ANTSEL BIT(3)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_WMAC_TRXPTCL_CTL (Offset 0x0668) */
- #define BIT_RESP_EARLY_TXACK_RWEPTKIP BIT(2)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_WMAC_TRXPTCL_CTL (Offset 0x0668) */
- #define BIT_SHIFT_ORIG_DCTS_CHK 0
- #define BIT_MASK_ORIG_DCTS_CHK 0x3
- #define BIT_ORIG_DCTS_CHK(x) (((x) & BIT_MASK_ORIG_DCTS_CHK) << BIT_SHIFT_ORIG_DCTS_CHK)
- #define BIT_GET_ORIG_DCTS_CHK(x) (((x) >> BIT_SHIFT_ORIG_DCTS_CHK) & BIT_MASK_ORIG_DCTS_CHK)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_CAMCMD (Offset 0x0670) */
- #define BIT_SECCAM_POLLING BIT(31)
- #define BIT_SECCAM_CLR BIT(30)
- #define BIT_MFBCAM_CLR BIT(29)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_CAMCMD (Offset 0x0670) */
- #define BIT_SECCAM_WE BIT(16)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_CAMCMD (Offset 0x0670) */
- #define BIT_SHIFT_SECCAM_ADDR_V1 0
- #define BIT_MASK_SECCAM_ADDR_V1 0xff
- #define BIT_SECCAM_ADDR_V1(x) (((x) & BIT_MASK_SECCAM_ADDR_V1) << BIT_SHIFT_SECCAM_ADDR_V1)
- #define BIT_GET_SECCAM_ADDR_V1(x) (((x) >> BIT_SHIFT_SECCAM_ADDR_V1) & BIT_MASK_SECCAM_ADDR_V1)
- #define BIT_SHIFT_WKFCAM_NUM 0
- #define BIT_MASK_WKFCAM_NUM 0x7f
- #define BIT_WKFCAM_NUM(x) (((x) & BIT_MASK_WKFCAM_NUM) << BIT_SHIFT_WKFCAM_NUM)
- #define BIT_GET_WKFCAM_NUM(x) (((x) >> BIT_SHIFT_WKFCAM_NUM) & BIT_MASK_WKFCAM_NUM)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_CAMCMD (Offset 0x0670) */
- #define BIT_SHIFT_SECCAM_ADDR_V2 0
- #define BIT_MASK_SECCAM_ADDR_V2 0x3ff
- #define BIT_SECCAM_ADDR_V2(x) (((x) & BIT_MASK_SECCAM_ADDR_V2) << BIT_SHIFT_SECCAM_ADDR_V2)
- #define BIT_GET_SECCAM_ADDR_V2(x) (((x) >> BIT_SHIFT_SECCAM_ADDR_V2) & BIT_MASK_SECCAM_ADDR_V2)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_CAMCMD (Offset 0x0670) */
- #define BIT_SHIFT_SECCAM_ADDR 0
- #define BIT_MASK_SECCAM_ADDR 0xff
- #define BIT_SECCAM_ADDR(x) (((x) & BIT_MASK_SECCAM_ADDR) << BIT_SHIFT_SECCAM_ADDR)
- #define BIT_GET_SECCAM_ADDR(x) (((x) >> BIT_SHIFT_SECCAM_ADDR) & BIT_MASK_SECCAM_ADDR)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_CAMWRITE (Offset 0x0674) */
- #define BIT_SHIFT_CAMW_DATA 0
- #define BIT_MASK_CAMW_DATA 0xffffffffL
- #define BIT_CAMW_DATA(x) (((x) & BIT_MASK_CAMW_DATA) << BIT_SHIFT_CAMW_DATA)
- #define BIT_GET_CAMW_DATA(x) (((x) >> BIT_SHIFT_CAMW_DATA) & BIT_MASK_CAMW_DATA)
- /* 2 REG_CAMREAD (Offset 0x0678) */
- #define BIT_SHIFT_CAMR_DATA 0
- #define BIT_MASK_CAMR_DATA 0xffffffffL
- #define BIT_CAMR_DATA(x) (((x) & BIT_MASK_CAMR_DATA) << BIT_SHIFT_CAMR_DATA)
- #define BIT_GET_CAMR_DATA(x) (((x) >> BIT_SHIFT_CAMR_DATA) & BIT_MASK_CAMR_DATA)
- /* 2 REG_CAMDBG (Offset 0x067C) */
- #define BIT_SECCAM_INFO BIT(31)
- #define BIT_SEC_KEYFOUND BIT(15)
- #define BIT_SHIFT_CAMDBG_SEC_TYPE 12
- #define BIT_MASK_CAMDBG_SEC_TYPE 0x7
- #define BIT_CAMDBG_SEC_TYPE(x) (((x) & BIT_MASK_CAMDBG_SEC_TYPE) << BIT_SHIFT_CAMDBG_SEC_TYPE)
- #define BIT_GET_CAMDBG_SEC_TYPE(x) (((x) >> BIT_SHIFT_CAMDBG_SEC_TYPE) & BIT_MASK_CAMDBG_SEC_TYPE)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_CAMDBG (Offset 0x067C) */
- #define BIT_CAMDBG_EXT_SEC_TYPE BIT(11)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_CAMDBG (Offset 0x067C) */
- #define BIT_CAMDBG_EXT_SECTYPE BIT(11)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_CAMDBG (Offset 0x067C) */
- #define BIT_SHIFT_CAMDBG_MIC_KEY_IDX 5
- #define BIT_MASK_CAMDBG_MIC_KEY_IDX 0x1f
- #define BIT_CAMDBG_MIC_KEY_IDX(x) (((x) & BIT_MASK_CAMDBG_MIC_KEY_IDX) << BIT_SHIFT_CAMDBG_MIC_KEY_IDX)
- #define BIT_GET_CAMDBG_MIC_KEY_IDX(x) (((x) >> BIT_SHIFT_CAMDBG_MIC_KEY_IDX) & BIT_MASK_CAMDBG_MIC_KEY_IDX)
- #define BIT_SHIFT_CAMDBG_SEC_KEY_IDX 0
- #define BIT_MASK_CAMDBG_SEC_KEY_IDX 0x1f
- #define BIT_CAMDBG_SEC_KEY_IDX(x) (((x) & BIT_MASK_CAMDBG_SEC_KEY_IDX) << BIT_SHIFT_CAMDBG_SEC_KEY_IDX)
- #define BIT_GET_CAMDBG_SEC_KEY_IDX(x) (((x) >> BIT_SHIFT_CAMDBG_SEC_KEY_IDX) & BIT_MASK_CAMDBG_SEC_KEY_IDX)
- /* 2 REG_SECCFG (Offset 0x0680) */
- #define BIT_DIS_GCLK_WAPI BIT(15)
- #define BIT_DIS_GCLK_AES BIT(14)
- #define BIT_DIS_GCLK_TKIP BIT(13)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_SECCFG (Offset 0x0680) */
- #define BIT_AES_SEL_QC_1 BIT(12)
- #define BIT_AES_SEL_QC_0 BIT(11)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_SECCFG (Offset 0x0680) */
- #define BIT_WMAC_CKECK_BMC BIT(9)
- #endif
- #if (HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_SECCFG (Offset 0x0680) */
- #define BIT_CHK_BMC BIT(9)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_SECCFG (Offset 0x0680) */
- #define BIT_CHK_KEYID BIT(8)
- #define BIT_RXBCUSEDK BIT(7)
- #define BIT_TXBCUSEDK BIT(6)
- #define BIT_NOSKMC BIT(5)
- #define BIT_SKBYA2 BIT(4)
- #define BIT_RXDEC BIT(3)
- #define BIT_TXENC BIT(2)
- #define BIT_RXUHUSEDK BIT(1)
- #define BIT_TXUHUSEDK BIT(0)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_RXFILTER_CATEGORY_1 (Offset 0x0682) */
- #define BIT_SHIFT_RXFILTER_CATEGORY_1 0
- #define BIT_MASK_RXFILTER_CATEGORY_1 0xff
- #define BIT_RXFILTER_CATEGORY_1(x) (((x) & BIT_MASK_RXFILTER_CATEGORY_1) << BIT_SHIFT_RXFILTER_CATEGORY_1)
- #define BIT_GET_RXFILTER_CATEGORY_1(x) (((x) >> BIT_SHIFT_RXFILTER_CATEGORY_1) & BIT_MASK_RXFILTER_CATEGORY_1)
- /* 2 REG_RXFILTER_ACTION_1 (Offset 0x0683) */
- #define BIT_SHIFT_RXFILTER_ACTION_1 0
- #define BIT_MASK_RXFILTER_ACTION_1 0xff
- #define BIT_RXFILTER_ACTION_1(x) (((x) & BIT_MASK_RXFILTER_ACTION_1) << BIT_SHIFT_RXFILTER_ACTION_1)
- #define BIT_GET_RXFILTER_ACTION_1(x) (((x) >> BIT_SHIFT_RXFILTER_ACTION_1) & BIT_MASK_RXFILTER_ACTION_1)
- /* 2 REG_RXFILTER_CATEGORY_2 (Offset 0x0684) */
- #define BIT_SHIFT_RXFILTER_CATEGORY_2 0
- #define BIT_MASK_RXFILTER_CATEGORY_2 0xff
- #define BIT_RXFILTER_CATEGORY_2(x) (((x) & BIT_MASK_RXFILTER_CATEGORY_2) << BIT_SHIFT_RXFILTER_CATEGORY_2)
- #define BIT_GET_RXFILTER_CATEGORY_2(x) (((x) >> BIT_SHIFT_RXFILTER_CATEGORY_2) & BIT_MASK_RXFILTER_CATEGORY_2)
- /* 2 REG_RXFILTER_ACTION_2 (Offset 0x0685) */
- #define BIT_SHIFT_RXFILTER_ACTION_2 0
- #define BIT_MASK_RXFILTER_ACTION_2 0xff
- #define BIT_RXFILTER_ACTION_2(x) (((x) & BIT_MASK_RXFILTER_ACTION_2) << BIT_SHIFT_RXFILTER_ACTION_2)
- #define BIT_GET_RXFILTER_ACTION_2(x) (((x) >> BIT_SHIFT_RXFILTER_ACTION_2) & BIT_MASK_RXFILTER_ACTION_2)
- /* 2 REG_RXFILTER_CATEGORY_3 (Offset 0x0686) */
- #define BIT_SHIFT_RXFILTER_CATEGORY_3 0
- #define BIT_MASK_RXFILTER_CATEGORY_3 0xff
- #define BIT_RXFILTER_CATEGORY_3(x) (((x) & BIT_MASK_RXFILTER_CATEGORY_3) << BIT_SHIFT_RXFILTER_CATEGORY_3)
- #define BIT_GET_RXFILTER_CATEGORY_3(x) (((x) >> BIT_SHIFT_RXFILTER_CATEGORY_3) & BIT_MASK_RXFILTER_CATEGORY_3)
- /* 2 REG_RXFILTER_ACTION_3 (Offset 0x0687) */
- #define BIT_SHIFT_RXFILTER_ACTION_3 0
- #define BIT_MASK_RXFILTER_ACTION_3 0xff
- #define BIT_RXFILTER_ACTION_3(x) (((x) & BIT_MASK_RXFILTER_ACTION_3) << BIT_SHIFT_RXFILTER_ACTION_3)
- #define BIT_GET_RXFILTER_ACTION_3(x) (((x) >> BIT_SHIFT_RXFILTER_ACTION_3) & BIT_MASK_RXFILTER_ACTION_3)
- /* 2 REG_RXFLTMAP3 (Offset 0x0688) */
- #define BIT_MGTFLT15EN_FW BIT(15)
- #define BIT_MGTFLT14EN_FW BIT(14)
- #define BIT_MGTFLT13EN_FW BIT(13)
- #define BIT_MGTFLT12EN_FW BIT(12)
- #define BIT_MGTFLT11EN_FW BIT(11)
- #define BIT_MGTFLT10EN_FW BIT(10)
- #define BIT_MGTFLT9EN_FW BIT(9)
- #define BIT_MGTFLT8EN_FW BIT(8)
- #define BIT_MGTFLT7EN_FW BIT(7)
- #define BIT_MGTFLT6EN_FW BIT(6)
- #define BIT_MGTFLT5EN_FW BIT(5)
- #define BIT_MGTFLT4EN_FW BIT(4)
- #define BIT_MGTFLT3EN_FW BIT(3)
- #define BIT_MGTFLT2EN_FW BIT(2)
- #define BIT_MGTFLT1EN_FW BIT(1)
- #define BIT_MGTFLT0EN_FW BIT(0)
- /* 2 REG_RXFLTMAP4 (Offset 0x068A) */
- #define BIT_CTRLFLT15EN_FW BIT(15)
- #define BIT_CTRLFLT14EN_FW BIT(14)
- #define BIT_CTRLFLT13EN_FW BIT(13)
- #define BIT_CTRLFLT12EN_FW BIT(12)
- #define BIT_CTRLFLT11EN_FW BIT(11)
- #define BIT_CTRLFLT10EN_FW BIT(10)
- #define BIT_CTRLFLT9EN_FW BIT(9)
- #define BIT_CTRLFLT8EN_FW BIT(8)
- #define BIT_CTRLFLT7EN_FW BIT(7)
- #define BIT_CTRLFLT6EN_FW BIT(6)
- #define BIT_CTRLFLT5EN_FW BIT(5)
- #define BIT_CTRLFLT4EN_FW BIT(4)
- #define BIT_CTRLFLT3EN_FW BIT(3)
- #define BIT_CTRLFLT2EN_FW BIT(2)
- #define BIT_CTRLFLT1EN_FW BIT(1)
- #define BIT_CTRLFLT0EN_FW BIT(0)
- /* 2 REG_RXFLTMAP5 (Offset 0x068C) */
- #define BIT_DATAFLT15EN_FW BIT(15)
- #define BIT_DATAFLT14EN_FW BIT(14)
- #define BIT_DATAFLT13EN_FW BIT(13)
- #define BIT_DATAFLT12EN_FW BIT(12)
- #define BIT_DATAFLT11EN_FW BIT(11)
- #define BIT_DATAFLT10EN_FW BIT(10)
- #define BIT_DATAFLT9EN_FW BIT(9)
- #define BIT_DATAFLT8EN_FW BIT(8)
- #define BIT_DATAFLT7EN_FW BIT(7)
- #define BIT_DATAFLT6EN_FW BIT(6)
- #define BIT_DATAFLT5EN_FW BIT(5)
- #define BIT_DATAFLT4EN_FW BIT(4)
- #define BIT_DATAFLT3EN_FW BIT(3)
- #define BIT_DATAFLT2EN_FW BIT(2)
- #define BIT_DATAFLT1EN_FW BIT(1)
- #define BIT_DATAFLT0EN_FW BIT(0)
- /* 2 REG_RXFLTMAP6 (Offset 0x068E) */
- #define BIT_ACTIONFLT15EN_FW BIT(15)
- #define BIT_ACTIONFLT14EN_FW BIT(14)
- #define BIT_ACTIONFLT13EN_FW BIT(13)
- #define BIT_ACTIONFLT12EN_FW BIT(12)
- #define BIT_ACTIONFLT11EN_FW BIT(11)
- #define BIT_ACTIONFLT10EN_FW BIT(10)
- #define BIT_ACTIONFLT9EN_FW BIT(9)
- #define BIT_ACTIONFLT8EN_FW BIT(8)
- #define BIT_ACTIONFLT7EN_FW BIT(7)
- #define BIT_ACTIONFLT6EN_FW BIT(6)
- #define BIT_ACTIONFLT5EN_FW BIT(5)
- #define BIT_ACTIONFLT4EN_FW BIT(4)
- #define BIT_ACTIONFLT3EN_FW BIT(3)
- #define BIT_ACTIONFLT2EN_FW BIT(2)
- #define BIT_ACTIONFLT1EN_FW BIT(1)
- #define BIT_ACTIONFLT0EN_FW BIT(0)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_WOW_CTRL (Offset 0x0690) */
- #define BIT_SHIFT_PSF_BSSIDSEL_B2B1 6
- #define BIT_MASK_PSF_BSSIDSEL_B2B1 0x3
- #define BIT_PSF_BSSIDSEL_B2B1(x) (((x) & BIT_MASK_PSF_BSSIDSEL_B2B1) << BIT_SHIFT_PSF_BSSIDSEL_B2B1)
- #define BIT_GET_PSF_BSSIDSEL_B2B1(x) (((x) >> BIT_SHIFT_PSF_BSSIDSEL_B2B1) & BIT_MASK_PSF_BSSIDSEL_B2B1)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_WOW_CTRL (Offset 0x0690) */
- #define BIT_WOWHCI BIT(5)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_WOW_CTRL (Offset 0x0690) */
- #define BIT_PSF_BSSIDSEL BIT(4)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_WOW_CTRL (Offset 0x0690) */
- #define BIT_PSF_BSSIDSEL_B0 BIT(4)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_WOW_CTRL (Offset 0x0690) */
- #define BIT_UWF BIT(3)
- #define BIT_MAGIC BIT(2)
- #define BIT_WOWEN BIT(1)
- #define BIT_FORCE_WAKEUP BIT(0)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_NAN_RX_TSF_FILTER (Offset 0x0691) */
- #define BIT_CHK_TSF_TA BIT(2)
- #define BIT_CHK_TSF_CBSSID BIT(1)
- #define BIT_CHK_TSF_EN BIT(0)
- /* 2 REG_PS_RX_INFO (Offset 0x0692) */
- #define BIT_SHIFT_PORTSEL__PS_RX_INFO 5
- #define BIT_MASK_PORTSEL__PS_RX_INFO 0x7
- #define BIT_PORTSEL__PS_RX_INFO(x) (((x) & BIT_MASK_PORTSEL__PS_RX_INFO) << BIT_SHIFT_PORTSEL__PS_RX_INFO)
- #define BIT_GET_PORTSEL__PS_RX_INFO(x) (((x) >> BIT_SHIFT_PORTSEL__PS_RX_INFO) & BIT_MASK_PORTSEL__PS_RX_INFO)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_PS_RX_INFO (Offset 0x0692) */
- #define BIT_RXCTRLIN0 BIT(4)
- #define BIT_RXMGTIN0 BIT(3)
- #define BIT_RXDATAIN2 BIT(2)
- #define BIT_RXDATAIN1 BIT(1)
- #define BIT_RXDATAIN0 BIT(0)
- /* 2 REG_WMMPS_UAPSD_TID (Offset 0x0693) */
- #define BIT_WMMPS_UAPSD_TID7 BIT(7)
- #define BIT_WMMPS_UAPSD_TID6 BIT(6)
- #define BIT_WMMPS_UAPSD_TID5 BIT(5)
- #define BIT_WMMPS_UAPSD_TID4 BIT(4)
- #define BIT_WMMPS_UAPSD_TID3 BIT(3)
- #define BIT_WMMPS_UAPSD_TID2 BIT(2)
- #define BIT_WMMPS_UAPSD_TID1 BIT(1)
- #define BIT_WMMPS_UAPSD_TID0 BIT(0)
- /* 2 REG_LPNAV_CTRL (Offset 0x0694) */
- #define BIT_LPNAV_EN BIT(31)
- #define BIT_SHIFT_LPNAV_EARLY 16
- #define BIT_MASK_LPNAV_EARLY 0x7fff
- #define BIT_LPNAV_EARLY(x) (((x) & BIT_MASK_LPNAV_EARLY) << BIT_SHIFT_LPNAV_EARLY)
- #define BIT_GET_LPNAV_EARLY(x) (((x) >> BIT_SHIFT_LPNAV_EARLY) & BIT_MASK_LPNAV_EARLY)
- #define BIT_SHIFT_LPNAV_TH 0
- #define BIT_MASK_LPNAV_TH 0xffff
- #define BIT_LPNAV_TH(x) (((x) & BIT_MASK_LPNAV_TH) << BIT_SHIFT_LPNAV_TH)
- #define BIT_GET_LPNAV_TH(x) (((x) >> BIT_SHIFT_LPNAV_TH) & BIT_MASK_LPNAV_TH)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_WKFMCAM_CMD (Offset 0x0698) */
- #define BIT_WKFCAM_POLLING_V1 BIT(31)
- #define BIT_WKFCAM_CLR_V1 BIT(30)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_WKFMCAM_CMD (Offset 0x0698) */
- #define BIT_WKFCAM_WE BIT(16)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_WKFMCAM_CMD (Offset 0x0698) */
- #define BIT_SHIFT_WKFCAM_ADDR_V2 8
- #define BIT_MASK_WKFCAM_ADDR_V2 0xff
- #define BIT_WKFCAM_ADDR_V2(x) (((x) & BIT_MASK_WKFCAM_ADDR_V2) << BIT_SHIFT_WKFCAM_ADDR_V2)
- #define BIT_GET_WKFCAM_ADDR_V2(x) (((x) >> BIT_SHIFT_WKFCAM_ADDR_V2) & BIT_MASK_WKFCAM_ADDR_V2)
- #define BIT_SHIFT_WKFCAM_CAM_NUM_V1 0
- #define BIT_MASK_WKFCAM_CAM_NUM_V1 0xff
- #define BIT_WKFCAM_CAM_NUM_V1(x) (((x) & BIT_MASK_WKFCAM_CAM_NUM_V1) << BIT_SHIFT_WKFCAM_CAM_NUM_V1)
- #define BIT_GET_WKFCAM_CAM_NUM_V1(x) (((x) >> BIT_SHIFT_WKFCAM_CAM_NUM_V1) & BIT_MASK_WKFCAM_CAM_NUM_V1)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_WKFMCAM_CMD (Offset 0x0698) */
- #define BIT_SHIFT_WKFCAM_ADDR 0
- #define BIT_MASK_WKFCAM_ADDR 0x7f
- #define BIT_WKFCAM_ADDR(x) (((x) & BIT_MASK_WKFCAM_ADDR) << BIT_SHIFT_WKFCAM_ADDR)
- #define BIT_GET_WKFCAM_ADDR(x) (((x) >> BIT_SHIFT_WKFCAM_ADDR) & BIT_MASK_WKFCAM_ADDR)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_WKFMCAM_RWD (Offset 0x069C) */
- #define BIT_SHIFT_WKFMCAM_RWD 0
- #define BIT_MASK_WKFMCAM_RWD 0xffffffffL
- #define BIT_WKFMCAM_RWD(x) (((x) & BIT_MASK_WKFMCAM_RWD) << BIT_SHIFT_WKFMCAM_RWD)
- #define BIT_GET_WKFMCAM_RWD(x) (((x) >> BIT_SHIFT_WKFMCAM_RWD) & BIT_MASK_WKFMCAM_RWD)
- /* 2 REG_RXFLTMAP0 (Offset 0x06A0) */
- #define BIT_MGTFLT15EN BIT(15)
- #define BIT_MGTFLT14EN BIT(14)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_RXFLTMAP0 (Offset 0x06A0) */
- #define BIT_MGTFLT13EN BIT(13)
- #define BIT_MGTFLT12EN BIT(12)
- #define BIT_MGTFLT11EN BIT(11)
- #define BIT_MGTFLT10EN BIT(10)
- #define BIT_MGTFLT9EN BIT(9)
- #define BIT_MGTFLT8EN BIT(8)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_RXFLTMAP0 (Offset 0x06A0) */
- #define BIT_MGTFLT7EN BIT(7)
- #define BIT_MGTFLT6EN BIT(6)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_RXFLTMAP0 (Offset 0x06A0) */
- #define BIT_MGTFLT5EN BIT(5)
- #define BIT_MGTFLT4EN BIT(4)
- #define BIT_MGTFLT3EN BIT(3)
- #define BIT_MGTFLT2EN BIT(2)
- #define BIT_MGTFLT1EN BIT(1)
- #define BIT_MGTFLT0EN BIT(0)
- /* 2 REG_RXFLTMAP1 (Offset 0x06A2) */
- #define BIT_CTRLFLT15EN BIT(15)
- #define BIT_CTRLFLT14EN BIT(14)
- #define BIT_CTRLFLT13EN BIT(13)
- #define BIT_CTRLFLT12EN BIT(12)
- #define BIT_CTRLFLT11EN BIT(11)
- #define BIT_CTRLFLT10EN BIT(10)
- #define BIT_CTRLFLT9EN BIT(9)
- #define BIT_CTRLFLT8EN BIT(8)
- #define BIT_CTRLFLT7EN BIT(7)
- #define BIT_CTRLFLT6EN BIT(6)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_RXFLTMAP1 (Offset 0x06A2) */
- #define BIT_CTRLFLT5EN BIT(5)
- #define BIT_CTRLFLT4EN BIT(4)
- #define BIT_CTRLFLT3EN BIT(3)
- #define BIT_CTRLFLT2EN BIT(2)
- #define BIT_CTRLFLT1EN BIT(1)
- #define BIT_CTRLFLT0EN BIT(0)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_RXFLTMAP (Offset 0x06A4) */
- #define BIT_DATAFLT15EN BIT(15)
- #define BIT_DATAFLT14EN BIT(14)
- #define BIT_DATAFLT13EN BIT(13)
- #define BIT_DATAFLT12EN BIT(12)
- #define BIT_DATAFLT11EN BIT(11)
- #define BIT_DATAFLT10EN BIT(10)
- #define BIT_DATAFLT9EN BIT(9)
- #define BIT_DATAFLT8EN BIT(8)
- #define BIT_DATAFLT7EN BIT(7)
- #define BIT_DATAFLT6EN BIT(6)
- #define BIT_DATAFLT5EN BIT(5)
- #define BIT_DATAFLT4EN BIT(4)
- #define BIT_DATAFLT3EN BIT(3)
- #define BIT_DATAFLT2EN BIT(2)
- #define BIT_DATAFLT1EN BIT(1)
- #define BIT_DATAFLT0EN BIT(0)
- /* 2 REG_BCN_PSR_RPT (Offset 0x06A8) */
- #define BIT_SHIFT_DTIM_CNT 24
- #define BIT_MASK_DTIM_CNT 0xff
- #define BIT_DTIM_CNT(x) (((x) & BIT_MASK_DTIM_CNT) << BIT_SHIFT_DTIM_CNT)
- #define BIT_GET_DTIM_CNT(x) (((x) >> BIT_SHIFT_DTIM_CNT) & BIT_MASK_DTIM_CNT)
- #define BIT_SHIFT_DTIM_PERIOD 16
- #define BIT_MASK_DTIM_PERIOD 0xff
- #define BIT_DTIM_PERIOD(x) (((x) & BIT_MASK_DTIM_PERIOD) << BIT_SHIFT_DTIM_PERIOD)
- #define BIT_GET_DTIM_PERIOD(x) (((x) >> BIT_SHIFT_DTIM_PERIOD) & BIT_MASK_DTIM_PERIOD)
- #define BIT_DTIM BIT(15)
- #define BIT_TIM BIT(14)
- #define BIT_SHIFT_PS_AID_0 0
- #define BIT_MASK_PS_AID_0 0x7ff
- #define BIT_PS_AID_0(x) (((x) & BIT_MASK_PS_AID_0) << BIT_SHIFT_PS_AID_0)
- #define BIT_GET_PS_AID_0(x) (((x) >> BIT_SHIFT_PS_AID_0) & BIT_MASK_PS_AID_0)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_FLC_RPC (Offset 0x06AC) */
- #define BIT_SHIFT_FLC_RPC 0
- #define BIT_MASK_FLC_RPC 0xff
- #define BIT_FLC_RPC(x) (((x) & BIT_MASK_FLC_RPC) << BIT_SHIFT_FLC_RPC)
- #define BIT_GET_FLC_RPC(x) (((x) >> BIT_SHIFT_FLC_RPC) & BIT_MASK_FLC_RPC)
- /* 2 REG_FLC_RPCT (Offset 0x06AD) */
- #define BIT_SHIFT_FLC_RPCT 0
- #define BIT_MASK_FLC_RPCT 0xff
- #define BIT_FLC_RPCT(x) (((x) & BIT_MASK_FLC_RPCT) << BIT_SHIFT_FLC_RPCT)
- #define BIT_GET_FLC_RPCT(x) (((x) >> BIT_SHIFT_FLC_RPCT) & BIT_MASK_FLC_RPCT)
- /* 2 REG_FLC_PTS (Offset 0x06AE) */
- #define BIT_CMF BIT(2)
- #define BIT_CCF BIT(1)
- #define BIT_CDF BIT(0)
- /* 2 REG_FLC_TRPC (Offset 0x06AF) */
- #define BIT_FLC_RPCT_V1 BIT(7)
- #define BIT_MODE BIT(6)
- #define BIT_SHIFT_TRPCD 0
- #define BIT_MASK_TRPCD 0x3f
- #define BIT_TRPCD(x) (((x) & BIT_MASK_TRPCD) << BIT_SHIFT_TRPCD)
- #define BIT_GET_TRPCD(x) (((x) >> BIT_SHIFT_TRPCD) & BIT_MASK_TRPCD)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_RXPKTMON_CTRL (Offset 0x06B0) */
- #define BIT_SHIFT_RXBKQPKT_SEQ 20
- #define BIT_MASK_RXBKQPKT_SEQ 0xf
- #define BIT_RXBKQPKT_SEQ(x) (((x) & BIT_MASK_RXBKQPKT_SEQ) << BIT_SHIFT_RXBKQPKT_SEQ)
- #define BIT_GET_RXBKQPKT_SEQ(x) (((x) >> BIT_SHIFT_RXBKQPKT_SEQ) & BIT_MASK_RXBKQPKT_SEQ)
- #define BIT_SHIFT_RXBEQPKT_SEQ 16
- #define BIT_MASK_RXBEQPKT_SEQ 0xf
- #define BIT_RXBEQPKT_SEQ(x) (((x) & BIT_MASK_RXBEQPKT_SEQ) << BIT_SHIFT_RXBEQPKT_SEQ)
- #define BIT_GET_RXBEQPKT_SEQ(x) (((x) >> BIT_SHIFT_RXBEQPKT_SEQ) & BIT_MASK_RXBEQPKT_SEQ)
- #define BIT_SHIFT_RXVIQPKT_SEQ 12
- #define BIT_MASK_RXVIQPKT_SEQ 0xf
- #define BIT_RXVIQPKT_SEQ(x) (((x) & BIT_MASK_RXVIQPKT_SEQ) << BIT_SHIFT_RXVIQPKT_SEQ)
- #define BIT_GET_RXVIQPKT_SEQ(x) (((x) >> BIT_SHIFT_RXVIQPKT_SEQ) & BIT_MASK_RXVIQPKT_SEQ)
- #define BIT_SHIFT_RXVOQPKT_SEQ 8
- #define BIT_MASK_RXVOQPKT_SEQ 0xf
- #define BIT_RXVOQPKT_SEQ(x) (((x) & BIT_MASK_RXVOQPKT_SEQ) << BIT_SHIFT_RXVOQPKT_SEQ)
- #define BIT_GET_RXVOQPKT_SEQ(x) (((x) >> BIT_SHIFT_RXVOQPKT_SEQ) & BIT_MASK_RXVOQPKT_SEQ)
- #define BIT_RXBKQPKT_ERR BIT(7)
- #define BIT_RXBEQPKT_ERR BIT(6)
- #define BIT_RXVIQPKT_ERR BIT(5)
- #define BIT_RXVOQPKT_ERR BIT(4)
- #define BIT_RXDMA_MON_EN BIT(2)
- #define BIT_RXPKT_MON_RST BIT(1)
- #define BIT_RXPKT_MON_EN BIT(0)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_STATE_MON (Offset 0x06B4) */
- #define BIT_SHIFT_DMA_MON_EN 24
- #define BIT_MASK_DMA_MON_EN 0x1f
- #define BIT_DMA_MON_EN(x) (((x) & BIT_MASK_DMA_MON_EN) << BIT_SHIFT_DMA_MON_EN)
- #define BIT_GET_DMA_MON_EN(x) (((x) >> BIT_SHIFT_DMA_MON_EN) & BIT_MASK_DMA_MON_EN)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_STATE_MON (Offset 0x06B4) */
- #define BIT_SHIFT_STATE_SEL 24
- #define BIT_MASK_STATE_SEL 0x1f
- #define BIT_STATE_SEL(x) (((x) & BIT_MASK_STATE_SEL) << BIT_SHIFT_STATE_SEL)
- #define BIT_GET_STATE_SEL(x) (((x) >> BIT_SHIFT_STATE_SEL) & BIT_MASK_STATE_SEL)
- #define BIT_SHIFT_STATE_INFO 8
- #define BIT_MASK_STATE_INFO 0xff
- #define BIT_STATE_INFO(x) (((x) & BIT_MASK_STATE_INFO) << BIT_SHIFT_STATE_INFO)
- #define BIT_GET_STATE_INFO(x) (((x) >> BIT_SHIFT_STATE_INFO) & BIT_MASK_STATE_INFO)
- #define BIT_UPD_NXT_STATE BIT(7)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_STATE_MON (Offset 0x06B4) */
- #define BIT_SHIFT_PKT_MON_EN 0
- #define BIT_MASK_PKT_MON_EN 0x7f
- #define BIT_PKT_MON_EN(x) (((x) & BIT_MASK_PKT_MON_EN) << BIT_SHIFT_PKT_MON_EN)
- #define BIT_GET_PKT_MON_EN(x) (((x) >> BIT_SHIFT_PKT_MON_EN) & BIT_MASK_PKT_MON_EN)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_STATE_MON (Offset 0x06B4) */
- #define BIT_SHIFT_CUR_STATE 0
- #define BIT_MASK_CUR_STATE 0x7f
- #define BIT_CUR_STATE(x) (((x) & BIT_MASK_CUR_STATE) << BIT_SHIFT_CUR_STATE)
- #define BIT_GET_CUR_STATE(x) (((x) >> BIT_SHIFT_CUR_STATE) & BIT_MASK_CUR_STATE)
- /* 2 REG_ERROR_MON (Offset 0x06B8) */
- #define BIT_MACRX_ERR_1 BIT(17)
- #define BIT_MACRX_ERR_0 BIT(16)
- #define BIT_MACTX_ERR_3 BIT(3)
- #define BIT_MACTX_ERR_2 BIT(2)
- #define BIT_MACTX_ERR_1 BIT(1)
- #define BIT_MACTX_ERR_0 BIT(0)
- /* 2 REG_SEARCH_MACID (Offset 0x06BC) */
- #define BIT_EN_TXRPTBUF_CLK BIT(31)
- #define BIT_SHIFT_INFO_INDEX_OFFSET 16
- #define BIT_MASK_INFO_INDEX_OFFSET 0x1fff
- #define BIT_INFO_INDEX_OFFSET(x) (((x) & BIT_MASK_INFO_INDEX_OFFSET) << BIT_SHIFT_INFO_INDEX_OFFSET)
- #define BIT_GET_INFO_INDEX_OFFSET(x) (((x) >> BIT_SHIFT_INFO_INDEX_OFFSET) & BIT_MASK_INFO_INDEX_OFFSET)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_SEARCH_MACID (Offset 0x06BC) */
- #define BIT_WMAC_SRCH_FIFOFULL BIT(15)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_SEARCH_MACID (Offset 0x06BC) */
- #define BIT_DIS_INFOSRCH BIT(14)
- #define BIT_DISABLE_B0 BIT(13)
- #define BIT_SHIFT_INFO_ADDR_OFFSET 0
- #define BIT_MASK_INFO_ADDR_OFFSET 0x1fff
- #define BIT_INFO_ADDR_OFFSET(x) (((x) & BIT_MASK_INFO_ADDR_OFFSET) << BIT_SHIFT_INFO_ADDR_OFFSET)
- #define BIT_GET_INFO_ADDR_OFFSET(x) (((x) >> BIT_SHIFT_INFO_ADDR_OFFSET) & BIT_MASK_INFO_ADDR_OFFSET)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_BT_COEX_TABLE (Offset 0x06C0) */
- #define BIT_PRI_MASK_RX_RESP BIT(126)
- #define BIT_PRI_MASK_RXOFDM BIT(125)
- #define BIT_PRI_MASK_RXCCK BIT(124)
- #define BIT_SHIFT_PRI_MASK_TXAC (117 & CPU_OPT_WIDTH)
- #define BIT_MASK_PRI_MASK_TXAC 0x7f
- #define BIT_PRI_MASK_TXAC(x) (((x) & BIT_MASK_PRI_MASK_TXAC) << BIT_SHIFT_PRI_MASK_TXAC)
- #define BIT_GET_PRI_MASK_TXAC(x) (((x) >> BIT_SHIFT_PRI_MASK_TXAC) & BIT_MASK_PRI_MASK_TXAC)
- #define BIT_SHIFT_PRI_MASK_NAV (109 & CPU_OPT_WIDTH)
- #define BIT_MASK_PRI_MASK_NAV 0xff
- #define BIT_PRI_MASK_NAV(x) (((x) & BIT_MASK_PRI_MASK_NAV) << BIT_SHIFT_PRI_MASK_NAV)
- #define BIT_GET_PRI_MASK_NAV(x) (((x) >> BIT_SHIFT_PRI_MASK_NAV) & BIT_MASK_PRI_MASK_NAV)
- #define BIT_PRI_MASK_CCK BIT(108)
- #define BIT_PRI_MASK_OFDM BIT(107)
- #define BIT_PRI_MASK_RTY BIT(106)
- #define BIT_SHIFT_PRI_MASK_NUM (102 & CPU_OPT_WIDTH)
- #define BIT_MASK_PRI_MASK_NUM 0xf
- #define BIT_PRI_MASK_NUM(x) (((x) & BIT_MASK_PRI_MASK_NUM) << BIT_SHIFT_PRI_MASK_NUM)
- #define BIT_GET_PRI_MASK_NUM(x) (((x) >> BIT_SHIFT_PRI_MASK_NUM) & BIT_MASK_PRI_MASK_NUM)
- #define BIT_SHIFT_PRI_MASK_TYPE (98 & CPU_OPT_WIDTH)
- #define BIT_MASK_PRI_MASK_TYPE 0xf
- #define BIT_PRI_MASK_TYPE(x) (((x) & BIT_MASK_PRI_MASK_TYPE) << BIT_SHIFT_PRI_MASK_TYPE)
- #define BIT_GET_PRI_MASK_TYPE(x) (((x) >> BIT_SHIFT_PRI_MASK_TYPE) & BIT_MASK_PRI_MASK_TYPE)
- #define BIT_OOB BIT(97)
- #define BIT_ANT_SEL BIT(96)
- #define BIT_SHIFT_BREAK_TABLE_2 (80 & CPU_OPT_WIDTH)
- #define BIT_MASK_BREAK_TABLE_2 0xffff
- #define BIT_BREAK_TABLE_2(x) (((x) & BIT_MASK_BREAK_TABLE_2) << BIT_SHIFT_BREAK_TABLE_2)
- #define BIT_GET_BREAK_TABLE_2(x) (((x) >> BIT_SHIFT_BREAK_TABLE_2) & BIT_MASK_BREAK_TABLE_2)
- #define BIT_SHIFT_BREAK_TABLE_1 (64 & CPU_OPT_WIDTH)
- #define BIT_MASK_BREAK_TABLE_1 0xffff
- #define BIT_BREAK_TABLE_1(x) (((x) & BIT_MASK_BREAK_TABLE_1) << BIT_SHIFT_BREAK_TABLE_1)
- #define BIT_GET_BREAK_TABLE_1(x) (((x) >> BIT_SHIFT_BREAK_TABLE_1) & BIT_MASK_BREAK_TABLE_1)
- #define BIT_SHIFT_COEX_TABLE_2 (32 & CPU_OPT_WIDTH)
- #define BIT_MASK_COEX_TABLE_2 0xffffffffL
- #define BIT_COEX_TABLE_2(x) (((x) & BIT_MASK_COEX_TABLE_2) << BIT_SHIFT_COEX_TABLE_2)
- #define BIT_GET_COEX_TABLE_2(x) (((x) >> BIT_SHIFT_COEX_TABLE_2) & BIT_MASK_COEX_TABLE_2)
- #define BIT_SHIFT_COEX_TABLE_1 0
- #define BIT_MASK_COEX_TABLE_1 0xffffffffL
- #define BIT_COEX_TABLE_1(x) (((x) & BIT_MASK_COEX_TABLE_1) << BIT_SHIFT_COEX_TABLE_1)
- #define BIT_GET_COEX_TABLE_1(x) (((x) >> BIT_SHIFT_COEX_TABLE_1) & BIT_MASK_COEX_TABLE_1)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_RXCMD_0 (Offset 0x06D0) */
- #define BIT_RXCMD_EN BIT(31)
- #define BIT_SHIFT_RXCMD_INFO 0
- #define BIT_MASK_RXCMD_INFO 0x7fffffffL
- #define BIT_RXCMD_INFO(x) (((x) & BIT_MASK_RXCMD_INFO) << BIT_SHIFT_RXCMD_INFO)
- #define BIT_GET_RXCMD_INFO(x) (((x) >> BIT_SHIFT_RXCMD_INFO) & BIT_MASK_RXCMD_INFO)
- /* 2 REG_RXCMD_1 (Offset 0x06D4) */
- #define BIT_SHIFT_RXCMD_PRD 0
- #define BIT_MASK_RXCMD_PRD 0xffff
- #define BIT_RXCMD_PRD(x) (((x) & BIT_MASK_RXCMD_PRD) << BIT_SHIFT_RXCMD_PRD)
- #define BIT_GET_RXCMD_PRD(x) (((x) >> BIT_SHIFT_RXCMD_PRD) & BIT_MASK_RXCMD_PRD)
- /* 2 REG_WMAC_RESP_TXINFO (Offset 0x06D8) */
- #define BIT_SHIFT_WMAC_RESP_MFB 25
- #define BIT_MASK_WMAC_RESP_MFB 0x7f
- #define BIT_WMAC_RESP_MFB(x) (((x) & BIT_MASK_WMAC_RESP_MFB) << BIT_SHIFT_WMAC_RESP_MFB)
- #define BIT_GET_WMAC_RESP_MFB(x) (((x) >> BIT_SHIFT_WMAC_RESP_MFB) & BIT_MASK_WMAC_RESP_MFB)
- #define BIT_SHIFT_WMAC_ANTINF_SEL 23
- #define BIT_MASK_WMAC_ANTINF_SEL 0x3
- #define BIT_WMAC_ANTINF_SEL(x) (((x) & BIT_MASK_WMAC_ANTINF_SEL) << BIT_SHIFT_WMAC_ANTINF_SEL)
- #define BIT_GET_WMAC_ANTINF_SEL(x) (((x) >> BIT_SHIFT_WMAC_ANTINF_SEL) & BIT_MASK_WMAC_ANTINF_SEL)
- #define BIT_SHIFT_WMAC_ANTSEL_SEL 21
- #define BIT_MASK_WMAC_ANTSEL_SEL 0x3
- #define BIT_WMAC_ANTSEL_SEL(x) (((x) & BIT_MASK_WMAC_ANTSEL_SEL) << BIT_SHIFT_WMAC_ANTSEL_SEL)
- #define BIT_GET_WMAC_ANTSEL_SEL(x) (((x) >> BIT_SHIFT_WMAC_ANTSEL_SEL) & BIT_MASK_WMAC_ANTSEL_SEL)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_WMAC_RESP_TXINFO (Offset 0x06D8) */
- #define BIT_SHIFT_RESP_TXPOWER 18
- #define BIT_MASK_RESP_TXPOWER 0x7
- #define BIT_RESP_TXPOWER(x) (((x) & BIT_MASK_RESP_TXPOWER) << BIT_SHIFT_RESP_TXPOWER)
- #define BIT_GET_RESP_TXPOWER(x) (((x) >> BIT_SHIFT_RESP_TXPOWER) & BIT_MASK_RESP_TXPOWER)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_WMAC_RESP_TXINFO (Offset 0x06D8) */
- #define BIT_SHIFT_R_WMAC_RESP_TXPOWER 18
- #define BIT_MASK_R_WMAC_RESP_TXPOWER 0x7
- #define BIT_R_WMAC_RESP_TXPOWER(x) (((x) & BIT_MASK_R_WMAC_RESP_TXPOWER) << BIT_SHIFT_R_WMAC_RESP_TXPOWER)
- #define BIT_GET_R_WMAC_RESP_TXPOWER(x) (((x) >> BIT_SHIFT_R_WMAC_RESP_TXPOWER) & BIT_MASK_R_WMAC_RESP_TXPOWER)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_WMAC_RESP_TXINFO (Offset 0x06D8) */
- #define BIT_SHIFT_RESP_TXAGC_B 13
- #define BIT_MASK_RESP_TXAGC_B 0x1f
- #define BIT_RESP_TXAGC_B(x) (((x) & BIT_MASK_RESP_TXAGC_B) << BIT_SHIFT_RESP_TXAGC_B)
- #define BIT_GET_RESP_TXAGC_B(x) (((x) >> BIT_SHIFT_RESP_TXAGC_B) & BIT_MASK_RESP_TXAGC_B)
- #define BIT_SHIFT_RESP_TXAGC_A 8
- #define BIT_MASK_RESP_TXAGC_A 0x1f
- #define BIT_RESP_TXAGC_A(x) (((x) & BIT_MASK_RESP_TXAGC_A) << BIT_SHIFT_RESP_TXAGC_A)
- #define BIT_GET_RESP_TXAGC_A(x) (((x) >> BIT_SHIFT_RESP_TXAGC_A) & BIT_MASK_RESP_TXAGC_A)
- #define BIT_RESP_ANTSEL_B BIT(7)
- #define BIT_RESP_ANTSEL_A BIT(6)
- #define BIT_SHIFT_RESP_TXANT_CCK 4
- #define BIT_MASK_RESP_TXANT_CCK 0x3
- #define BIT_RESP_TXANT_CCK(x) (((x) & BIT_MASK_RESP_TXANT_CCK) << BIT_SHIFT_RESP_TXANT_CCK)
- #define BIT_GET_RESP_TXANT_CCK(x) (((x) >> BIT_SHIFT_RESP_TXANT_CCK) & BIT_MASK_RESP_TXANT_CCK)
- #define BIT_SHIFT_RESP_TXANT_L 2
- #define BIT_MASK_RESP_TXANT_L 0x3
- #define BIT_RESP_TXANT_L(x) (((x) & BIT_MASK_RESP_TXANT_L) << BIT_SHIFT_RESP_TXANT_L)
- #define BIT_GET_RESP_TXANT_L(x) (((x) >> BIT_SHIFT_RESP_TXANT_L) & BIT_MASK_RESP_TXANT_L)
- #define BIT_SHIFT_RESP_TXANT_HT 0
- #define BIT_MASK_RESP_TXANT_HT 0x3
- #define BIT_RESP_TXANT_HT(x) (((x) & BIT_MASK_RESP_TXANT_HT) << BIT_SHIFT_RESP_TXANT_HT)
- #define BIT_GET_RESP_TXANT_HT(x) (((x) >> BIT_SHIFT_RESP_TXANT_HT) & BIT_MASK_RESP_TXANT_HT)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_WMAC_RESP_TXINFO (Offset 0x06D8) */
- #define BIT_SHIFT_WMAC_RESP_TXANT 0
- #define BIT_MASK_WMAC_RESP_TXANT 0x3ffff
- #define BIT_WMAC_RESP_TXANT(x) (((x) & BIT_MASK_WMAC_RESP_TXANT) << BIT_SHIFT_WMAC_RESP_TXANT)
- #define BIT_GET_WMAC_RESP_TXANT(x) (((x) >> BIT_SHIFT_WMAC_RESP_TXANT) & BIT_MASK_WMAC_RESP_TXANT)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_BBPSF_CTRL (Offset 0x06DC) */
- #define BIT_CTL_IDLE_CLR_CSI_RPT BIT(31)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_BBPSF_CTRL (Offset 0x06DC) */
- #define BIT_WMAC_USE_NDPARATE BIT(30)
- #define BIT_SHIFT_WMAC_CSI_RATE 24
- #define BIT_MASK_WMAC_CSI_RATE 0x3f
- #define BIT_WMAC_CSI_RATE(x) (((x) & BIT_MASK_WMAC_CSI_RATE) << BIT_SHIFT_WMAC_CSI_RATE)
- #define BIT_GET_WMAC_CSI_RATE(x) (((x) >> BIT_SHIFT_WMAC_CSI_RATE) & BIT_MASK_WMAC_CSI_RATE)
- #define BIT_SHIFT_WMAC_RESP_TXRATE 16
- #define BIT_MASK_WMAC_RESP_TXRATE 0xff
- #define BIT_WMAC_RESP_TXRATE(x) (((x) & BIT_MASK_WMAC_RESP_TXRATE) << BIT_SHIFT_WMAC_RESP_TXRATE)
- #define BIT_GET_WMAC_RESP_TXRATE(x) (((x) >> BIT_SHIFT_WMAC_RESP_TXRATE) & BIT_MASK_WMAC_RESP_TXRATE)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT)
- /* 2 REG_BBPSF_CTRL (Offset 0x06DC) */
- #define BIT_CSI_FORCE_RATE_EN BIT(15)
- #define BIT_SHIFT_CSI_RSC 13
- #define BIT_MASK_CSI_RSC 0x3
- #define BIT_CSI_RSC(x) (((x) & BIT_MASK_CSI_RSC) << BIT_SHIFT_CSI_RSC)
- #define BIT_GET_CSI_RSC(x) (((x) >> BIT_SHIFT_CSI_RSC) & BIT_MASK_CSI_RSC)
- #define BIT_CSI_GID_SEL BIT(12)
- #define BIT_RDCSIMD_FLAG_TRIG_SEL BIT(11)
- #define BIT_NDPVLD_POS_RST_FFPTR_DIS BIT(10)
- #define BIT_NDPVLD_PROTECT_RDRDY_DIS BIT(9)
- #define BIT_RDCSI_EMPTY_APPZERO BIT(8)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_BBPSF_CTRL (Offset 0x06DC) */
- #define BIT_BBPSF_MPDUCHKEN BIT(5)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_BBPSF_CTRL (Offset 0x06DC) */
- #define BIT_BBPSF_MHCHKEN BIT(4)
- #define BIT_BBPSF_ERRCHKEN BIT(3)
- #define BIT_SHIFT_BBPSF_ERRTHR 0
- #define BIT_MASK_BBPSF_ERRTHR 0x7
- #define BIT_BBPSF_ERRTHR(x) (((x) & BIT_MASK_BBPSF_ERRTHR) << BIT_SHIFT_BBPSF_ERRTHR)
- #define BIT_GET_BBPSF_ERRTHR(x) (((x) >> BIT_SHIFT_BBPSF_ERRTHR) & BIT_MASK_BBPSF_ERRTHR)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_P2P_RX_BCN_NOA (Offset 0x06E0) */
- #define BIT_NOA_PARSER_EN BIT(15)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_P2P_RX_BCN_NOA (Offset 0x06E0) */
- #define BIT_BSSID_SEL BIT(14)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_P2P_RX_BCN_NOA (Offset 0x06E0) */
- #define BIT_SHIFT_BSSID_SEL 12
- #define BIT_MASK_BSSID_SEL 0x7
- #define BIT_BSSID_SEL(x) (((x) & BIT_MASK_BSSID_SEL) << BIT_SHIFT_BSSID_SEL)
- #define BIT_GET_BSSID_SEL(x) (((x) >> BIT_SHIFT_BSSID_SEL) & BIT_MASK_BSSID_SEL)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_P2P_RX_BCN_NOA (Offset 0x06E0) */
- #define BIT_SHIFT_P2P_OUI_TYPE 0
- #define BIT_MASK_P2P_OUI_TYPE 0xff
- #define BIT_P2P_OUI_TYPE(x) (((x) & BIT_MASK_P2P_OUI_TYPE) << BIT_SHIFT_P2P_OUI_TYPE)
- #define BIT_GET_P2P_OUI_TYPE(x) (((x) >> BIT_SHIFT_P2P_OUI_TYPE) & BIT_MASK_P2P_OUI_TYPE)
- /* 2 REG_ASSOCIATED_BFMER0_INFO (Offset 0x06E4) */
- #define BIT_SHIFT_R_WMAC_TXCSI_AID0 (48 & CPU_OPT_WIDTH)
- #define BIT_MASK_R_WMAC_TXCSI_AID0 0x1ff
- #define BIT_R_WMAC_TXCSI_AID0(x) (((x) & BIT_MASK_R_WMAC_TXCSI_AID0) << BIT_SHIFT_R_WMAC_TXCSI_AID0)
- #define BIT_GET_R_WMAC_TXCSI_AID0(x) (((x) >> BIT_SHIFT_R_WMAC_TXCSI_AID0) & BIT_MASK_R_WMAC_TXCSI_AID0)
- #define BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R0 0
- #define BIT_MASK_R_WMAC_SOUNDING_RXADD_R0 0xffffffffffffL
- #define BIT_R_WMAC_SOUNDING_RXADD_R0(x) (((x) & BIT_MASK_R_WMAC_SOUNDING_RXADD_R0) << BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R0)
- #define BIT_GET_R_WMAC_SOUNDING_RXADD_R0(x) (((x) >> BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R0) & BIT_MASK_R_WMAC_SOUNDING_RXADD_R0)
- /* 2 REG_ASSOCIATED_BFMER1_INFO (Offset 0x06EC) */
- #define BIT_SHIFT_R_WMAC_TXCSI_AID1 (48 & CPU_OPT_WIDTH)
- #define BIT_MASK_R_WMAC_TXCSI_AID1 0x1ff
- #define BIT_R_WMAC_TXCSI_AID1(x) (((x) & BIT_MASK_R_WMAC_TXCSI_AID1) << BIT_SHIFT_R_WMAC_TXCSI_AID1)
- #define BIT_GET_R_WMAC_TXCSI_AID1(x) (((x) >> BIT_SHIFT_R_WMAC_TXCSI_AID1) & BIT_MASK_R_WMAC_TXCSI_AID1)
- #define BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R1 0
- #define BIT_MASK_R_WMAC_SOUNDING_RXADD_R1 0xffffffffffffL
- #define BIT_R_WMAC_SOUNDING_RXADD_R1(x) (((x) & BIT_MASK_R_WMAC_SOUNDING_RXADD_R1) << BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R1)
- #define BIT_GET_R_WMAC_SOUNDING_RXADD_R1(x) (((x) >> BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R1) & BIT_MASK_R_WMAC_SOUNDING_RXADD_R1)
- /* 2 REG_TX_CSI_RPT_PARAM_BW20 (Offset 0x06F4) */
- #define BIT_SHIFT_R_WMAC_BFINFO_20M_1 16
- #define BIT_MASK_R_WMAC_BFINFO_20M_1 0xfff
- #define BIT_R_WMAC_BFINFO_20M_1(x) (((x) & BIT_MASK_R_WMAC_BFINFO_20M_1) << BIT_SHIFT_R_WMAC_BFINFO_20M_1)
- #define BIT_GET_R_WMAC_BFINFO_20M_1(x) (((x) >> BIT_SHIFT_R_WMAC_BFINFO_20M_1) & BIT_MASK_R_WMAC_BFINFO_20M_1)
- #define BIT_SHIFT_R_WMAC_BFINFO_20M_0 0
- #define BIT_MASK_R_WMAC_BFINFO_20M_0 0xfff
- #define BIT_R_WMAC_BFINFO_20M_0(x) (((x) & BIT_MASK_R_WMAC_BFINFO_20M_0) << BIT_SHIFT_R_WMAC_BFINFO_20M_0)
- #define BIT_GET_R_WMAC_BFINFO_20M_0(x) (((x) >> BIT_SHIFT_R_WMAC_BFINFO_20M_0) & BIT_MASK_R_WMAC_BFINFO_20M_0)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_TX_CSI_RPT_PARAM_BW40 (Offset 0x06F8) */
- #define BIT_SHIFT_R_WMAC_BFINFO_40M_1 13
- #define BIT_MASK_R_WMAC_BFINFO_40M_1 0x7fff
- #define BIT_R_WMAC_BFINFO_40M_1(x) (((x) & BIT_MASK_R_WMAC_BFINFO_40M_1) << BIT_SHIFT_R_WMAC_BFINFO_40M_1)
- #define BIT_GET_R_WMAC_BFINFO_40M_1(x) (((x) >> BIT_SHIFT_R_WMAC_BFINFO_40M_1) & BIT_MASK_R_WMAC_BFINFO_40M_1)
- #define BIT_SHIFT_R_WMAC_BFINFO_40M_0 0
- #define BIT_MASK_R_WMAC_BFINFO_40M_0 0xfff
- #define BIT_R_WMAC_BFINFO_40M_0(x) (((x) & BIT_MASK_R_WMAC_BFINFO_40M_0) << BIT_SHIFT_R_WMAC_BFINFO_40M_0)
- #define BIT_GET_R_WMAC_BFINFO_40M_0(x) (((x) >> BIT_SHIFT_R_WMAC_BFINFO_40M_0) & BIT_MASK_R_WMAC_BFINFO_40M_0)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_TX_CSI_RPT_PARAM_BW40 (Offset 0x06F8) */
- #define BIT_SHIFT_WMAC_RESP_ANTCD 0
- #define BIT_MASK_WMAC_RESP_ANTCD 0xf
- #define BIT_WMAC_RESP_ANTCD(x) (((x) & BIT_MASK_WMAC_RESP_ANTCD) << BIT_SHIFT_WMAC_RESP_ANTCD)
- #define BIT_GET_WMAC_RESP_ANTCD(x) (((x) >> BIT_SHIFT_WMAC_RESP_ANTCD) & BIT_MASK_WMAC_RESP_ANTCD)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_TX_CSI_RPT_PARAM_BW80 (Offset 0x06FC) */
- #define BIT_SHIFT_R_WMAC_BFINFO_80M_1 16
- #define BIT_MASK_R_WMAC_BFINFO_80M_1 0xfff
- #define BIT_R_WMAC_BFINFO_80M_1(x) (((x) & BIT_MASK_R_WMAC_BFINFO_80M_1) << BIT_SHIFT_R_WMAC_BFINFO_80M_1)
- #define BIT_GET_R_WMAC_BFINFO_80M_1(x) (((x) >> BIT_SHIFT_R_WMAC_BFINFO_80M_1) & BIT_MASK_R_WMAC_BFINFO_80M_1)
- #define BIT_SHIFT_R_WMAC_BFINFO_80M_0 0
- #define BIT_MASK_R_WMAC_BFINFO_80M_0 0xfff
- #define BIT_R_WMAC_BFINFO_80M_0(x) (((x) & BIT_MASK_R_WMAC_BFINFO_80M_0) << BIT_SHIFT_R_WMAC_BFINFO_80M_0)
- #define BIT_GET_R_WMAC_BFINFO_80M_0(x) (((x) >> BIT_SHIFT_R_WMAC_BFINFO_80M_0) & BIT_MASK_R_WMAC_BFINFO_80M_0)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_MACID1 (Offset 0x0700) */
- #define BIT_SHIFT_MACID1 0
- #define BIT_MASK_MACID1 0xffffffffffffL
- #define BIT_MACID1(x) (((x) & BIT_MASK_MACID1) << BIT_SHIFT_MACID1)
- #define BIT_GET_MACID1(x) (((x) >> BIT_SHIFT_MACID1) & BIT_MASK_MACID1)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT)
- /* 2 REG_MACID1 (Offset 0x0700) */
- #define BIT_SHIFT_MACID1_0 0
- #define BIT_MASK_MACID1_0 0xffffffffL
- #define BIT_MACID1_0(x) (((x) & BIT_MASK_MACID1_0) << BIT_SHIFT_MACID1_0)
- #define BIT_GET_MACID1_0(x) (((x) >> BIT_SHIFT_MACID1_0) & BIT_MASK_MACID1_0)
- /* 2 REG_MACID1_1 (Offset 0x0704) */
- #define BIT_SHIFT_MACID1_1 0
- #define BIT_MASK_MACID1_1 0xffff
- #define BIT_MACID1_1(x) (((x) & BIT_MASK_MACID1_1) << BIT_SHIFT_MACID1_1)
- #define BIT_GET_MACID1_1(x) (((x) >> BIT_SHIFT_MACID1_1) & BIT_MASK_MACID1_1)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_BSSID1 (Offset 0x0708) */
- #define BIT_SHIFT_BSSID1 0
- #define BIT_MASK_BSSID1 0xffffffffffffL
- #define BIT_BSSID1(x) (((x) & BIT_MASK_BSSID1) << BIT_SHIFT_BSSID1)
- #define BIT_GET_BSSID1(x) (((x) >> BIT_SHIFT_BSSID1) & BIT_MASK_BSSID1)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT)
- /* 2 REG_BSSID1 (Offset 0x0708) */
- #define BIT_SHIFT_BSSID1_0 0
- #define BIT_MASK_BSSID1_0 0xffffffffL
- #define BIT_BSSID1_0(x) (((x) & BIT_MASK_BSSID1_0) << BIT_SHIFT_BSSID1_0)
- #define BIT_GET_BSSID1_0(x) (((x) >> BIT_SHIFT_BSSID1_0) & BIT_MASK_BSSID1_0)
- /* 2 REG_BSSID1_1 (Offset 0x070C) */
- #define BIT_SHIFT_BSSID1_1 0
- #define BIT_MASK_BSSID1_1 0xffff
- #define BIT_BSSID1_1(x) (((x) & BIT_MASK_BSSID1_1) << BIT_SHIFT_BSSID1_1)
- #define BIT_GET_BSSID1_1(x) (((x) >> BIT_SHIFT_BSSID1_1) & BIT_MASK_BSSID1_1)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_BCN_PSR_RPT1 (Offset 0x0710) */
- #define BIT_SHIFT_DTIM_CNT1 24
- #define BIT_MASK_DTIM_CNT1 0xff
- #define BIT_DTIM_CNT1(x) (((x) & BIT_MASK_DTIM_CNT1) << BIT_SHIFT_DTIM_CNT1)
- #define BIT_GET_DTIM_CNT1(x) (((x) >> BIT_SHIFT_DTIM_CNT1) & BIT_MASK_DTIM_CNT1)
- #define BIT_SHIFT_DTIM_PERIOD1 16
- #define BIT_MASK_DTIM_PERIOD1 0xff
- #define BIT_DTIM_PERIOD1(x) (((x) & BIT_MASK_DTIM_PERIOD1) << BIT_SHIFT_DTIM_PERIOD1)
- #define BIT_GET_DTIM_PERIOD1(x) (((x) >> BIT_SHIFT_DTIM_PERIOD1) & BIT_MASK_DTIM_PERIOD1)
- #define BIT_DTIM1 BIT(15)
- #define BIT_TIM1 BIT(14)
- #define BIT_SHIFT_PS_AID_1 0
- #define BIT_MASK_PS_AID_1 0x7ff
- #define BIT_PS_AID_1(x) (((x) & BIT_MASK_PS_AID_1) << BIT_SHIFT_PS_AID_1)
- #define BIT_GET_PS_AID_1(x) (((x) >> BIT_SHIFT_PS_AID_1) & BIT_MASK_PS_AID_1)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_ASSOCIATED_BFMEE_SEL (Offset 0x0714) */
- #define BIT_SHIFT_RD_BF_SEL 29
- #define BIT_MASK_RD_BF_SEL 0x7
- #define BIT_RD_BF_SEL(x) (((x) & BIT_MASK_RD_BF_SEL) << BIT_SHIFT_RD_BF_SEL)
- #define BIT_GET_RD_BF_SEL(x) (((x) >> BIT_SHIFT_RD_BF_SEL) & BIT_MASK_RD_BF_SEL)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_ASSOCIATED_BFMEE_SEL (Offset 0x0714) */
- #define BIT_TXUSER_ID1 BIT(25)
- #define BIT_SHIFT_AID1 16
- #define BIT_MASK_AID1 0x1ff
- #define BIT_AID1(x) (((x) & BIT_MASK_AID1) << BIT_SHIFT_AID1)
- #define BIT_GET_AID1(x) (((x) >> BIT_SHIFT_AID1) & BIT_MASK_AID1)
- #define BIT_TXUSER_ID0 BIT(9)
- #define BIT_SHIFT_AID0 0
- #define BIT_MASK_AID0 0x1ff
- #define BIT_AID0(x) (((x) & BIT_MASK_AID0) << BIT_SHIFT_AID0)
- #define BIT_GET_AID0(x) (((x) >> BIT_SHIFT_AID0) & BIT_MASK_AID0)
- /* 2 REG_SND_PTCL_CTRL (Offset 0x0718) */
- #define BIT_SHIFT_NDP_RX_STANDBY_TIMER 24
- #define BIT_MASK_NDP_RX_STANDBY_TIMER 0xff
- #define BIT_NDP_RX_STANDBY_TIMER(x) (((x) & BIT_MASK_NDP_RX_STANDBY_TIMER) << BIT_SHIFT_NDP_RX_STANDBY_TIMER)
- #define BIT_GET_NDP_RX_STANDBY_TIMER(x) (((x) >> BIT_SHIFT_NDP_RX_STANDBY_TIMER) & BIT_MASK_NDP_RX_STANDBY_TIMER)
- #define BIT_SHIFT_CSI_RPT_OFFSET_HT 16
- #define BIT_MASK_CSI_RPT_OFFSET_HT 0xff
- #define BIT_CSI_RPT_OFFSET_HT(x) (((x) & BIT_MASK_CSI_RPT_OFFSET_HT) << BIT_SHIFT_CSI_RPT_OFFSET_HT)
- #define BIT_GET_CSI_RPT_OFFSET_HT(x) (((x) >> BIT_SHIFT_CSI_RPT_OFFSET_HT) & BIT_MASK_CSI_RPT_OFFSET_HT)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_SND_PTCL_CTRL (Offset 0x0718) */
- #define BIT_SHIFT_CSI_RPT_OFFSET_VHT 8
- #define BIT_MASK_CSI_RPT_OFFSET_VHT 0xff
- #define BIT_CSI_RPT_OFFSET_VHT(x) (((x) & BIT_MASK_CSI_RPT_OFFSET_VHT) << BIT_SHIFT_CSI_RPT_OFFSET_VHT)
- #define BIT_GET_CSI_RPT_OFFSET_VHT(x) (((x) >> BIT_SHIFT_CSI_RPT_OFFSET_VHT) & BIT_MASK_CSI_RPT_OFFSET_VHT)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_SND_PTCL_CTRL (Offset 0x0718) */
- #define BIT_SHIFT_R_WMAC_VHT_CATEGORY 8
- #define BIT_MASK_R_WMAC_VHT_CATEGORY 0xff
- #define BIT_R_WMAC_VHT_CATEGORY(x) (((x) & BIT_MASK_R_WMAC_VHT_CATEGORY) << BIT_SHIFT_R_WMAC_VHT_CATEGORY)
- #define BIT_GET_R_WMAC_VHT_CATEGORY(x) (((x) >> BIT_SHIFT_R_WMAC_VHT_CATEGORY) & BIT_MASK_R_WMAC_VHT_CATEGORY)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_SND_PTCL_CTRL (Offset 0x0718) */
- #define BIT_R_WMAC_USE_NSTS BIT(7)
- #define BIT_R_DISABLE_CHECK_VHTSIGB_CRC BIT(6)
- #define BIT_R_DISABLE_CHECK_VHTSIGA_CRC BIT(5)
- #define BIT_R_WMAC_BFPARAM_SEL BIT(4)
- #define BIT_R_WMAC_CSISEQ_SEL BIT(3)
- #define BIT_R_WMAC_CSI_WITHHTC_EN BIT(2)
- #define BIT_R_WMAC_HT_NDPA_EN BIT(1)
- #define BIT_R_WMAC_VHT_NDPA_EN BIT(0)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_RX_CSI_RPT_INFO (Offset 0x071C) */
- #define BIT_WRITE_ENABLE BIT(31)
- #define BIT_WRITE_USERID BIT(12)
- #define BIT_SHIFT_WRITE_BW 10
- #define BIT_MASK_WRITE_BW 0x3
- #define BIT_WRITE_BW(x) (((x) & BIT_MASK_WRITE_BW) << BIT_SHIFT_WRITE_BW)
- #define BIT_GET_WRITE_BW(x) (((x) >> BIT_SHIFT_WRITE_BW) & BIT_MASK_WRITE_BW)
- #define BIT_SHIFT_WRITE_CB 8
- #define BIT_MASK_WRITE_CB 0x3
- #define BIT_WRITE_CB(x) (((x) & BIT_MASK_WRITE_CB) << BIT_SHIFT_WRITE_CB)
- #define BIT_GET_WRITE_CB(x) (((x) >> BIT_SHIFT_WRITE_CB) & BIT_MASK_WRITE_CB)
- #define BIT_SHIFT_WRITE_GROUPING 6
- #define BIT_MASK_WRITE_GROUPING 0x3
- #define BIT_WRITE_GROUPING(x) (((x) & BIT_MASK_WRITE_GROUPING) << BIT_SHIFT_WRITE_GROUPING)
- #define BIT_GET_WRITE_GROUPING(x) (((x) >> BIT_SHIFT_WRITE_GROUPING) & BIT_MASK_WRITE_GROUPING)
- #define BIT_SHIFT_WRITE_NR 3
- #define BIT_MASK_WRITE_NR 0x7
- #define BIT_WRITE_NR(x) (((x) & BIT_MASK_WRITE_NR) << BIT_SHIFT_WRITE_NR)
- #define BIT_GET_WRITE_NR(x) (((x) >> BIT_SHIFT_WRITE_NR) & BIT_MASK_WRITE_NR)
- #define BIT_SHIFT_WRITE_NC 0
- #define BIT_MASK_WRITE_NC 0x7
- #define BIT_WRITE_NC(x) (((x) & BIT_MASK_WRITE_NC) << BIT_SHIFT_WRITE_NC)
- #define BIT_GET_WRITE_NC(x) (((x) >> BIT_SHIFT_WRITE_NC) & BIT_MASK_WRITE_NC)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_NS_ARP_CTRL (Offset 0x0720) */
- #define BIT_R_WMAC_NSARP_RSPEN BIT(15)
- #define BIT_R_WMAC_NSARP_RARP BIT(9)
- #define BIT_R_WMAC_NSARP_RIPV6 BIT(8)
- #define BIT_SHIFT_R_WMAC_NSARP_MODEN 6
- #define BIT_MASK_R_WMAC_NSARP_MODEN 0x3
- #define BIT_R_WMAC_NSARP_MODEN(x) (((x) & BIT_MASK_R_WMAC_NSARP_MODEN) << BIT_SHIFT_R_WMAC_NSARP_MODEN)
- #define BIT_GET_R_WMAC_NSARP_MODEN(x) (((x) >> BIT_SHIFT_R_WMAC_NSARP_MODEN) & BIT_MASK_R_WMAC_NSARP_MODEN)
- #define BIT_SHIFT_R_WMAC_NSARP_RSPFTP 4
- #define BIT_MASK_R_WMAC_NSARP_RSPFTP 0x3
- #define BIT_R_WMAC_NSARP_RSPFTP(x) (((x) & BIT_MASK_R_WMAC_NSARP_RSPFTP) << BIT_SHIFT_R_WMAC_NSARP_RSPFTP)
- #define BIT_GET_R_WMAC_NSARP_RSPFTP(x) (((x) >> BIT_SHIFT_R_WMAC_NSARP_RSPFTP) & BIT_MASK_R_WMAC_NSARP_RSPFTP)
- #define BIT_SHIFT_R_WMAC_NSARP_RSPSEC 0
- #define BIT_MASK_R_WMAC_NSARP_RSPSEC 0xf
- #define BIT_R_WMAC_NSARP_RSPSEC(x) (((x) & BIT_MASK_R_WMAC_NSARP_RSPSEC) << BIT_SHIFT_R_WMAC_NSARP_RSPSEC)
- #define BIT_GET_R_WMAC_NSARP_RSPSEC(x) (((x) >> BIT_SHIFT_R_WMAC_NSARP_RSPSEC) & BIT_MASK_R_WMAC_NSARP_RSPSEC)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_NS_ARP_INFO (Offset 0x0724) */
- #define BIT_REQ_IS_MCNS BIT(23)
- #define BIT_REQ_IS_UCNS BIT(22)
- #define BIT_REQ_IS_USNS BIT(21)
- #define BIT_REQ_IS_ARP BIT(20)
- #define BIT_EXPRSP_MH_WITHQC BIT(19)
- #define BIT_SHIFT_EXPRSP_SECTYPE 16
- #define BIT_MASK_EXPRSP_SECTYPE 0x7
- #define BIT_EXPRSP_SECTYPE(x) (((x) & BIT_MASK_EXPRSP_SECTYPE) << BIT_SHIFT_EXPRSP_SECTYPE)
- #define BIT_GET_EXPRSP_SECTYPE(x) (((x) >> BIT_SHIFT_EXPRSP_SECTYPE) & BIT_MASK_EXPRSP_SECTYPE)
- #define BIT_SHIFT_EXPRSP_CHKSM_7_TO_0 8
- #define BIT_MASK_EXPRSP_CHKSM_7_TO_0 0xff
- #define BIT_EXPRSP_CHKSM_7_TO_0(x) (((x) & BIT_MASK_EXPRSP_CHKSM_7_TO_0) << BIT_SHIFT_EXPRSP_CHKSM_7_TO_0)
- #define BIT_GET_EXPRSP_CHKSM_7_TO_0(x) (((x) >> BIT_SHIFT_EXPRSP_CHKSM_7_TO_0) & BIT_MASK_EXPRSP_CHKSM_7_TO_0)
- #define BIT_SHIFT_EXPRSP_CHKSM_15_TO_8 0
- #define BIT_MASK_EXPRSP_CHKSM_15_TO_8 0xff
- #define BIT_EXPRSP_CHKSM_15_TO_8(x) (((x) & BIT_MASK_EXPRSP_CHKSM_15_TO_8) << BIT_SHIFT_EXPRSP_CHKSM_15_TO_8)
- #define BIT_GET_EXPRSP_CHKSM_15_TO_8(x) (((x) >> BIT_SHIFT_EXPRSP_CHKSM_15_TO_8) & BIT_MASK_EXPRSP_CHKSM_15_TO_8)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_BEAMFORMING_INFO_NSARP_V1 (Offset 0x0728) */
- #define BIT_SHIFT_WMAC_ARPIP 0
- #define BIT_MASK_WMAC_ARPIP 0xffffffffL
- #define BIT_WMAC_ARPIP(x) (((x) & BIT_MASK_WMAC_ARPIP) << BIT_SHIFT_WMAC_ARPIP)
- #define BIT_GET_WMAC_ARPIP(x) (((x) >> BIT_SHIFT_WMAC_ARPIP) & BIT_MASK_WMAC_ARPIP)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_BEAMFORMING_INFO_NSARP (Offset 0x072C) */
- #define BIT_SHIFT_BEAMFORMING_INFO 0
- #define BIT_MASK_BEAMFORMING_INFO 0xffffffffL
- #define BIT_BEAMFORMING_INFO(x) (((x) & BIT_MASK_BEAMFORMING_INFO) << BIT_SHIFT_BEAMFORMING_INFO)
- #define BIT_GET_BEAMFORMING_INFO(x) (((x) >> BIT_SHIFT_BEAMFORMING_INFO) & BIT_MASK_BEAMFORMING_INFO)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT)
- /* 2 REG_IPV6 (Offset 0x0730) */
- #define BIT_SHIFT_R_WMAC_IPV6_MYIPAD_0 0
- #define BIT_MASK_R_WMAC_IPV6_MYIPAD_0 0xffffffffL
- #define BIT_R_WMAC_IPV6_MYIPAD_0(x) (((x) & BIT_MASK_R_WMAC_IPV6_MYIPAD_0) << BIT_SHIFT_R_WMAC_IPV6_MYIPAD_0)
- #define BIT_GET_R_WMAC_IPV6_MYIPAD_0(x) (((x) >> BIT_SHIFT_R_WMAC_IPV6_MYIPAD_0) & BIT_MASK_R_WMAC_IPV6_MYIPAD_0)
- /* 2 REG_IPV6_1 (Offset 0x0734) */
- #define BIT_SHIFT_R_WMAC_IPV6_MYIPAD_1 0
- #define BIT_MASK_R_WMAC_IPV6_MYIPAD_1 0xffffffffL
- #define BIT_R_WMAC_IPV6_MYIPAD_1(x) (((x) & BIT_MASK_R_WMAC_IPV6_MYIPAD_1) << BIT_SHIFT_R_WMAC_IPV6_MYIPAD_1)
- #define BIT_GET_R_WMAC_IPV6_MYIPAD_1(x) (((x) >> BIT_SHIFT_R_WMAC_IPV6_MYIPAD_1) & BIT_MASK_R_WMAC_IPV6_MYIPAD_1)
- /* 2 REG_IPV6_2 (Offset 0x0738) */
- #define BIT_SHIFT_R_WMAC_IPV6_MYIPAD_2 0
- #define BIT_MASK_R_WMAC_IPV6_MYIPAD_2 0xffffffffL
- #define BIT_R_WMAC_IPV6_MYIPAD_2(x) (((x) & BIT_MASK_R_WMAC_IPV6_MYIPAD_2) << BIT_SHIFT_R_WMAC_IPV6_MYIPAD_2)
- #define BIT_GET_R_WMAC_IPV6_MYIPAD_2(x) (((x) >> BIT_SHIFT_R_WMAC_IPV6_MYIPAD_2) & BIT_MASK_R_WMAC_IPV6_MYIPAD_2)
- /* 2 REG_IPV6_3 (Offset 0x073C) */
- #define BIT_SHIFT_R_WMAC_IPV6_MYIPAD_3 0
- #define BIT_MASK_R_WMAC_IPV6_MYIPAD_3 0xffffffffL
- #define BIT_R_WMAC_IPV6_MYIPAD_3(x) (((x) & BIT_MASK_R_WMAC_IPV6_MYIPAD_3) << BIT_SHIFT_R_WMAC_IPV6_MYIPAD_3)
- #define BIT_GET_R_WMAC_IPV6_MYIPAD_3(x) (((x) >> BIT_SHIFT_R_WMAC_IPV6_MYIPAD_3) & BIT_MASK_R_WMAC_IPV6_MYIPAD_3)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_WMAC_RTX_CTX_SUBTYPE_CFG (Offset 0x0750) */
- #define BIT_SHIFT_R_WMAC_CTX_SUBTYPE 4
- #define BIT_MASK_R_WMAC_CTX_SUBTYPE 0xf
- #define BIT_R_WMAC_CTX_SUBTYPE(x) (((x) & BIT_MASK_R_WMAC_CTX_SUBTYPE) << BIT_SHIFT_R_WMAC_CTX_SUBTYPE)
- #define BIT_GET_R_WMAC_CTX_SUBTYPE(x) (((x) >> BIT_SHIFT_R_WMAC_CTX_SUBTYPE) & BIT_MASK_R_WMAC_CTX_SUBTYPE)
- #define BIT_SHIFT_R_WMAC_RTX_SUBTYPE 0
- #define BIT_MASK_R_WMAC_RTX_SUBTYPE 0xf
- #define BIT_R_WMAC_RTX_SUBTYPE(x) (((x) & BIT_MASK_R_WMAC_RTX_SUBTYPE) << BIT_SHIFT_R_WMAC_RTX_SUBTYPE)
- #define BIT_GET_R_WMAC_RTX_SUBTYPE(x) (((x) >> BIT_SHIFT_R_WMAC_RTX_SUBTYPE) & BIT_MASK_R_WMAC_RTX_SUBTYPE)
- /* 2 REG_BT_COEX_V2 (Offset 0x0762) */
- #define BIT_GNT_BT_POLARITY BIT(12)
- #define BIT_GNT_BT_BYPASS_PRIORITY BIT(8)
- #define BIT_SHIFT_TIMER 0
- #define BIT_MASK_TIMER 0xff
- #define BIT_TIMER(x) (((x) & BIT_MASK_TIMER) << BIT_SHIFT_TIMER)
- #define BIT_GET_TIMER(x) (((x) >> BIT_SHIFT_TIMER) & BIT_MASK_TIMER)
- /* 2 REG_BT_COEX (Offset 0x0764) */
- #define BIT_R_GNT_BT_RFC_SW BIT(12)
- #define BIT_R_GNT_BT_RFC_SW_EN BIT(11)
- #define BIT_R_GNT_BT_BB_SW BIT(10)
- #define BIT_R_GNT_BT_BB_SW_EN BIT(9)
- #define BIT_R_BT_CNT_THREN BIT(8)
- #define BIT_SHIFT_R_BT_CNT_THR 0
- #define BIT_MASK_R_BT_CNT_THR 0xff
- #define BIT_R_BT_CNT_THR(x) (((x) & BIT_MASK_R_BT_CNT_THR) << BIT_SHIFT_R_BT_CNT_THR)
- #define BIT_GET_R_BT_CNT_THR(x) (((x) >> BIT_SHIFT_R_BT_CNT_THR) & BIT_MASK_R_BT_CNT_THR)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_WLAN_ACT_MASK_CTRL (Offset 0x0768) */
- #define BIT_WLRX_TER_BY_CTL BIT(43)
- #define BIT_WLRX_TER_BY_AD BIT(42)
- #define BIT_ANT_DIVERSITY_SEL BIT(41)
- #define BIT_ANTSEL_FOR_BT_CTRL_EN BIT(40)
- #define BIT_WLACT_LOW_GNTWL_EN BIT(34)
- #define BIT_WLACT_HIGH_GNTBT_EN BIT(33)
- #endif
- #if (HALMAC_8822B_SUPPORT)
- /* 2 REG_WLAN_ACT_MASK_CTRL (Offset 0x0768) */
- #define BIT_NAV_UPPER_V1 BIT(32)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_WLAN_ACT_MASK_CTRL (Offset 0x0768) */
- #define BIT_SHIFT_RXMYRTS_NAV_V1 8
- #define BIT_MASK_RXMYRTS_NAV_V1 0xff
- #define BIT_RXMYRTS_NAV_V1(x) (((x) & BIT_MASK_RXMYRTS_NAV_V1) << BIT_SHIFT_RXMYRTS_NAV_V1)
- #define BIT_GET_RXMYRTS_NAV_V1(x) (((x) >> BIT_SHIFT_RXMYRTS_NAV_V1) & BIT_MASK_RXMYRTS_NAV_V1)
- #define BIT_SHIFT_RTSRST_V1 0
- #define BIT_MASK_RTSRST_V1 0xff
- #define BIT_RTSRST_V1(x) (((x) & BIT_MASK_RTSRST_V1) << BIT_SHIFT_RTSRST_V1)
- #define BIT_GET_RTSRST_V1(x) (((x) >> BIT_SHIFT_RTSRST_V1) & BIT_MASK_RTSRST_V1)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT)
- /* 2 REG_WLAN_ACT_MASK_CTRL_1 (Offset 0x076C) */
- #define BIT_WLRX_TER_BY_CTL_1 BIT(11)
- #define BIT_WLRX_TER_BY_AD_1 BIT(10)
- #define BIT_ANT_DIVERSITY_SEL_1 BIT(9)
- #define BIT_ANTSEL_FOR_BT_CTRL_EN_1 BIT(8)
- #define BIT_WLACT_LOW_GNTWL_EN_1 BIT(2)
- #define BIT_WLACT_HIGH_GNTBT_EN_1 BIT(1)
- #define BIT_NAV_UPPER_1_V1 BIT(0)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_BT_COEX_ENHANCED_INTR_CTRL (Offset 0x076E) */
- #define BIT_SHIFT_BT_STAT_DELAY 12
- #define BIT_MASK_BT_STAT_DELAY 0xf
- #define BIT_BT_STAT_DELAY(x) (((x) & BIT_MASK_BT_STAT_DELAY) << BIT_SHIFT_BT_STAT_DELAY)
- #define BIT_GET_BT_STAT_DELAY(x) (((x) >> BIT_SHIFT_BT_STAT_DELAY) & BIT_MASK_BT_STAT_DELAY)
- #define BIT_SHIFT_BT_TRX_INIT_DETECT 8
- #define BIT_MASK_BT_TRX_INIT_DETECT 0xf
- #define BIT_BT_TRX_INIT_DETECT(x) (((x) & BIT_MASK_BT_TRX_INIT_DETECT) << BIT_SHIFT_BT_TRX_INIT_DETECT)
- #define BIT_GET_BT_TRX_INIT_DETECT(x) (((x) >> BIT_SHIFT_BT_TRX_INIT_DETECT) & BIT_MASK_BT_TRX_INIT_DETECT)
- #define BIT_SHIFT_BT_PRI_DETECT_TO 4
- #define BIT_MASK_BT_PRI_DETECT_TO 0xf
- #define BIT_BT_PRI_DETECT_TO(x) (((x) & BIT_MASK_BT_PRI_DETECT_TO) << BIT_SHIFT_BT_PRI_DETECT_TO)
- #define BIT_GET_BT_PRI_DETECT_TO(x) (((x) >> BIT_SHIFT_BT_PRI_DETECT_TO) & BIT_MASK_BT_PRI_DETECT_TO)
- #define BIT_R_GRANTALL_WLMASK BIT(3)
- #define BIT_STATIS_BT_EN BIT(2)
- #define BIT_WL_ACT_MASK_ENABLE BIT(1)
- #define BIT_ENHANCED_BT BIT(0)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_BT_ACT_STATISTICS (Offset 0x0770) */
- #define BIT_SHIFT_STATIS_BT_LO_RX (48 & CPU_OPT_WIDTH)
- #define BIT_MASK_STATIS_BT_LO_RX 0xffff
- #define BIT_STATIS_BT_LO_RX(x) (((x) & BIT_MASK_STATIS_BT_LO_RX) << BIT_SHIFT_STATIS_BT_LO_RX)
- #define BIT_GET_STATIS_BT_LO_RX(x) (((x) >> BIT_SHIFT_STATIS_BT_LO_RX) & BIT_MASK_STATIS_BT_LO_RX)
- #define BIT_SHIFT_STATIS_BT_LO_TX (32 & CPU_OPT_WIDTH)
- #define BIT_MASK_STATIS_BT_LO_TX 0xffff
- #define BIT_STATIS_BT_LO_TX(x) (((x) & BIT_MASK_STATIS_BT_LO_TX) << BIT_SHIFT_STATIS_BT_LO_TX)
- #define BIT_GET_STATIS_BT_LO_TX(x) (((x) >> BIT_SHIFT_STATIS_BT_LO_TX) & BIT_MASK_STATIS_BT_LO_TX)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_BT_ACT_STATISTICS (Offset 0x0770) */
- #define BIT_SHIFT_STATIS_BT_HI_RX 16
- #define BIT_MASK_STATIS_BT_HI_RX 0xffff
- #define BIT_STATIS_BT_HI_RX(x) (((x) & BIT_MASK_STATIS_BT_HI_RX) << BIT_SHIFT_STATIS_BT_HI_RX)
- #define BIT_GET_STATIS_BT_HI_RX(x) (((x) >> BIT_SHIFT_STATIS_BT_HI_RX) & BIT_MASK_STATIS_BT_HI_RX)
- #define BIT_SHIFT_STATIS_BT_HI_TX 0
- #define BIT_MASK_STATIS_BT_HI_TX 0xffff
- #define BIT_STATIS_BT_HI_TX(x) (((x) & BIT_MASK_STATIS_BT_HI_TX) << BIT_SHIFT_STATIS_BT_HI_TX)
- #define BIT_GET_STATIS_BT_HI_TX(x) (((x) >> BIT_SHIFT_STATIS_BT_HI_TX) & BIT_MASK_STATIS_BT_HI_TX)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT)
- /* 2 REG_BT_ACT_STATISTICS_1 (Offset 0x0774) */
- #define BIT_SHIFT_STATIS_BT_LO_RX_1 16
- #define BIT_MASK_STATIS_BT_LO_RX_1 0xffff
- #define BIT_STATIS_BT_LO_RX_1(x) (((x) & BIT_MASK_STATIS_BT_LO_RX_1) << BIT_SHIFT_STATIS_BT_LO_RX_1)
- #define BIT_GET_STATIS_BT_LO_RX_1(x) (((x) >> BIT_SHIFT_STATIS_BT_LO_RX_1) & BIT_MASK_STATIS_BT_LO_RX_1)
- #define BIT_SHIFT_STATIS_BT_LO_TX_1 0
- #define BIT_MASK_STATIS_BT_LO_TX_1 0xffff
- #define BIT_STATIS_BT_LO_TX_1(x) (((x) & BIT_MASK_STATIS_BT_LO_TX_1) << BIT_SHIFT_STATIS_BT_LO_TX_1)
- #define BIT_GET_STATIS_BT_LO_TX_1(x) (((x) >> BIT_SHIFT_STATIS_BT_LO_TX_1) & BIT_MASK_STATIS_BT_LO_TX_1)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_BT_STATISTICS_CONTROL_REGISTER (Offset 0x0778) */
- #define BIT_SHIFT_R_BT_CMD_RPT 16
- #define BIT_MASK_R_BT_CMD_RPT 0xffff
- #define BIT_R_BT_CMD_RPT(x) (((x) & BIT_MASK_R_BT_CMD_RPT) << BIT_SHIFT_R_BT_CMD_RPT)
- #define BIT_GET_R_BT_CMD_RPT(x) (((x) >> BIT_SHIFT_R_BT_CMD_RPT) & BIT_MASK_R_BT_CMD_RPT)
- #define BIT_SHIFT_R_RPT_FROM_BT 8
- #define BIT_MASK_R_RPT_FROM_BT 0xff
- #define BIT_R_RPT_FROM_BT(x) (((x) & BIT_MASK_R_RPT_FROM_BT) << BIT_SHIFT_R_RPT_FROM_BT)
- #define BIT_GET_R_RPT_FROM_BT(x) (((x) >> BIT_SHIFT_R_RPT_FROM_BT) & BIT_MASK_R_RPT_FROM_BT)
- #define BIT_SHIFT_BT_HID_ISR_SET 6
- #define BIT_MASK_BT_HID_ISR_SET 0x3
- #define BIT_BT_HID_ISR_SET(x) (((x) & BIT_MASK_BT_HID_ISR_SET) << BIT_SHIFT_BT_HID_ISR_SET)
- #define BIT_GET_BT_HID_ISR_SET(x) (((x) >> BIT_SHIFT_BT_HID_ISR_SET) & BIT_MASK_BT_HID_ISR_SET)
- #define BIT_TDMA_BT_START_NOTIFY BIT(5)
- #define BIT_ENABLE_TDMA_FW_MODE BIT(4)
- #define BIT_ENABLE_PTA_TDMA_MODE BIT(3)
- #define BIT_ENABLE_COEXIST_TAB_IN_TDMA BIT(2)
- #define BIT_GPIO2_GPIO3_EXANGE_OR_NO_BT_CCA BIT(1)
- #define BIT_RTK_BT_ENABLE BIT(0)
- /* 2 REG_BT_STATUS_REPORT_REGISTER (Offset 0x077C) */
- #define BIT_SHIFT_BT_PROFILE 24
- #define BIT_MASK_BT_PROFILE 0xff
- #define BIT_BT_PROFILE(x) (((x) & BIT_MASK_BT_PROFILE) << BIT_SHIFT_BT_PROFILE)
- #define BIT_GET_BT_PROFILE(x) (((x) >> BIT_SHIFT_BT_PROFILE) & BIT_MASK_BT_PROFILE)
- #define BIT_SHIFT_BT_POWER 16
- #define BIT_MASK_BT_POWER 0xff
- #define BIT_BT_POWER(x) (((x) & BIT_MASK_BT_POWER) << BIT_SHIFT_BT_POWER)
- #define BIT_GET_BT_POWER(x) (((x) >> BIT_SHIFT_BT_POWER) & BIT_MASK_BT_POWER)
- #define BIT_SHIFT_BT_PREDECT_STATUS 8
- #define BIT_MASK_BT_PREDECT_STATUS 0xff
- #define BIT_BT_PREDECT_STATUS(x) (((x) & BIT_MASK_BT_PREDECT_STATUS) << BIT_SHIFT_BT_PREDECT_STATUS)
- #define BIT_GET_BT_PREDECT_STATUS(x) (((x) >> BIT_SHIFT_BT_PREDECT_STATUS) & BIT_MASK_BT_PREDECT_STATUS)
- #define BIT_SHIFT_BT_CMD_INFO 0
- #define BIT_MASK_BT_CMD_INFO 0xff
- #define BIT_BT_CMD_INFO(x) (((x) & BIT_MASK_BT_CMD_INFO) << BIT_SHIFT_BT_CMD_INFO)
- #define BIT_GET_BT_CMD_INFO(x) (((x) >> BIT_SHIFT_BT_CMD_INFO) & BIT_MASK_BT_CMD_INFO)
- /* 2 REG_BT_INTERRUPT_CONTROL_REGISTER (Offset 0x0780) */
- #define BIT_EN_MAC_NULL_PKT_NOTIFY BIT(31)
- #define BIT_EN_WLAN_RPT_AND_BT_QUERY BIT(30)
- #define BIT_EN_BT_STSTUS_RPT BIT(29)
- #define BIT_EN_BT_POWER BIT(28)
- #define BIT_EN_BT_CHANNEL BIT(27)
- #define BIT_EN_BT_SLOT_CHANGE BIT(26)
- #define BIT_EN_BT_PROFILE_OR_HID BIT(25)
- #define BIT_WLAN_RPT_NOTIFY BIT(24)
- #define BIT_SHIFT_WLAN_RPT_DATA 16
- #define BIT_MASK_WLAN_RPT_DATA 0xff
- #define BIT_WLAN_RPT_DATA(x) (((x) & BIT_MASK_WLAN_RPT_DATA) << BIT_SHIFT_WLAN_RPT_DATA)
- #define BIT_GET_WLAN_RPT_DATA(x) (((x) >> BIT_SHIFT_WLAN_RPT_DATA) & BIT_MASK_WLAN_RPT_DATA)
- #define BIT_SHIFT_CMD_ID 8
- #define BIT_MASK_CMD_ID 0xff
- #define BIT_CMD_ID(x) (((x) & BIT_MASK_CMD_ID) << BIT_SHIFT_CMD_ID)
- #define BIT_GET_CMD_ID(x) (((x) >> BIT_SHIFT_CMD_ID) & BIT_MASK_CMD_ID)
- #define BIT_SHIFT_BT_DATA 0
- #define BIT_MASK_BT_DATA 0xff
- #define BIT_BT_DATA(x) (((x) & BIT_MASK_BT_DATA) << BIT_SHIFT_BT_DATA)
- #define BIT_GET_BT_DATA(x) (((x) >> BIT_SHIFT_BT_DATA) & BIT_MASK_BT_DATA)
- /* 2 REG_WLAN_REPORT_TIME_OUT_CONTROL_REGISTER (Offset 0x0784) */
- #define BIT_SHIFT_WLAN_RPT_TO 0
- #define BIT_MASK_WLAN_RPT_TO 0xff
- #define BIT_WLAN_RPT_TO(x) (((x) & BIT_MASK_WLAN_RPT_TO) << BIT_SHIFT_WLAN_RPT_TO)
- #define BIT_GET_WLAN_RPT_TO(x) (((x) >> BIT_SHIFT_WLAN_RPT_TO) & BIT_MASK_WLAN_RPT_TO)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_BT_ISOLATION_TABLE_REGISTER_REGISTER (Offset 0x0785) */
- #define BIT_SHIFT_ISOLATION_CHK 1
- #define BIT_MASK_ISOLATION_CHK 0x7fffffffffffffffffffL
- #define BIT_ISOLATION_CHK(x) (((x) & BIT_MASK_ISOLATION_CHK) << BIT_SHIFT_ISOLATION_CHK)
- #define BIT_GET_ISOLATION_CHK(x) (((x) >> BIT_SHIFT_ISOLATION_CHK) & BIT_MASK_ISOLATION_CHK)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT)
- /* 2 REG_BT_ISOLATION_TABLE_REGISTER_REGISTER (Offset 0x0785) */
- #define BIT_SHIFT_ISOLATION_CHK_0 1
- #define BIT_MASK_ISOLATION_CHK_0 0x7fffff
- #define BIT_ISOLATION_CHK_0(x) (((x) & BIT_MASK_ISOLATION_CHK_0) << BIT_SHIFT_ISOLATION_CHK_0)
- #define BIT_GET_ISOLATION_CHK_0(x) (((x) >> BIT_SHIFT_ISOLATION_CHK_0) & BIT_MASK_ISOLATION_CHK_0)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_BT_ISOLATION_TABLE_REGISTER_REGISTER (Offset 0x0785) */
- #define BIT_ISOLATION_EN BIT(0)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT)
- /* 2 REG_BT_ISOLATION_TABLE_REGISTER_REGISTER_1 (Offset 0x0788) */
- #define BIT_SHIFT_ISOLATION_CHK_1 0
- #define BIT_MASK_ISOLATION_CHK_1 0xffffffffL
- #define BIT_ISOLATION_CHK_1(x) (((x) & BIT_MASK_ISOLATION_CHK_1) << BIT_SHIFT_ISOLATION_CHK_1)
- #define BIT_GET_ISOLATION_CHK_1(x) (((x) >> BIT_SHIFT_ISOLATION_CHK_1) & BIT_MASK_ISOLATION_CHK_1)
- /* 2 REG_BT_ISOLATION_TABLE_REGISTER_REGISTER_2 (Offset 0x078C) */
- #define BIT_SHIFT_ISOLATION_CHK_2 0
- #define BIT_MASK_ISOLATION_CHK_2 0xffffff
- #define BIT_ISOLATION_CHK_2(x) (((x) & BIT_MASK_ISOLATION_CHK_2) << BIT_SHIFT_ISOLATION_CHK_2)
- #define BIT_GET_ISOLATION_CHK_2(x) (((x) >> BIT_SHIFT_ISOLATION_CHK_2) & BIT_MASK_ISOLATION_CHK_2)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_BT_INTERRUPT_STATUS_REGISTER (Offset 0x078F) */
- #define BIT_BT_HID_ISR BIT(7)
- #define BIT_BT_QUERY_ISR BIT(6)
- #define BIT_MAC_NULL_PKT_NOTIFY_ISR BIT(5)
- #define BIT_WLAN_RPT_ISR BIT(4)
- #define BIT_BT_POWER_ISR BIT(3)
- #define BIT_BT_CHANNEL_ISR BIT(2)
- #define BIT_BT_SLOT_CHANGE_ISR BIT(1)
- #define BIT_BT_PROFILE_ISR BIT(0)
- /* 2 REG_BT_TDMA_TIME_REGISTER (Offset 0x0790) */
- #define BIT_SHIFT_BT_TIME 6
- #define BIT_MASK_BT_TIME 0x3ffffff
- #define BIT_BT_TIME(x) (((x) & BIT_MASK_BT_TIME) << BIT_SHIFT_BT_TIME)
- #define BIT_GET_BT_TIME(x) (((x) >> BIT_SHIFT_BT_TIME) & BIT_MASK_BT_TIME)
- #define BIT_SHIFT_BT_RPT_SAMPLE_RATE 0
- #define BIT_MASK_BT_RPT_SAMPLE_RATE 0x3f
- #define BIT_BT_RPT_SAMPLE_RATE(x) (((x) & BIT_MASK_BT_RPT_SAMPLE_RATE) << BIT_SHIFT_BT_RPT_SAMPLE_RATE)
- #define BIT_GET_BT_RPT_SAMPLE_RATE(x) (((x) >> BIT_SHIFT_BT_RPT_SAMPLE_RATE) & BIT_MASK_BT_RPT_SAMPLE_RATE)
- /* 2 REG_BT_ACT_REGISTER (Offset 0x0794) */
- #define BIT_SHIFT_BT_EISR_EN 16
- #define BIT_MASK_BT_EISR_EN 0xff
- #define BIT_BT_EISR_EN(x) (((x) & BIT_MASK_BT_EISR_EN) << BIT_SHIFT_BT_EISR_EN)
- #define BIT_GET_BT_EISR_EN(x) (((x) >> BIT_SHIFT_BT_EISR_EN) & BIT_MASK_BT_EISR_EN)
- #define BIT_BT_ACT_FALLING_ISR BIT(10)
- #define BIT_BT_ACT_RISING_ISR BIT(9)
- #define BIT_TDMA_TO_ISR BIT(8)
- #define BIT_SHIFT_BT_CH 0
- #define BIT_MASK_BT_CH 0xff
- #define BIT_BT_CH(x) (((x) & BIT_MASK_BT_CH) << BIT_SHIFT_BT_CH)
- #define BIT_GET_BT_CH(x) (((x) >> BIT_SHIFT_BT_CH) & BIT_MASK_BT_CH)
- /* 2 REG_OBFF_CTRL_BASIC (Offset 0x0798) */
- #define BIT_OBFF_EN_V1 BIT(31)
- #define BIT_SHIFT_OBFF_STATE_V1 28
- #define BIT_MASK_OBFF_STATE_V1 0x3
- #define BIT_OBFF_STATE_V1(x) (((x) & BIT_MASK_OBFF_STATE_V1) << BIT_SHIFT_OBFF_STATE_V1)
- #define BIT_GET_OBFF_STATE_V1(x) (((x) >> BIT_SHIFT_OBFF_STATE_V1) & BIT_MASK_OBFF_STATE_V1)
- #define BIT_OBFF_ACT_RXDMA_EN BIT(27)
- #define BIT_OBFF_BLOCK_INT_EN BIT(26)
- #define BIT_OBFF_AUTOACT_EN BIT(25)
- #define BIT_OBFF_AUTOIDLE_EN BIT(24)
- #define BIT_SHIFT_WAKE_MAX_PLS 20
- #define BIT_MASK_WAKE_MAX_PLS 0x7
- #define BIT_WAKE_MAX_PLS(x) (((x) & BIT_MASK_WAKE_MAX_PLS) << BIT_SHIFT_WAKE_MAX_PLS)
- #define BIT_GET_WAKE_MAX_PLS(x) (((x) >> BIT_SHIFT_WAKE_MAX_PLS) & BIT_MASK_WAKE_MAX_PLS)
- #define BIT_SHIFT_WAKE_MIN_PLS 16
- #define BIT_MASK_WAKE_MIN_PLS 0x7
- #define BIT_WAKE_MIN_PLS(x) (((x) & BIT_MASK_WAKE_MIN_PLS) << BIT_SHIFT_WAKE_MIN_PLS)
- #define BIT_GET_WAKE_MIN_PLS(x) (((x) >> BIT_SHIFT_WAKE_MIN_PLS) & BIT_MASK_WAKE_MIN_PLS)
- #define BIT_SHIFT_WAKE_MAX_F2F 12
- #define BIT_MASK_WAKE_MAX_F2F 0x7
- #define BIT_WAKE_MAX_F2F(x) (((x) & BIT_MASK_WAKE_MAX_F2F) << BIT_SHIFT_WAKE_MAX_F2F)
- #define BIT_GET_WAKE_MAX_F2F(x) (((x) >> BIT_SHIFT_WAKE_MAX_F2F) & BIT_MASK_WAKE_MAX_F2F)
- #define BIT_SHIFT_WAKE_MIN_F2F 8
- #define BIT_MASK_WAKE_MIN_F2F 0x7
- #define BIT_WAKE_MIN_F2F(x) (((x) & BIT_MASK_WAKE_MIN_F2F) << BIT_SHIFT_WAKE_MIN_F2F)
- #define BIT_GET_WAKE_MIN_F2F(x) (((x) >> BIT_SHIFT_WAKE_MIN_F2F) & BIT_MASK_WAKE_MIN_F2F)
- #define BIT_APP_CPU_ACT_V1 BIT(3)
- #define BIT_APP_OBFF_V1 BIT(2)
- #define BIT_APP_IDLE_V1 BIT(1)
- #define BIT_APP_INIT_V1 BIT(0)
- /* 2 REG_OBFF_CTRL2_TIMER (Offset 0x079C) */
- #define BIT_SHIFT_RX_HIGH_TIMER_IDX 24
- #define BIT_MASK_RX_HIGH_TIMER_IDX 0x7
- #define BIT_RX_HIGH_TIMER_IDX(x) (((x) & BIT_MASK_RX_HIGH_TIMER_IDX) << BIT_SHIFT_RX_HIGH_TIMER_IDX)
- #define BIT_GET_RX_HIGH_TIMER_IDX(x) (((x) >> BIT_SHIFT_RX_HIGH_TIMER_IDX) & BIT_MASK_RX_HIGH_TIMER_IDX)
- #define BIT_SHIFT_RX_MED_TIMER_IDX 16
- #define BIT_MASK_RX_MED_TIMER_IDX 0x7
- #define BIT_RX_MED_TIMER_IDX(x) (((x) & BIT_MASK_RX_MED_TIMER_IDX) << BIT_SHIFT_RX_MED_TIMER_IDX)
- #define BIT_GET_RX_MED_TIMER_IDX(x) (((x) >> BIT_SHIFT_RX_MED_TIMER_IDX) & BIT_MASK_RX_MED_TIMER_IDX)
- #define BIT_SHIFT_RX_LOW_TIMER_IDX 8
- #define BIT_MASK_RX_LOW_TIMER_IDX 0x7
- #define BIT_RX_LOW_TIMER_IDX(x) (((x) & BIT_MASK_RX_LOW_TIMER_IDX) << BIT_SHIFT_RX_LOW_TIMER_IDX)
- #define BIT_GET_RX_LOW_TIMER_IDX(x) (((x) >> BIT_SHIFT_RX_LOW_TIMER_IDX) & BIT_MASK_RX_LOW_TIMER_IDX)
- #define BIT_SHIFT_OBFF_INT_TIMER_IDX 0
- #define BIT_MASK_OBFF_INT_TIMER_IDX 0x7
- #define BIT_OBFF_INT_TIMER_IDX(x) (((x) & BIT_MASK_OBFF_INT_TIMER_IDX) << BIT_SHIFT_OBFF_INT_TIMER_IDX)
- #define BIT_GET_OBFF_INT_TIMER_IDX(x) (((x) >> BIT_SHIFT_OBFF_INT_TIMER_IDX) & BIT_MASK_OBFF_INT_TIMER_IDX)
- /* 2 REG_LTR_CTRL_BASIC (Offset 0x07A0) */
- #define BIT_LTR_EN_V1 BIT(31)
- #define BIT_LTR_HW_EN_V1 BIT(30)
- #define BIT_LRT_ACT_CTS_EN BIT(29)
- #define BIT_LTR_ACT_RXPKT_EN BIT(28)
- #define BIT_LTR_ACT_RXDMA_EN BIT(27)
- #define BIT_LTR_IDLE_NO_SNOOP BIT(26)
- #define BIT_SPDUP_MGTPKT BIT(25)
- #define BIT_RX_AGG_EN BIT(24)
- #define BIT_APP_LTR_ACT BIT(23)
- #define BIT_APP_LTR_IDLE BIT(22)
- #define BIT_SHIFT_HIGH_RATE_TRIG_SEL 20
- #define BIT_MASK_HIGH_RATE_TRIG_SEL 0x3
- #define BIT_HIGH_RATE_TRIG_SEL(x) (((x) & BIT_MASK_HIGH_RATE_TRIG_SEL) << BIT_SHIFT_HIGH_RATE_TRIG_SEL)
- #define BIT_GET_HIGH_RATE_TRIG_SEL(x) (((x) >> BIT_SHIFT_HIGH_RATE_TRIG_SEL) & BIT_MASK_HIGH_RATE_TRIG_SEL)
- #define BIT_SHIFT_MED_RATE_TRIG_SEL 18
- #define BIT_MASK_MED_RATE_TRIG_SEL 0x3
- #define BIT_MED_RATE_TRIG_SEL(x) (((x) & BIT_MASK_MED_RATE_TRIG_SEL) << BIT_SHIFT_MED_RATE_TRIG_SEL)
- #define BIT_GET_MED_RATE_TRIG_SEL(x) (((x) >> BIT_SHIFT_MED_RATE_TRIG_SEL) & BIT_MASK_MED_RATE_TRIG_SEL)
- #define BIT_SHIFT_LOW_RATE_TRIG_SEL 16
- #define BIT_MASK_LOW_RATE_TRIG_SEL 0x3
- #define BIT_LOW_RATE_TRIG_SEL(x) (((x) & BIT_MASK_LOW_RATE_TRIG_SEL) << BIT_SHIFT_LOW_RATE_TRIG_SEL)
- #define BIT_GET_LOW_RATE_TRIG_SEL(x) (((x) >> BIT_SHIFT_LOW_RATE_TRIG_SEL) & BIT_MASK_LOW_RATE_TRIG_SEL)
- #define BIT_SHIFT_HIGH_RATE_BD_IDX 8
- #define BIT_MASK_HIGH_RATE_BD_IDX 0x7f
- #define BIT_HIGH_RATE_BD_IDX(x) (((x) & BIT_MASK_HIGH_RATE_BD_IDX) << BIT_SHIFT_HIGH_RATE_BD_IDX)
- #define BIT_GET_HIGH_RATE_BD_IDX(x) (((x) >> BIT_SHIFT_HIGH_RATE_BD_IDX) & BIT_MASK_HIGH_RATE_BD_IDX)
- #define BIT_SHIFT_LOW_RATE_BD_IDX 0
- #define BIT_MASK_LOW_RATE_BD_IDX 0x7f
- #define BIT_LOW_RATE_BD_IDX(x) (((x) & BIT_MASK_LOW_RATE_BD_IDX) << BIT_SHIFT_LOW_RATE_BD_IDX)
- #define BIT_GET_LOW_RATE_BD_IDX(x) (((x) >> BIT_SHIFT_LOW_RATE_BD_IDX) & BIT_MASK_LOW_RATE_BD_IDX)
- /* 2 REG_LTR_CTRL2_TIMER_THRESHOLD (Offset 0x07A4) */
- #define BIT_SHIFT_RX_EMPTY_TIMER_IDX 24
- #define BIT_MASK_RX_EMPTY_TIMER_IDX 0x7
- #define BIT_RX_EMPTY_TIMER_IDX(x) (((x) & BIT_MASK_RX_EMPTY_TIMER_IDX) << BIT_SHIFT_RX_EMPTY_TIMER_IDX)
- #define BIT_GET_RX_EMPTY_TIMER_IDX(x) (((x) >> BIT_SHIFT_RX_EMPTY_TIMER_IDX) & BIT_MASK_RX_EMPTY_TIMER_IDX)
- #define BIT_SHIFT_RX_AFULL_TH_IDX 20
- #define BIT_MASK_RX_AFULL_TH_IDX 0x7
- #define BIT_RX_AFULL_TH_IDX(x) (((x) & BIT_MASK_RX_AFULL_TH_IDX) << BIT_SHIFT_RX_AFULL_TH_IDX)
- #define BIT_GET_RX_AFULL_TH_IDX(x) (((x) >> BIT_SHIFT_RX_AFULL_TH_IDX) & BIT_MASK_RX_AFULL_TH_IDX)
- #define BIT_SHIFT_RX_HIGH_TH_IDX 16
- #define BIT_MASK_RX_HIGH_TH_IDX 0x7
- #define BIT_RX_HIGH_TH_IDX(x) (((x) & BIT_MASK_RX_HIGH_TH_IDX) << BIT_SHIFT_RX_HIGH_TH_IDX)
- #define BIT_GET_RX_HIGH_TH_IDX(x) (((x) >> BIT_SHIFT_RX_HIGH_TH_IDX) & BIT_MASK_RX_HIGH_TH_IDX)
- #define BIT_SHIFT_RX_MED_TH_IDX 12
- #define BIT_MASK_RX_MED_TH_IDX 0x7
- #define BIT_RX_MED_TH_IDX(x) (((x) & BIT_MASK_RX_MED_TH_IDX) << BIT_SHIFT_RX_MED_TH_IDX)
- #define BIT_GET_RX_MED_TH_IDX(x) (((x) >> BIT_SHIFT_RX_MED_TH_IDX) & BIT_MASK_RX_MED_TH_IDX)
- #define BIT_SHIFT_RX_LOW_TH_IDX 8
- #define BIT_MASK_RX_LOW_TH_IDX 0x7
- #define BIT_RX_LOW_TH_IDX(x) (((x) & BIT_MASK_RX_LOW_TH_IDX) << BIT_SHIFT_RX_LOW_TH_IDX)
- #define BIT_GET_RX_LOW_TH_IDX(x) (((x) >> BIT_SHIFT_RX_LOW_TH_IDX) & BIT_MASK_RX_LOW_TH_IDX)
- #define BIT_SHIFT_LTR_SPACE_IDX 4
- #define BIT_MASK_LTR_SPACE_IDX 0x3
- #define BIT_LTR_SPACE_IDX(x) (((x) & BIT_MASK_LTR_SPACE_IDX) << BIT_SHIFT_LTR_SPACE_IDX)
- #define BIT_GET_LTR_SPACE_IDX(x) (((x) >> BIT_SHIFT_LTR_SPACE_IDX) & BIT_MASK_LTR_SPACE_IDX)
- #define BIT_SHIFT_LTR_IDLE_TIMER_IDX 0
- #define BIT_MASK_LTR_IDLE_TIMER_IDX 0x7
- #define BIT_LTR_IDLE_TIMER_IDX(x) (((x) & BIT_MASK_LTR_IDLE_TIMER_IDX) << BIT_SHIFT_LTR_IDLE_TIMER_IDX)
- #define BIT_GET_LTR_IDLE_TIMER_IDX(x) (((x) >> BIT_SHIFT_LTR_IDLE_TIMER_IDX) & BIT_MASK_LTR_IDLE_TIMER_IDX)
- /* 2 REG_LTR_IDLE_LATENCY_V1 (Offset 0x07A8) */
- #define BIT_SHIFT_LTR_IDLE_L 0
- #define BIT_MASK_LTR_IDLE_L 0xffffffffL
- #define BIT_LTR_IDLE_L(x) (((x) & BIT_MASK_LTR_IDLE_L) << BIT_SHIFT_LTR_IDLE_L)
- #define BIT_GET_LTR_IDLE_L(x) (((x) >> BIT_SHIFT_LTR_IDLE_L) & BIT_MASK_LTR_IDLE_L)
- /* 2 REG_LTR_ACTIVE_LATENCY_V1 (Offset 0x07AC) */
- #define BIT_SHIFT_LTR_ACT_L 0
- #define BIT_MASK_LTR_ACT_L 0xffffffffL
- #define BIT_LTR_ACT_L(x) (((x) & BIT_MASK_LTR_ACT_L) << BIT_SHIFT_LTR_ACT_L)
- #define BIT_GET_LTR_ACT_L(x) (((x) >> BIT_SHIFT_LTR_ACT_L) & BIT_MASK_LTR_ACT_L)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_ANTENNA_TRAINING_CONTROL_REGISTER (Offset 0x07B0) */
- #define BIT_APPEND_MACID_IN_RESP_EN BIT(50)
- #define BIT_ADDR2_MATCH_EN BIT(49)
- #define BIT_ANTTRN_EN BIT(48)
- #define BIT_SHIFT_TRAIN_STA_ADDR 0
- #define BIT_MASK_TRAIN_STA_ADDR 0xffffffffffffL
- #define BIT_TRAIN_STA_ADDR(x) (((x) & BIT_MASK_TRAIN_STA_ADDR) << BIT_SHIFT_TRAIN_STA_ADDR)
- #define BIT_GET_TRAIN_STA_ADDR(x) (((x) >> BIT_SHIFT_TRAIN_STA_ADDR) & BIT_MASK_TRAIN_STA_ADDR)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT)
- /* 2 REG_ANTENNA_TRAINING_CONTROL_REGISTER (Offset 0x07B0) */
- #define BIT_SHIFT_TRAIN_STA_ADDR_0 0
- #define BIT_MASK_TRAIN_STA_ADDR_0 0xffffffffL
- #define BIT_TRAIN_STA_ADDR_0(x) (((x) & BIT_MASK_TRAIN_STA_ADDR_0) << BIT_SHIFT_TRAIN_STA_ADDR_0)
- #define BIT_GET_TRAIN_STA_ADDR_0(x) (((x) >> BIT_SHIFT_TRAIN_STA_ADDR_0) & BIT_MASK_TRAIN_STA_ADDR_0)
- /* 2 REG_ANTENNA_TRAINING_CONTROL_REGISTER_1 (Offset 0x07B4) */
- #define BIT_APPEND_MACID_IN_RESP_EN_1 BIT(18)
- #define BIT_ADDR2_MATCH_EN_1 BIT(17)
- #define BIT_ANTTRN_EN_1 BIT(16)
- #define BIT_SHIFT_TRAIN_STA_ADDR_1 0
- #define BIT_MASK_TRAIN_STA_ADDR_1 0xffff
- #define BIT_TRAIN_STA_ADDR_1(x) (((x) & BIT_MASK_TRAIN_STA_ADDR_1) << BIT_SHIFT_TRAIN_STA_ADDR_1)
- #define BIT_GET_TRAIN_STA_ADDR_1(x) (((x) >> BIT_SHIFT_TRAIN_STA_ADDR_1) & BIT_MASK_TRAIN_STA_ADDR_1)
- #endif
- #if (HALMAC_8192E_SUPPORT || HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT || HALMAC_8881A_SUPPORT)
- /* 2 REG_WMAC_PKTCNT_RWD (Offset 0x07B8) */
- #define BIT_SHIFT_PKTCNT_BSSIDMAP 4
- #define BIT_MASK_PKTCNT_BSSIDMAP 0xf
- #define BIT_PKTCNT_BSSIDMAP(x) (((x) & BIT_MASK_PKTCNT_BSSIDMAP) << BIT_SHIFT_PKTCNT_BSSIDMAP)
- #define BIT_GET_PKTCNT_BSSIDMAP(x) (((x) >> BIT_SHIFT_PKTCNT_BSSIDMAP) & BIT_MASK_PKTCNT_BSSIDMAP)
- #define BIT_PKTCNT_CNTRST BIT(1)
- #define BIT_PKTCNT_CNTEN BIT(0)
- /* 2 REG_WMAC_PKTCNT_CTRL (Offset 0x07BC) */
- #define BIT_WMAC_PKTCNT_TRST BIT(9)
- #define BIT_WMAC_PKTCNT_FEN BIT(8)
- #define BIT_SHIFT_WMAC_PKTCNT_CFGAD 0
- #define BIT_MASK_WMAC_PKTCNT_CFGAD 0xff
- #define BIT_WMAC_PKTCNT_CFGAD(x) (((x) & BIT_MASK_WMAC_PKTCNT_CFGAD) << BIT_SHIFT_WMAC_PKTCNT_CFGAD)
- #define BIT_GET_WMAC_PKTCNT_CFGAD(x) (((x) >> BIT_SHIFT_WMAC_PKTCNT_CFGAD) & BIT_MASK_WMAC_PKTCNT_CFGAD)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_IQ_DUMP (Offset 0x07C0) */
- #define BIT_SHIFT_R_WMAC_MATCH_REF_MAC (64 & CPU_OPT_WIDTH)
- #define BIT_MASK_R_WMAC_MATCH_REF_MAC 0xffffffffL
- #define BIT_R_WMAC_MATCH_REF_MAC(x) (((x) & BIT_MASK_R_WMAC_MATCH_REF_MAC) << BIT_SHIFT_R_WMAC_MATCH_REF_MAC)
- #define BIT_GET_R_WMAC_MATCH_REF_MAC(x) (((x) >> BIT_SHIFT_R_WMAC_MATCH_REF_MAC) & BIT_MASK_R_WMAC_MATCH_REF_MAC)
- #define BIT_SHIFT_R_WMAC_RX_FIL_LEN (64 & CPU_OPT_WIDTH)
- #define BIT_MASK_R_WMAC_RX_FIL_LEN 0xffff
- #define BIT_R_WMAC_RX_FIL_LEN(x) (((x) & BIT_MASK_R_WMAC_RX_FIL_LEN) << BIT_SHIFT_R_WMAC_RX_FIL_LEN)
- #define BIT_GET_R_WMAC_RX_FIL_LEN(x) (((x) >> BIT_SHIFT_R_WMAC_RX_FIL_LEN) & BIT_MASK_R_WMAC_RX_FIL_LEN)
- #define BIT_SHIFT_R_WMAC_RXFIFO_FULL_TH (56 & CPU_OPT_WIDTH)
- #define BIT_MASK_R_WMAC_RXFIFO_FULL_TH 0xff
- #define BIT_R_WMAC_RXFIFO_FULL_TH(x) (((x) & BIT_MASK_R_WMAC_RXFIFO_FULL_TH) << BIT_SHIFT_R_WMAC_RXFIFO_FULL_TH)
- #define BIT_GET_R_WMAC_RXFIFO_FULL_TH(x) (((x) >> BIT_SHIFT_R_WMAC_RXFIFO_FULL_TH) & BIT_MASK_R_WMAC_RXFIFO_FULL_TH)
- #define BIT_R_WMAC_SRCH_TXRPT_TYPE BIT(51)
- #define BIT_R_WMAC_NDP_RST BIT(50)
- #define BIT_R_WMAC_POWINT_EN BIT(49)
- #define BIT_R_WMAC_SRCH_TXRPT_PERPKT BIT(48)
- #define BIT_R_WMAC_SRCH_TXRPT_MID BIT(47)
- #define BIT_R_WMAC_PFIN_TOEN BIT(46)
- #define BIT_R_WMAC_FIL_SECERR BIT(45)
- #define BIT_R_WMAC_FIL_CTLPKTLEN BIT(44)
- #define BIT_R_WMAC_FIL_FCTYPE BIT(43)
- #define BIT_R_WMAC_FIL_FCPROVER BIT(42)
- #define BIT_R_WMAC_PHYSTS_SNIF BIT(41)
- #define BIT_R_WMAC_PHYSTS_PLCP BIT(40)
- #define BIT_R_MAC_TCR_VBONF_RD BIT(39)
- #define BIT_R_WMAC_TCR_MPAR_NDP BIT(38)
- #define BIT_R_WMAC_NDP_FILTER BIT(37)
- #define BIT_R_WMAC_RXLEN_SEL BIT(36)
- #define BIT_R_WMAC_RXLEN_SEL1 BIT(35)
- #define BIT_R_OFDM_FILTER BIT(34)
- #define BIT_R_WMAC_CHK_OFDM_LEN BIT(33)
- #define BIT_SHIFT_R_WMAC_MASK_LA_MAC (32 & CPU_OPT_WIDTH)
- #define BIT_MASK_R_WMAC_MASK_LA_MAC 0xffffffffL
- #define BIT_R_WMAC_MASK_LA_MAC(x) (((x) & BIT_MASK_R_WMAC_MASK_LA_MAC) << BIT_SHIFT_R_WMAC_MASK_LA_MAC)
- #define BIT_GET_R_WMAC_MASK_LA_MAC(x) (((x) >> BIT_SHIFT_R_WMAC_MASK_LA_MAC) & BIT_MASK_R_WMAC_MASK_LA_MAC)
- #define BIT_R_WMAC_CHK_CCK_LEN BIT(32)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_IQ_DUMP (Offset 0x07C0) */
- #define BIT_SHIFT_R_OFDM_LEN 26
- #define BIT_MASK_R_OFDM_LEN 0x3f
- #define BIT_R_OFDM_LEN(x) (((x) & BIT_MASK_R_OFDM_LEN) << BIT_SHIFT_R_OFDM_LEN)
- #define BIT_GET_R_OFDM_LEN(x) (((x) >> BIT_SHIFT_R_OFDM_LEN) & BIT_MASK_R_OFDM_LEN)
- #define BIT_SHIFT_DUMP_OK_ADDR 15
- #define BIT_MASK_DUMP_OK_ADDR 0x1ffff
- #define BIT_DUMP_OK_ADDR(x) (((x) & BIT_MASK_DUMP_OK_ADDR) << BIT_SHIFT_DUMP_OK_ADDR)
- #define BIT_GET_DUMP_OK_ADDR(x) (((x) >> BIT_SHIFT_DUMP_OK_ADDR) & BIT_MASK_DUMP_OK_ADDR)
- #define BIT_SHIFT_R_TRIG_TIME_SEL 8
- #define BIT_MASK_R_TRIG_TIME_SEL 0x7f
- #define BIT_R_TRIG_TIME_SEL(x) (((x) & BIT_MASK_R_TRIG_TIME_SEL) << BIT_SHIFT_R_TRIG_TIME_SEL)
- #define BIT_GET_R_TRIG_TIME_SEL(x) (((x) >> BIT_SHIFT_R_TRIG_TIME_SEL) & BIT_MASK_R_TRIG_TIME_SEL)
- #define BIT_SHIFT_R_MAC_TRIG_SEL 6
- #define BIT_MASK_R_MAC_TRIG_SEL 0x3
- #define BIT_R_MAC_TRIG_SEL(x) (((x) & BIT_MASK_R_MAC_TRIG_SEL) << BIT_SHIFT_R_MAC_TRIG_SEL)
- #define BIT_GET_R_MAC_TRIG_SEL(x) (((x) >> BIT_SHIFT_R_MAC_TRIG_SEL) & BIT_MASK_R_MAC_TRIG_SEL)
- #define BIT_MAC_TRIG_REG BIT(5)
- #define BIT_SHIFT_R_LEVEL_PULSE_SEL 3
- #define BIT_MASK_R_LEVEL_PULSE_SEL 0x3
- #define BIT_R_LEVEL_PULSE_SEL(x) (((x) & BIT_MASK_R_LEVEL_PULSE_SEL) << BIT_SHIFT_R_LEVEL_PULSE_SEL)
- #define BIT_GET_R_LEVEL_PULSE_SEL(x) (((x) >> BIT_SHIFT_R_LEVEL_PULSE_SEL) & BIT_MASK_R_LEVEL_PULSE_SEL)
- #define BIT_EN_LA_MAC BIT(2)
- #define BIT_R_EN_IQDUMP BIT(1)
- #define BIT_R_IQDATA_DUMP BIT(0)
- #define BIT_SHIFT_R_CCK_LEN 0
- #define BIT_MASK_R_CCK_LEN 0xffff
- #define BIT_R_CCK_LEN(x) (((x) & BIT_MASK_R_CCK_LEN) << BIT_SHIFT_R_CCK_LEN)
- #define BIT_GET_R_CCK_LEN(x) (((x) >> BIT_SHIFT_R_CCK_LEN) & BIT_MASK_R_CCK_LEN)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT)
- /* 2 REG_IQ_DUMP_1 (Offset 0x07C4) */
- #define BIT_SHIFT_R_WMAC_MASK_LA_MAC_1 0
- #define BIT_MASK_R_WMAC_MASK_LA_MAC_1 0xffffffffL
- #define BIT_R_WMAC_MASK_LA_MAC_1(x) (((x) & BIT_MASK_R_WMAC_MASK_LA_MAC_1) << BIT_SHIFT_R_WMAC_MASK_LA_MAC_1)
- #define BIT_GET_R_WMAC_MASK_LA_MAC_1(x) (((x) >> BIT_SHIFT_R_WMAC_MASK_LA_MAC_1) & BIT_MASK_R_WMAC_MASK_LA_MAC_1)
- /* 2 REG_IQ_DUMP_2 (Offset 0x07C8) */
- #define BIT_SHIFT_R_WMAC_MATCH_REF_MAC_2 0
- #define BIT_MASK_R_WMAC_MATCH_REF_MAC_2 0xffffffffL
- #define BIT_R_WMAC_MATCH_REF_MAC_2(x) (((x) & BIT_MASK_R_WMAC_MATCH_REF_MAC_2) << BIT_SHIFT_R_WMAC_MATCH_REF_MAC_2)
- #define BIT_GET_R_WMAC_MATCH_REF_MAC_2(x) (((x) >> BIT_SHIFT_R_WMAC_MATCH_REF_MAC_2) & BIT_MASK_R_WMAC_MATCH_REF_MAC_2)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_WMAC_FTM_CTL (Offset 0x07CC) */
- #define BIT_RXFTM_TXACK_SC BIT(6)
- #define BIT_RXFTM_TXACK_BW BIT(5)
- #define BIT_RXFTM_EN BIT(3)
- #define BIT_RXFTMREQ_BYDRV BIT(2)
- #define BIT_RXFTMREQ_EN BIT(1)
- #define BIT_FTM_EN BIT(0)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_IQ_DUMP_EXT (Offset 0x07CF) */
- #define BIT_SHIFT_R_TIME_UNIT_SEL 0
- #define BIT_MASK_R_TIME_UNIT_SEL 0x7
- #define BIT_R_TIME_UNIT_SEL(x) (((x) & BIT_MASK_R_TIME_UNIT_SEL) << BIT_SHIFT_R_TIME_UNIT_SEL)
- #define BIT_GET_R_TIME_UNIT_SEL(x) (((x) >> BIT_SHIFT_R_TIME_UNIT_SEL) & BIT_MASK_R_TIME_UNIT_SEL)
- #endif
- #if (HALMAC_8814AMP_SUPPORT)
- /* 2 REG_OFDM_CCK_LEN_MASK (Offset 0x07D0) */
- #define BIT_MICICV_CLR BIT(86)
- #define BIT_MPDU_RDY_SET BIT(85)
- #define BIT_CLR_SEC_TYPE BIT(84)
- #define BIT_NEWPKT_IN BIT(83)
- #define BIT_FCS_END BIT(82)
- #define BIT_DEL_MESH_TYPE BIT(81)
- #define BIT_MASK_MESH_TYPE BIT(80)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT)
- /* 2 REG_WMAC_OPTION_FUNCTION_1 (Offset 0x07D4) */
- #define BIT_SHIFT_R_WMAC_RXFIFO_FULL_TH_1 24
- #define BIT_MASK_R_WMAC_RXFIFO_FULL_TH_1 0xff
- #define BIT_R_WMAC_RXFIFO_FULL_TH_1(x) (((x) & BIT_MASK_R_WMAC_RXFIFO_FULL_TH_1) << BIT_SHIFT_R_WMAC_RXFIFO_FULL_TH_1)
- #define BIT_GET_R_WMAC_RXFIFO_FULL_TH_1(x) (((x) >> BIT_SHIFT_R_WMAC_RXFIFO_FULL_TH_1) & BIT_MASK_R_WMAC_RXFIFO_FULL_TH_1)
- #define BIT_R_WMAC_RX_SYNCFIFO_SYNC_1 BIT(23)
- #define BIT_R_WMAC_RXRST_DLY_1 BIT(22)
- #define BIT_R_WMAC_SRCH_TXRPT_REF_DROP_1 BIT(21)
- #define BIT_R_WMAC_SRCH_TXRPT_UA1_1 BIT(20)
- #define BIT_R_WMAC_SRCH_TXRPT_TYPE_1 BIT(19)
- #define BIT_R_WMAC_NDP_RST_1 BIT(18)
- #define BIT_R_WMAC_POWINT_EN_1 BIT(17)
- #define BIT_R_WMAC_SRCH_TXRPT_PERPKT_1 BIT(16)
- #define BIT_R_WMAC_SRCH_TXRPT_MID_1 BIT(15)
- #define BIT_R_WMAC_PFIN_TOEN_1 BIT(14)
- #define BIT_R_WMAC_FIL_SECERR_1 BIT(13)
- #define BIT_R_WMAC_FIL_CTLPKTLEN_1 BIT(12)
- #define BIT_R_WMAC_FIL_FCTYPE_1 BIT(11)
- #define BIT_R_WMAC_FIL_FCPROVER_1 BIT(10)
- #define BIT_R_WMAC_PHYSTS_SNIF_1 BIT(9)
- #define BIT_R_WMAC_PHYSTS_PLCP_1 BIT(8)
- #define BIT_R_MAC_TCR_VBONF_RD_1 BIT(7)
- #define BIT_R_WMAC_TCR_MPAR_NDP_1 BIT(6)
- #define BIT_R_WMAC_NDP_FILTER_1 BIT(5)
- #define BIT_R_WMAC_RXLEN_SEL_1 BIT(4)
- #define BIT_R_WMAC_RXLEN_SEL1_1 BIT(3)
- #define BIT_R_OFDM_FILTER_1 BIT(2)
- #define BIT_R_WMAC_CHK_OFDM_LEN_1 BIT(1)
- #define BIT_R_WMAC_CHK_CCK_LEN_1 BIT(0)
- /* 2 REG_WMAC_OPTION_FUNCTION_2 (Offset 0x07D8) */
- #define BIT_SHIFT_R_WMAC_RX_FIL_LEN_2 0
- #define BIT_MASK_R_WMAC_RX_FIL_LEN_2 0xffff
- #define BIT_R_WMAC_RX_FIL_LEN_2(x) (((x) & BIT_MASK_R_WMAC_RX_FIL_LEN_2) << BIT_SHIFT_R_WMAC_RX_FIL_LEN_2)
- #define BIT_GET_R_WMAC_RX_FIL_LEN_2(x) (((x) >> BIT_SHIFT_R_WMAC_RX_FIL_LEN_2) & BIT_MASK_R_WMAC_RX_FIL_LEN_2)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_RX_FILTER_FUNCTION (Offset 0x07DA) */
- #define BIT_R_WMAC_RXHANG_EN BIT(15)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_RX_FILTER_FUNCTION (Offset 0x07DA) */
- #define BIT_R_WMAC_MHRDDY_LATCH BIT(14)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_RX_FILTER_FUNCTION (Offset 0x07DA) */
- #define BIT_R_MHRDDY_CLR BIT(13)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_RX_FILTER_FUNCTION (Offset 0x07DA) */
- #define BIT_R_WMAC_MHRDDY_CLR BIT(13)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_RX_FILTER_FUNCTION (Offset 0x07DA) */
- #define BIT_R_RXPKTCTL_FSM_BASED_MPDURDY1 BIT(12)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_RX_FILTER_FUNCTION (Offset 0x07DA) */
- #define BIT_R_WMAC_DIS_VHT_PLCP_CHK_MU BIT(11)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_RX_FILTER_FUNCTION (Offset 0x07DA) */
- #define BIT_WMAC_DIS_VHT_PLCP_CHK_MU BIT(11)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_RX_FILTER_FUNCTION (Offset 0x07DA) */
- #define BIT_R_CHK_DELIMIT_LEN BIT(10)
- #define BIT_R_REAPTER_ADDR_MATCH BIT(9)
- #define BIT_R_RXPKTCTL_FSM_BASED_MPDURDY BIT(8)
- #define BIT_R_LATCH_MACHRDY BIT(7)
- #define BIT_R_WMAC_RXFIL_REND BIT(6)
- #define BIT_R_WMAC_MPDURDY_CLR BIT(5)
- #define BIT_R_WMAC_CLRRXSEC BIT(4)
- #define BIT_R_WMAC_RXFIL_RDEL BIT(3)
- #define BIT_R_WMAC_RXFIL_FCSE BIT(2)
- #define BIT_R_WMAC_RXFIL_MESH_DEL BIT(1)
- #define BIT_R_WMAC_RXFIL_MASKM BIT(0)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_NDP_SIG (Offset 0x07E0) */
- #define BIT_SHIFT_R_WMAC_TXNDP_SIGB 0
- #define BIT_MASK_R_WMAC_TXNDP_SIGB 0x1fffff
- #define BIT_R_WMAC_TXNDP_SIGB(x) (((x) & BIT_MASK_R_WMAC_TXNDP_SIGB) << BIT_SHIFT_R_WMAC_TXNDP_SIGB)
- #define BIT_GET_R_WMAC_TXNDP_SIGB(x) (((x) >> BIT_SHIFT_R_WMAC_TXNDP_SIGB) & BIT_MASK_R_WMAC_TXNDP_SIGB)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_TXCMD_INFO_FOR_RSP_PKT (Offset 0x07E4) */
- #define BIT_SHIFT_R_MAC_DEBUG (32 & CPU_OPT_WIDTH)
- #define BIT_MASK_R_MAC_DEBUG 0xffffffffL
- #define BIT_R_MAC_DEBUG(x) (((x) & BIT_MASK_R_MAC_DEBUG) << BIT_SHIFT_R_MAC_DEBUG)
- #define BIT_GET_R_MAC_DEBUG(x) (((x) >> BIT_SHIFT_R_MAC_DEBUG) & BIT_MASK_R_MAC_DEBUG)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_TXCMD_INFO_FOR_RSP_PKT (Offset 0x07E4) */
- #define BIT_SHIFT_R_MAC_DBG_SHIFT 8
- #define BIT_MASK_R_MAC_DBG_SHIFT 0x7
- #define BIT_R_MAC_DBG_SHIFT(x) (((x) & BIT_MASK_R_MAC_DBG_SHIFT) << BIT_SHIFT_R_MAC_DBG_SHIFT)
- #define BIT_GET_R_MAC_DBG_SHIFT(x) (((x) >> BIT_SHIFT_R_MAC_DBG_SHIFT) & BIT_MASK_R_MAC_DBG_SHIFT)
- #define BIT_SHIFT_R_MAC_DBG_SEL 0
- #define BIT_MASK_R_MAC_DBG_SEL 0x3
- #define BIT_R_MAC_DBG_SEL(x) (((x) & BIT_MASK_R_MAC_DBG_SEL) << BIT_SHIFT_R_MAC_DBG_SEL)
- #define BIT_GET_R_MAC_DBG_SEL(x) (((x) >> BIT_SHIFT_R_MAC_DBG_SEL) & BIT_MASK_R_MAC_DBG_SEL)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT)
- /* 2 REG_TXCMD_INFO_FOR_RSP_PKT_1 (Offset 0x07E8) */
- #define BIT_SHIFT_R_MAC_DEBUG_1 0
- #define BIT_MASK_R_MAC_DEBUG_1 0xffffffffL
- #define BIT_R_MAC_DEBUG_1(x) (((x) & BIT_MASK_R_MAC_DEBUG_1) << BIT_SHIFT_R_MAC_DEBUG_1)
- #define BIT_GET_R_MAC_DEBUG_1(x) (((x) >> BIT_SHIFT_R_MAC_DEBUG_1) & BIT_MASK_R_MAC_DEBUG_1)
- /* 2 REG_WSEC_OPTION (Offset 0x07EC) */
- #define BIT_RXDEC_BM_MGNT BIT(22)
- #define BIT_TXENC_BM_MGNT BIT(21)
- #define BIT_RXDEC_UNI_MGNT BIT(20)
- #define BIT_TXENC_UNI_MGNT BIT(19)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_SEC_OPT_V2 (Offset 0x07EC) */
- #define BIT_MASK_IV BIT(18)
- #define BIT_EIVL_ENDIAN BIT(17)
- #define BIT_EIVH_ENDIAN BIT(16)
- #define BIT_SHIFT_BT_TIME_CNT 0
- #define BIT_MASK_BT_TIME_CNT 0xff
- #define BIT_BT_TIME_CNT(x) (((x) & BIT_MASK_BT_TIME_CNT) << BIT_SHIFT_BT_TIME_CNT)
- #define BIT_GET_BT_TIME_CNT(x) (((x) >> BIT_SHIFT_BT_TIME_CNT) & BIT_MASK_BT_TIME_CNT)
- #endif
- #if (HALMAC_8814AMP_SUPPORT)
- /* 2 REG_RTS_ADDR0 (Offset 0x07F0) */
- #define BIT_SHIFT_RTS_ADDR0 0
- #define BIT_MASK_RTS_ADDR0 0xffffffffffffL
- #define BIT_RTS_ADDR0(x) (((x) & BIT_MASK_RTS_ADDR0) << BIT_SHIFT_RTS_ADDR0)
- #define BIT_GET_RTS_ADDR0(x) (((x) >> BIT_SHIFT_RTS_ADDR0) & BIT_MASK_RTS_ADDR0)
- /* 2 REG_RTS_ADDR1 (Offset 0x07F8) */
- #define BIT_SHIFT_RTS_ADDR1 0
- #define BIT_MASK_RTS_ADDR1 0xffffffffffffL
- #define BIT_RTS_ADDR1(x) (((x) & BIT_MASK_RTS_ADDR1) << BIT_SHIFT_RTS_ADDR1)
- #define BIT_GET_RTS_ADDR1(x) (((x) >> BIT_SHIFT_RTS_ADDR1) & BIT_MASK_RTS_ADDR1)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_SYS_CFG3 (Offset 0x1000) */
- #define BIT_FEN_BB_GLB_RSTN_V1 BIT(17)
- #define BIT_FEN_BBRSTB_V1 BIT(16)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_SYS_CFG3 (Offset 0x1000) */
- #define BIT_PWC_MA33V BIT(15)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_SYS_CFG3 (Offset 0x1000) */
- #define BIT_PWC_EV25V_1 BIT(14)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_SYS_CFG3 (Offset 0x1000) */
- #define BIT_PWC_MA12V BIT(14)
- #define BIT_PWC_MD12V BIT(13)
- #define BIT_PWC_PD12V BIT(12)
- #define BIT_PWC_UD12V BIT(11)
- #define BIT_ISO_MA2MD BIT(1)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_SYS_CFG4 (Offset 0x1034) */
- #define BIT_EF_CSER_1 BIT(26)
- #define BIT_SW_PG_EN_1 BIT(10)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_SYS_CFG5 (Offset 0x1070) */
- #define BIT_LPS_STATUS BIT(3)
- #define BIT_HCI_TXDMA_BUSY BIT(2)
- #define BIT_HCI_TXDMA_ALLOW BIT(1)
- #define BIT_FW_CTRL_HCI_TXDMA_EN BIT(0)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT)
- /* 2 REG_CPU_DMEM_CON (Offset 0x1080) */
- #define BIT_WDT_AUTO_MODE BIT(22)
- #define BIT_WDT_PLATFORM_EN BIT(21)
- #define BIT_WDT_CPU_EN BIT(20)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_CPU_DMEM_CON (Offset 0x1080) */
- #define BIT_WDT_OPT_IOWRAPPER BIT(19)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_CPU_DMEM_CON (Offset 0x1080) */
- #define BIT_ANA_PORT_IDLE BIT(18)
- #define BIT_MAC_PORT_IDLE BIT(17)
- #define BIT_WL_PLATFORM_RST BIT(16)
- #define BIT_WL_SECURITY_CLK BIT(15)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_CPU_DMEM_CON (Offset 0x1080) */
- #define BIT_SHIFT_CPU_DMEM_CON 0
- #define BIT_MASK_CPU_DMEM_CON 0xff
- #define BIT_CPU_DMEM_CON(x) (((x) & BIT_MASK_CPU_DMEM_CON) << BIT_SHIFT_CPU_DMEM_CON)
- #define BIT_GET_CPU_DMEM_CON(x) (((x) >> BIT_SHIFT_CPU_DMEM_CON) & BIT_MASK_CPU_DMEM_CON)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_BOOT_REASON (Offset 0x1088) */
- #define BIT_SHIFT_BOOT_REASON 0
- #define BIT_MASK_BOOT_REASON 0x7
- #define BIT_BOOT_REASON(x) (((x) & BIT_MASK_BOOT_REASON) << BIT_SHIFT_BOOT_REASON)
- #define BIT_GET_BOOT_REASON(x) (((x) >> BIT_SHIFT_BOOT_REASON) & BIT_MASK_BOOT_REASON)
- /* 2 REG_NFCPAD_CTRL (Offset 0x10A8) */
- #define BIT_PAD_SHUTDW BIT(18)
- #define BIT_SYSON_NFC_PAD BIT(17)
- #define BIT_NFC_INT_PAD_CTRL BIT(16)
- #define BIT_NFC_RFDIS_PAD_CTRL BIT(15)
- #define BIT_NFC_CLK_PAD_CTRL BIT(14)
- #define BIT_NFC_DATA_PAD_CTRL BIT(13)
- #define BIT_NFC_PAD_PULL_CTRL BIT(12)
- #define BIT_SHIFT_NFCPAD_IO_SEL 8
- #define BIT_MASK_NFCPAD_IO_SEL 0xf
- #define BIT_NFCPAD_IO_SEL(x) (((x) & BIT_MASK_NFCPAD_IO_SEL) << BIT_SHIFT_NFCPAD_IO_SEL)
- #define BIT_GET_NFCPAD_IO_SEL(x) (((x) >> BIT_SHIFT_NFCPAD_IO_SEL) & BIT_MASK_NFCPAD_IO_SEL)
- #define BIT_SHIFT_NFCPAD_OUT 4
- #define BIT_MASK_NFCPAD_OUT 0xf
- #define BIT_NFCPAD_OUT(x) (((x) & BIT_MASK_NFCPAD_OUT) << BIT_SHIFT_NFCPAD_OUT)
- #define BIT_GET_NFCPAD_OUT(x) (((x) >> BIT_SHIFT_NFCPAD_OUT) & BIT_MASK_NFCPAD_OUT)
- #define BIT_SHIFT_NFCPAD_IN 0
- #define BIT_MASK_NFCPAD_IN 0xf
- #define BIT_NFCPAD_IN(x) (((x) & BIT_MASK_NFCPAD_IN) << BIT_SHIFT_NFCPAD_IN)
- #define BIT_GET_NFCPAD_IN(x) (((x) >> BIT_SHIFT_NFCPAD_IN) & BIT_MASK_NFCPAD_IN)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_HIMR2 (Offset 0x10B0) */
- #define BIT_BCNDMAINT_P4_MSK BIT(31)
- #define BIT_BCNDMAINT_P3_MSK BIT(30)
- #define BIT_BCNDMAINT_P2_MSK BIT(29)
- #define BIT_BCNDMAINT_P1_MSK BIT(28)
- #define BIT_ATIMEND7_MSK BIT(22)
- #define BIT_ATIMEND6_MSK BIT(21)
- #define BIT_ATIMEND5_MSK BIT(20)
- #define BIT_ATIMEND4_MSK BIT(19)
- #define BIT_ATIMEND3_MSK BIT(18)
- #define BIT_ATIMEND2_MSK BIT(17)
- #define BIT_ATIMEND1_MSK BIT(16)
- #define BIT_TXBCN7OK_MSK BIT(14)
- #define BIT_TXBCN6OK_MSK BIT(13)
- #define BIT_TXBCN5OK_MSK BIT(12)
- #define BIT_TXBCN4OK_MSK BIT(11)
- #define BIT_TXBCN3OK_MSK BIT(10)
- #define BIT_TXBCN2OK_MSK BIT(9)
- #define BIT_TXBCN1OK_MSK_V1 BIT(8)
- #define BIT_TXBCN7ERR_MSK BIT(6)
- #define BIT_TXBCN6ERR_MSK BIT(5)
- #define BIT_TXBCN5ERR_MSK BIT(4)
- #define BIT_TXBCN4ERR_MSK BIT(3)
- #define BIT_TXBCN3ERR_MSK BIT(2)
- #define BIT_TXBCN2ERR_MSK BIT(1)
- #define BIT_TXBCN1ERR_MSK_V1 BIT(0)
- /* 2 REG_HISR2 (Offset 0x10B4) */
- #define BIT_BCNDMAINT_P4 BIT(31)
- #define BIT_BCNDMAINT_P3 BIT(30)
- #define BIT_BCNDMAINT_P2 BIT(29)
- #define BIT_BCNDMAINT_P1 BIT(28)
- #define BIT_ATIMEND7 BIT(22)
- #define BIT_ATIMEND6 BIT(21)
- #define BIT_ATIMEND5 BIT(20)
- #define BIT_ATIMEND4 BIT(19)
- #define BIT_ATIMEND3 BIT(18)
- #define BIT_ATIMEND2 BIT(17)
- #define BIT_ATIMEND1 BIT(16)
- #define BIT_TXBCN7OK BIT(14)
- #define BIT_TXBCN6OK BIT(13)
- #define BIT_TXBCN5OK BIT(12)
- #define BIT_TXBCN4OK BIT(11)
- #define BIT_TXBCN3OK BIT(10)
- #define BIT_TXBCN2OK BIT(9)
- #define BIT_TXBCN1OK BIT(8)
- #define BIT_TXBCN7ERR BIT(6)
- #define BIT_TXBCN6ERR BIT(5)
- #define BIT_TXBCN5ERR BIT(4)
- #define BIT_TXBCN4ERR BIT(3)
- #define BIT_TXBCN3ERR BIT(2)
- #define BIT_TXBCN2ERR BIT(1)
- #define BIT_TXBCN1ERR BIT(0)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_HIMR3 (Offset 0x10B8) */
- #define BIT_WDT_PLATFORM_INT_MSK BIT(18)
- #define BIT_WDT_CPU_INT_MSK BIT(17)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_HIMR3 (Offset 0x10B8) */
- #define BIT_SETH2CDOK_MASK BIT(16)
- #define BIT_H2C_CMD_FULL_MASK BIT(15)
- #define BIT_PWR_INT_127_MASK BIT(14)
- #define BIT_TXSHORTCUT_TXDESUPDATEOK_MASK BIT(13)
- #define BIT_TXSHORTCUT_BKUPDATEOK_MASK BIT(12)
- #define BIT_TXSHORTCUT_BEUPDATEOK_MASK BIT(11)
- #define BIT_TXSHORTCUT_VIUPDATEOK_MAS BIT(10)
- #define BIT_TXSHORTCUT_VOUPDATEOK_MASK BIT(9)
- #define BIT_PWR_INT_127_MASK_V1 BIT(8)
- #define BIT_PWR_INT_126TO96_MASK BIT(7)
- #define BIT_PWR_INT_95TO64_MASK BIT(6)
- #define BIT_PWR_INT_63TO32_MASK BIT(5)
- #define BIT_PWR_INT_31TO0_MASK BIT(4)
- #define BIT_DDMA0_LP_INT_MSK BIT(1)
- #define BIT_DDMA0_HP_INT_MSK BIT(0)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_HISR3 (Offset 0x10BC) */
- #define BIT_WDT_PLATFORM_INT BIT(18)
- #define BIT_WDT_CPU_INT BIT(17)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_HISR3 (Offset 0x10BC) */
- #define BIT_SETH2CDOK BIT(16)
- #define BIT_H2C_CMD_FULL BIT(15)
- #define BIT_PWR_INT_127 BIT(14)
- #define BIT_TXSHORTCUT_TXDESUPDATEOK BIT(13)
- #define BIT_TXSHORTCUT_BKUPDATEOK BIT(12)
- #define BIT_TXSHORTCUT_BEUPDATEOK BIT(11)
- #define BIT_TXSHORTCUT_VIUPDATEOK BIT(10)
- #define BIT_TXSHORTCUT_VOUPDATEOK BIT(9)
- #define BIT_PWR_INT_127_V1 BIT(8)
- #define BIT_PWR_INT_126TO96 BIT(7)
- #define BIT_PWR_INT_95TO64 BIT(6)
- #define BIT_PWR_INT_63TO32 BIT(5)
- #define BIT_PWR_INT_31TO0 BIT(4)
- #define BIT_DDMA0_LP_INT BIT(1)
- #define BIT_DDMA0_HP_INT BIT(0)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_SW_MDIO (Offset 0x10C0) */
- #define BIT_DIS_TIMEOUT_IO BIT(24)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_SW_MDIO (Offset 0x10C0) */
- #define BIT_SUS_PL BIT(18)
- #define BIT_SOP_ESUS BIT(17)
- #define BIT_SOP_DLDO BIT(16)
- #define BIT_R_OCP_ST_CLR BIT(8)
- #define BIT_SW_USB3_MD_SEL BIT(5)
- #define BIT_SW_PCIE_MD_SEL BIT(4)
- #define BIT_SW_MDCK BIT(2)
- #define BIT_SW_MDI BIT(1)
- #define BIT_MDO BIT(0)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_SW_FLUSH (Offset 0x10C4) */
- #define BIT_FLUSH_HOLDN_EN BIT(25)
- #define BIT_FLUSH_WR_EN BIT(24)
- #define BIT_SW_FLASH_CONTROL BIT(23)
- #define BIT_SW_FLASH_WEN_E BIT(19)
- #define BIT_SW_FLASH_HOLDN_E BIT(18)
- #define BIT_SW_FLASH_SO_E BIT(17)
- #define BIT_SW_FLASH_SI_E BIT(16)
- #define BIT_SW_FLASH_SK_O BIT(13)
- #define BIT_SW_FLASH_CEN_O BIT(12)
- #define BIT_SW_FLASH_WEN_O BIT(11)
- #define BIT_SW_FLASH_HOLDN_O BIT(10)
- #define BIT_SW_FLASH_SO_O BIT(9)
- #define BIT_SW_FLASH_SI_O BIT(8)
- #define BIT_SW_FLASH_WEN_I BIT(3)
- #define BIT_SW_FLASH_HOLDN_I BIT(2)
- #define BIT_SW_FLASH_SO_I BIT(1)
- #define BIT_SW_FLASH_SI_I BIT(0)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_DBG_GPIO_BMUX (Offset 0x10C8) */
- #define BIT_SHIFT_DBG_GPIO_BMUX_7 21
- #define BIT_MASK_DBG_GPIO_BMUX_7 0x7
- #define BIT_DBG_GPIO_BMUX_7(x) (((x) & BIT_MASK_DBG_GPIO_BMUX_7) << BIT_SHIFT_DBG_GPIO_BMUX_7)
- #define BIT_GET_DBG_GPIO_BMUX_7(x) (((x) >> BIT_SHIFT_DBG_GPIO_BMUX_7) & BIT_MASK_DBG_GPIO_BMUX_7)
- #define BIT_SHIFT_DBG_GPIO_BMUX_6 18
- #define BIT_MASK_DBG_GPIO_BMUX_6 0x7
- #define BIT_DBG_GPIO_BMUX_6(x) (((x) & BIT_MASK_DBG_GPIO_BMUX_6) << BIT_SHIFT_DBG_GPIO_BMUX_6)
- #define BIT_GET_DBG_GPIO_BMUX_6(x) (((x) >> BIT_SHIFT_DBG_GPIO_BMUX_6) & BIT_MASK_DBG_GPIO_BMUX_6)
- #define BIT_SHIFT_DBG_GPIO_BMUX_5 15
- #define BIT_MASK_DBG_GPIO_BMUX_5 0x7
- #define BIT_DBG_GPIO_BMUX_5(x) (((x) & BIT_MASK_DBG_GPIO_BMUX_5) << BIT_SHIFT_DBG_GPIO_BMUX_5)
- #define BIT_GET_DBG_GPIO_BMUX_5(x) (((x) >> BIT_SHIFT_DBG_GPIO_BMUX_5) & BIT_MASK_DBG_GPIO_BMUX_5)
- #define BIT_SHIFT_DBG_GPIO_BMUX_4 12
- #define BIT_MASK_DBG_GPIO_BMUX_4 0x7
- #define BIT_DBG_GPIO_BMUX_4(x) (((x) & BIT_MASK_DBG_GPIO_BMUX_4) << BIT_SHIFT_DBG_GPIO_BMUX_4)
- #define BIT_GET_DBG_GPIO_BMUX_4(x) (((x) >> BIT_SHIFT_DBG_GPIO_BMUX_4) & BIT_MASK_DBG_GPIO_BMUX_4)
- #define BIT_SHIFT_DBG_GPIO_BMUX_3 9
- #define BIT_MASK_DBG_GPIO_BMUX_3 0x7
- #define BIT_DBG_GPIO_BMUX_3(x) (((x) & BIT_MASK_DBG_GPIO_BMUX_3) << BIT_SHIFT_DBG_GPIO_BMUX_3)
- #define BIT_GET_DBG_GPIO_BMUX_3(x) (((x) >> BIT_SHIFT_DBG_GPIO_BMUX_3) & BIT_MASK_DBG_GPIO_BMUX_3)
- #define BIT_SHIFT_DBG_GPIO_BMUX_2 6
- #define BIT_MASK_DBG_GPIO_BMUX_2 0x7
- #define BIT_DBG_GPIO_BMUX_2(x) (((x) & BIT_MASK_DBG_GPIO_BMUX_2) << BIT_SHIFT_DBG_GPIO_BMUX_2)
- #define BIT_GET_DBG_GPIO_BMUX_2(x) (((x) >> BIT_SHIFT_DBG_GPIO_BMUX_2) & BIT_MASK_DBG_GPIO_BMUX_2)
- #define BIT_SHIFT_DBG_GPIO_BMUX_1 3
- #define BIT_MASK_DBG_GPIO_BMUX_1 0x7
- #define BIT_DBG_GPIO_BMUX_1(x) (((x) & BIT_MASK_DBG_GPIO_BMUX_1) << BIT_SHIFT_DBG_GPIO_BMUX_1)
- #define BIT_GET_DBG_GPIO_BMUX_1(x) (((x) >> BIT_SHIFT_DBG_GPIO_BMUX_1) & BIT_MASK_DBG_GPIO_BMUX_1)
- #define BIT_SHIFT_DBG_GPIO_BMUX_0 0
- #define BIT_MASK_DBG_GPIO_BMUX_0 0x7
- #define BIT_DBG_GPIO_BMUX_0(x) (((x) & BIT_MASK_DBG_GPIO_BMUX_0) << BIT_SHIFT_DBG_GPIO_BMUX_0)
- #define BIT_GET_DBG_GPIO_BMUX_0(x) (((x) >> BIT_SHIFT_DBG_GPIO_BMUX_0) & BIT_MASK_DBG_GPIO_BMUX_0)
- /* 2 REG_FPGA_TAG (Offset 0x10CC) */
- #define BIT_WL_DSS_RSTN BIT(27)
- #define BIT_WL_DSS_EN_CLK BIT(26)
- #define BIT_WL_DSS_SPEED_EN BIT(25)
- #define BIT_SHIFT_FPGA_TAG 0
- #define BIT_MASK_FPGA_TAG 0xffffffffL
- #define BIT_FPGA_TAG(x) (((x) & BIT_MASK_FPGA_TAG) << BIT_SHIFT_FPGA_TAG)
- #define BIT_GET_FPGA_TAG(x) (((x) >> BIT_SHIFT_FPGA_TAG) & BIT_MASK_FPGA_TAG)
- #define BIT_SHIFT_WL_DSS_COUNT_OUT 0
- #define BIT_MASK_WL_DSS_COUNT_OUT 0xfffff
- #define BIT_WL_DSS_COUNT_OUT(x) (((x) & BIT_MASK_WL_DSS_COUNT_OUT) << BIT_SHIFT_WL_DSS_COUNT_OUT)
- #define BIT_GET_WL_DSS_COUNT_OUT(x) (((x) >> BIT_SHIFT_WL_DSS_COUNT_OUT) & BIT_MASK_WL_DSS_COUNT_OUT)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_H2C_PKT_READADDR (Offset 0x10D0) */
- #define BIT_SHIFT_H2C_PKT_READADDR 0
- #define BIT_MASK_H2C_PKT_READADDR 0x3ffff
- #define BIT_H2C_PKT_READADDR(x) (((x) & BIT_MASK_H2C_PKT_READADDR) << BIT_SHIFT_H2C_PKT_READADDR)
- #define BIT_GET_H2C_PKT_READADDR(x) (((x) >> BIT_SHIFT_H2C_PKT_READADDR) & BIT_MASK_H2C_PKT_READADDR)
- /* 2 REG_H2C_PKT_WRITEADDR (Offset 0x10D4) */
- #define BIT_SHIFT_H2C_PKT_WRITEADDR 0
- #define BIT_MASK_H2C_PKT_WRITEADDR 0x3ffff
- #define BIT_H2C_PKT_WRITEADDR(x) (((x) & BIT_MASK_H2C_PKT_WRITEADDR) << BIT_SHIFT_H2C_PKT_WRITEADDR)
- #define BIT_GET_H2C_PKT_WRITEADDR(x) (((x) >> BIT_SHIFT_H2C_PKT_WRITEADDR) & BIT_MASK_H2C_PKT_WRITEADDR)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_WL_DSS_CTRL1 (Offset 0x10D8) */
- #define BIT_WL_DSS_WIRE_SEL BIT(24)
- #define BIT_SHIFT_WL_DSS_RO_SEL 20
- #define BIT_MASK_WL_DSS_RO_SEL 0x7
- #define BIT_WL_DSS_RO_SEL(x) (((x) & BIT_MASK_WL_DSS_RO_SEL) << BIT_SHIFT_WL_DSS_RO_SEL)
- #define BIT_GET_WL_DSS_RO_SEL(x) (((x) >> BIT_SHIFT_WL_DSS_RO_SEL) & BIT_MASK_WL_DSS_RO_SEL)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_MEM_PWR_CRTL (Offset 0x10D8) */
- #define BIT_MEM_BB_SD BIT(17)
- #define BIT_MEM_BB_DS BIT(16)
- #define BIT_MEM_BT_DS BIT(10)
- #define BIT_MEM_SDIO_LS BIT(9)
- #define BIT_MEM_SDIO_DS BIT(8)
- #define BIT_MEM_USB_LS BIT(7)
- #define BIT_MEM_USB_DS BIT(6)
- #define BIT_MEM_PCI_LS BIT(5)
- #define BIT_MEM_PCI_DS BIT(4)
- #define BIT_MEM_WLMAC_LS BIT(3)
- #define BIT_MEM_WLMAC_DS BIT(2)
- #define BIT_MEM_WLMCU_LS BIT(1)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_WL_DSS_CTRL1 (Offset 0x10D8) */
- #define BIT_SHIFT_WL_DSS_DATA_IN 0
- #define BIT_MASK_WL_DSS_DATA_IN 0xfffff
- #define BIT_WL_DSS_DATA_IN(x) (((x) & BIT_MASK_WL_DSS_DATA_IN) << BIT_SHIFT_WL_DSS_DATA_IN)
- #define BIT_GET_WL_DSS_DATA_IN(x) (((x) >> BIT_SHIFT_WL_DSS_DATA_IN) & BIT_MASK_WL_DSS_DATA_IN)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_MEM_PWR_CRTL (Offset 0x10D8) */
- #define BIT_MEM_WLMCU_DS BIT(0)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_WL_DSS_STATUS1 (Offset 0x10DC) */
- #define BIT_WL_DSS_READY BIT(21)
- #define BIT_WL_DSS_WSORT_GO BIT(20)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FW_DBG0 (Offset 0x10E0) */
- #define BIT_SHIFT_FW_DBG0 0
- #define BIT_MASK_FW_DBG0 0xffffffffL
- #define BIT_FW_DBG0(x) (((x) & BIT_MASK_FW_DBG0) << BIT_SHIFT_FW_DBG0)
- #define BIT_GET_FW_DBG0(x) (((x) >> BIT_SHIFT_FW_DBG0) & BIT_MASK_FW_DBG0)
- /* 2 REG_FW_DBG1 (Offset 0x10E4) */
- #define BIT_SHIFT_FW_DBG1 0
- #define BIT_MASK_FW_DBG1 0xffffffffL
- #define BIT_FW_DBG1(x) (((x) & BIT_MASK_FW_DBG1) << BIT_SHIFT_FW_DBG1)
- #define BIT_GET_FW_DBG1(x) (((x) >> BIT_SHIFT_FW_DBG1) & BIT_MASK_FW_DBG1)
- /* 2 REG_FW_DBG2 (Offset 0x10E8) */
- #define BIT_SHIFT_FW_DBG2 0
- #define BIT_MASK_FW_DBG2 0xffffffffL
- #define BIT_FW_DBG2(x) (((x) & BIT_MASK_FW_DBG2) << BIT_SHIFT_FW_DBG2)
- #define BIT_GET_FW_DBG2(x) (((x) >> BIT_SHIFT_FW_DBG2) & BIT_MASK_FW_DBG2)
- /* 2 REG_FW_DBG3 (Offset 0x10EC) */
- #define BIT_SHIFT_FW_DBG3 0
- #define BIT_MASK_FW_DBG3 0xffffffffL
- #define BIT_FW_DBG3(x) (((x) & BIT_MASK_FW_DBG3) << BIT_SHIFT_FW_DBG3)
- #define BIT_GET_FW_DBG3(x) (((x) >> BIT_SHIFT_FW_DBG3) & BIT_MASK_FW_DBG3)
- /* 2 REG_FW_DBG4 (Offset 0x10F0) */
- #define BIT_SHIFT_FW_DBG4 0
- #define BIT_MASK_FW_DBG4 0xffffffffL
- #define BIT_FW_DBG4(x) (((x) & BIT_MASK_FW_DBG4) << BIT_SHIFT_FW_DBG4)
- #define BIT_GET_FW_DBG4(x) (((x) >> BIT_SHIFT_FW_DBG4) & BIT_MASK_FW_DBG4)
- /* 2 REG_FW_DBG5 (Offset 0x10F4) */
- #define BIT_SHIFT_FW_DBG5 0
- #define BIT_MASK_FW_DBG5 0xffffffffL
- #define BIT_FW_DBG5(x) (((x) & BIT_MASK_FW_DBG5) << BIT_SHIFT_FW_DBG5)
- #define BIT_GET_FW_DBG5(x) (((x) >> BIT_SHIFT_FW_DBG5) & BIT_MASK_FW_DBG5)
- /* 2 REG_FW_DBG6 (Offset 0x10F8) */
- #define BIT_SHIFT_FW_DBG6 0
- #define BIT_MASK_FW_DBG6 0xffffffffL
- #define BIT_FW_DBG6(x) (((x) & BIT_MASK_FW_DBG6) << BIT_SHIFT_FW_DBG6)
- #define BIT_GET_FW_DBG6(x) (((x) >> BIT_SHIFT_FW_DBG6) & BIT_MASK_FW_DBG6)
- /* 2 REG_FW_DBG7 (Offset 0x10FC) */
- #define BIT_SHIFT_FW_DBG7 0
- #define BIT_MASK_FW_DBG7 0xffffffffL
- #define BIT_FW_DBG7(x) (((x) & BIT_MASK_FW_DBG7) << BIT_SHIFT_FW_DBG7)
- #define BIT_GET_FW_DBG7(x) (((x) >> BIT_SHIFT_FW_DBG7) & BIT_MASK_FW_DBG7)
- /* 2 REG_CR_EXT (Offset 0x1100) */
- #define BIT_SHIFT_PHY_REQ_DELAY 24
- #define BIT_MASK_PHY_REQ_DELAY 0xf
- #define BIT_PHY_REQ_DELAY(x) (((x) & BIT_MASK_PHY_REQ_DELAY) << BIT_SHIFT_PHY_REQ_DELAY)
- #define BIT_GET_PHY_REQ_DELAY(x) (((x) >> BIT_SHIFT_PHY_REQ_DELAY) & BIT_MASK_PHY_REQ_DELAY)
- #define BIT_SPD_DOWN BIT(16)
- #define BIT_SHIFT_NETYPE4 4
- #define BIT_MASK_NETYPE4 0x3
- #define BIT_NETYPE4(x) (((x) & BIT_MASK_NETYPE4) << BIT_SHIFT_NETYPE4)
- #define BIT_GET_NETYPE4(x) (((x) >> BIT_SHIFT_NETYPE4) & BIT_MASK_NETYPE4)
- #define BIT_SHIFT_NETYPE3 2
- #define BIT_MASK_NETYPE3 0x3
- #define BIT_NETYPE3(x) (((x) & BIT_MASK_NETYPE3) << BIT_SHIFT_NETYPE3)
- #define BIT_GET_NETYPE3(x) (((x) >> BIT_SHIFT_NETYPE3) & BIT_MASK_NETYPE3)
- #define BIT_SHIFT_NETYPE2 0
- #define BIT_MASK_NETYPE2 0x3
- #define BIT_NETYPE2(x) (((x) & BIT_MASK_NETYPE2) << BIT_SHIFT_NETYPE2)
- #define BIT_GET_NETYPE2(x) (((x) >> BIT_SHIFT_NETYPE2) & BIT_MASK_NETYPE2)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_FWFF (Offset 0x1114) */
- #define BIT_SHIFT_PKTNUM_TH 24
- #define BIT_MASK_PKTNUM_TH 0xff
- #define BIT_PKTNUM_TH(x) (((x) & BIT_MASK_PKTNUM_TH) << BIT_SHIFT_PKTNUM_TH)
- #define BIT_GET_PKTNUM_TH(x) (((x) >> BIT_SHIFT_PKTNUM_TH) & BIT_MASK_PKTNUM_TH)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FWFF (Offset 0x1114) */
- #define BIT_SHIFT_PKTNUM_TH_V1 24
- #define BIT_MASK_PKTNUM_TH_V1 0xff
- #define BIT_PKTNUM_TH_V1(x) (((x) & BIT_MASK_PKTNUM_TH_V1) << BIT_SHIFT_PKTNUM_TH_V1)
- #define BIT_GET_PKTNUM_TH_V1(x) (((x) >> BIT_SHIFT_PKTNUM_TH_V1) & BIT_MASK_PKTNUM_TH_V1)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FWFF (Offset 0x1114) */
- #define BIT_SHIFT_TIMER_TH 16
- #define BIT_MASK_TIMER_TH 0xff
- #define BIT_TIMER_TH(x) (((x) & BIT_MASK_TIMER_TH) << BIT_SHIFT_TIMER_TH)
- #define BIT_GET_TIMER_TH(x) (((x) >> BIT_SHIFT_TIMER_TH) & BIT_MASK_TIMER_TH)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_FWFF (Offset 0x1114) */
- #define BIT_EN_SPD BIT(6)
- #define BIT_EN_RXDMA_ALIGN_V1 BIT(1)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FWFF (Offset 0x1114) */
- #define BIT_SHIFT_RXPKT1ENADDR 0
- #define BIT_MASK_RXPKT1ENADDR 0xffff
- #define BIT_RXPKT1ENADDR(x) (((x) & BIT_MASK_RXPKT1ENADDR) << BIT_SHIFT_RXPKT1ENADDR)
- #define BIT_GET_RXPKT1ENADDR(x) (((x) >> BIT_SHIFT_RXPKT1ENADDR) & BIT_MASK_RXPKT1ENADDR)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_FWFF (Offset 0x1114) */
- #define BIT_EN_TXDMA_ALIGN_V1 BIT(0)
- #define BIT_SHIFT_MDIO_REG_ADDR 0
- #define BIT_MASK_MDIO_REG_ADDR 0x1f
- #define BIT_MDIO_REG_ADDR(x) (((x) & BIT_MASK_MDIO_REG_ADDR) << BIT_SHIFT_MDIO_REG_ADDR)
- #define BIT_GET_MDIO_REG_ADDR(x) (((x) >> BIT_SHIFT_MDIO_REG_ADDR) & BIT_MASK_MDIO_REG_ADDR)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FE2IMR (Offset 0x1120) */
- #define BIT__FE4ISR__IND_MSK BIT(29)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FE2IMR (Offset 0x1120) */
- #define BIT_FS_TXSC_DESC_DONE_INT_EN BIT(28)
- #define BIT_FS_TXSC_BKDONE_INT_EN BIT(27)
- #define BIT_FS_TXSC_BEDONE_INT_EN BIT(26)
- #define BIT_FS_TXSC_VIDONE_INT_EN BIT(25)
- #define BIT_FS_TXSC_VODONE_INT_EN BIT(24)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FE2IMR (Offset 0x1120) */
- #define BIT_FS_ATIM_MB7_INT_EN BIT(23)
- #define BIT_FS_ATIM_MB6_INT_EN BIT(22)
- #define BIT_FS_ATIM_MB5_INT_EN BIT(21)
- #define BIT_FS_ATIM_MB4_INT_EN BIT(20)
- #define BIT_FS_ATIM_MB3_INT_EN BIT(19)
- #define BIT_FS_ATIM_MB2_INT_EN BIT(18)
- #define BIT_FS_ATIM_MB1_INT_EN BIT(17)
- #define BIT_FS_ATIM_MB0_INT_EN BIT(16)
- #define BIT_FS_TBTT4INT_EN BIT(11)
- #define BIT_FS_TBTT3INT_EN BIT(10)
- #define BIT_FS_TBTT2INT_EN BIT(9)
- #define BIT_FS_TBTT1INT_EN BIT(8)
- #define BIT_FS_TBTT0_MB7INT_EN BIT(7)
- #define BIT_FS_TBTT0_MB6INT_EN BIT(6)
- #define BIT_FS_TBTT0_MB5INT_EN BIT(5)
- #define BIT_FS_TBTT0_MB4INT_EN BIT(4)
- #define BIT_FS_TBTT0_MB3INT_EN BIT(3)
- #define BIT_FS_TBTT0_MB2INT_EN BIT(2)
- #define BIT_FS_TBTT0_MB1INT_EN BIT(1)
- #define BIT_FS_TBTT0_INT_EN BIT(0)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FE2ISR (Offset 0x1124) */
- #define BIT__FE4ISR__IND_INT BIT(29)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FE2ISR (Offset 0x1124) */
- #define BIT_FS_TXSC_DESC_DONE_INT BIT(28)
- #define BIT_FS_TXSC_BKDONE_INT BIT(27)
- #define BIT_FS_TXSC_BEDONE_INT BIT(26)
- #define BIT_FS_TXSC_VIDONE_INT BIT(25)
- #define BIT_FS_TXSC_VODONE_INT BIT(24)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FE2ISR (Offset 0x1124) */
- #define BIT_FS_ATIM_MB7_INT BIT(23)
- #define BIT_FS_ATIM_MB6_INT BIT(22)
- #define BIT_FS_ATIM_MB5_INT BIT(21)
- #define BIT_FS_ATIM_MB4_INT BIT(20)
- #define BIT_FS_ATIM_MB3_INT BIT(19)
- #define BIT_FS_ATIM_MB2_INT BIT(18)
- #define BIT_FS_ATIM_MB1_INT BIT(17)
- #define BIT_FS_ATIM_MB0_INT BIT(16)
- #define BIT_FS_TBTT4INT BIT(11)
- #define BIT_FS_TBTT3INT BIT(10)
- #define BIT_FS_TBTT2INT BIT(9)
- #define BIT_FS_TBTT1INT BIT(8)
- #define BIT_FS_TBTT0_MB7INT BIT(7)
- #define BIT_FS_TBTT0_MB6INT BIT(6)
- #define BIT_FS_TBTT0_MB5INT BIT(5)
- #define BIT_FS_TBTT0_MB4INT BIT(4)
- #define BIT_FS_TBTT0_MB3INT BIT(3)
- #define BIT_FS_TBTT0_MB2INT BIT(2)
- #define BIT_FS_TBTT0_MB1INT BIT(1)
- #define BIT_FS_TBTT0_INT BIT(0)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_FE3IMR (Offset 0x1128) */
- #define BIT_FS_BCNELY4_AGGR_INT_EN BIT(31)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FE3IMR (Offset 0x1128) */
- #define BIT_FS_CLI3_MTI_BCNIVLEAR_INT__EN BIT(31)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_FE3IMR (Offset 0x1128) */
- #define BIT_FS_BCNELY3_AGGR_INT_EN BIT(30)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FE3IMR (Offset 0x1128) */
- #define BIT_FS_CLI2_MTI_BCNIVLEAR_INT__EN BIT(30)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_FE3IMR (Offset 0x1128) */
- #define BIT_FS_BCNELY2_AGGR_INT_EN BIT(29)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FE3IMR (Offset 0x1128) */
- #define BIT_FS_CLI1_MTI_BCNIVLEAR_INT__EN BIT(29)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_FE3IMR (Offset 0x1128) */
- #define BIT_FS_BCNELY1_AGGR_INT_EN BIT(28)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FE3IMR (Offset 0x1128) */
- #define BIT_FS_CLI0_MTI_BCNIVLEAR_INT__EN BIT(28)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FE3IMR (Offset 0x1128) */
- #define BIT_FS_BCNDMA4_INT_EN BIT(27)
- #define BIT_FS_BCNDMA3_INT_EN BIT(26)
- #define BIT_FS_BCNDMA2_INT_EN BIT(25)
- #define BIT_FS_BCNDMA1_INT_EN BIT(24)
- #define BIT_FS_BCNDMA0_MB7_INT_EN BIT(23)
- #define BIT_FS_BCNDMA0_MB6_INT_EN BIT(22)
- #define BIT_FS_BCNDMA0_MB5_INT_EN BIT(21)
- #define BIT_FS_BCNDMA0_MB4_INT_EN BIT(20)
- #define BIT_FS_BCNDMA0_MB3_INT_EN BIT(19)
- #define BIT_FS_BCNDMA0_MB2_INT_EN BIT(18)
- #define BIT_FS_BCNDMA0_MB1_INT_EN BIT(17)
- #define BIT_FS_BCNDMA0_INT_EN BIT(16)
- #define BIT_FS_MTI_BCNIVLEAR_INT__EN BIT(15)
- #define BIT_FS_BCNERLY4_INT_EN BIT(11)
- #define BIT_FS_BCNERLY3_INT_EN BIT(10)
- #define BIT_FS_BCNERLY2_INT_EN BIT(9)
- #define BIT_FS_BCNERLY1_INT_EN BIT(8)
- #define BIT_FS_BCNERLY0_MB7INT_EN BIT(7)
- #define BIT_FS_BCNERLY0_MB6INT_EN BIT(6)
- #define BIT_FS_BCNERLY0_MB5INT_EN BIT(5)
- #define BIT_FS_BCNERLY0_MB4INT_EN BIT(4)
- #define BIT_FS_BCNERLY0_MB3INT_EN BIT(3)
- #define BIT_FS_BCNERLY0_MB2INT_EN BIT(2)
- #define BIT_FS_BCNERLY0_MB1INT_EN BIT(1)
- #define BIT_FS_BCNERLY0_INT_EN BIT(0)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_FE3ISR (Offset 0x112C) */
- #define BIT_FS_BCNELY4_AGGR_INT BIT(31)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FE3ISR (Offset 0x112C) */
- #define BIT_FS_CLI3_MTI_BCNIVLEAR_INT BIT(31)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_FE3ISR (Offset 0x112C) */
- #define BIT_FS_BCNELY3_AGGR_INT BIT(30)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FE3ISR (Offset 0x112C) */
- #define BIT_FS_CLI2_MTI_BCNIVLEAR_INT BIT(30)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_FE3ISR (Offset 0x112C) */
- #define BIT_FS_BCNELY2_AGGR_INT BIT(29)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FE3ISR (Offset 0x112C) */
- #define BIT_FS_CLI1_MTI_BCNIVLEAR_INT BIT(29)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_FE3ISR (Offset 0x112C) */
- #define BIT_FS_BCNELY1_AGGR_INT BIT(28)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FE3ISR (Offset 0x112C) */
- #define BIT_FS_CLI0_MTI_BCNIVLEAR_INT BIT(28)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FE3ISR (Offset 0x112C) */
- #define BIT_FS_BCNDMA4_INT BIT(27)
- #define BIT_FS_BCNDMA3_INT BIT(26)
- #define BIT_FS_BCNDMA2_INT BIT(25)
- #define BIT_FS_BCNDMA1_INT BIT(24)
- #define BIT_FS_BCNDMA0_MB7_INT BIT(23)
- #define BIT_FS_BCNDMA0_MB6_INT BIT(22)
- #define BIT_FS_BCNDMA0_MB5_INT BIT(21)
- #define BIT_FS_BCNDMA0_MB4_INT BIT(20)
- #define BIT_FS_BCNDMA0_MB3_INT BIT(19)
- #define BIT_FS_BCNDMA0_MB2_INT BIT(18)
- #define BIT_FS_BCNDMA0_MB1_INT BIT(17)
- #define BIT_FS_BCNDMA0_INT BIT(16)
- #define BIT_FS_MTI_BCNIVLEAR_INT BIT(15)
- #define BIT_FS_BCNERLY4_INT BIT(11)
- #define BIT_FS_BCNERLY3_INT BIT(10)
- #define BIT_FS_BCNERLY2_INT BIT(9)
- #define BIT_FS_BCNERLY1_INT BIT(8)
- #define BIT_FS_BCNERLY0_MB7INT BIT(7)
- #define BIT_FS_BCNERLY0_MB6INT BIT(6)
- #define BIT_FS_BCNERLY0_MB5INT BIT(5)
- #define BIT_FS_BCNERLY0_MB4INT BIT(4)
- #define BIT_FS_BCNERLY0_MB3INT BIT(3)
- #define BIT_FS_BCNERLY0_MB2INT BIT(2)
- #define BIT_FS_BCNERLY0_MB1INT BIT(1)
- #define BIT_FS_BCNERLY0_INT BIT(0)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_FE4IMR (Offset 0x1130) */
- #define BIT_PORT4_PKTIN_INT_EN BIT(19)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FE4IMR (Offset 0x1130) */
- #define BIT_FS_CLI3_TXPKTIN_INT_EN BIT(19)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_FE4IMR (Offset 0x1130) */
- #define BIT_PORT3_PKTIN_INT_EN BIT(18)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FE4IMR (Offset 0x1130) */
- #define BIT_FS_CLI2_TXPKTIN_INT_EN BIT(18)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_FE4IMR (Offset 0x1130) */
- #define BIT_PORT2_PKTIN_INT_EN BIT(17)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FE4IMR (Offset 0x1130) */
- #define BIT_FS_CLI1_TXPKTIN_INT_EN BIT(17)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_FE4IMR (Offset 0x1130) */
- #define BIT_PORT1_PKTIN_INT_EN BIT(16)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FE4IMR (Offset 0x1130) */
- #define BIT_FS_CLI0_TXPKTIN_INT_EN BIT(16)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_FE4IMR (Offset 0x1130) */
- #define BIT_PORT4_RXUCMD0_OK_INT_EN BIT(15)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FE4IMR (Offset 0x1130) */
- #define BIT_FS_CLI3_RX_UMD0_INT_EN BIT(15)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_FE4IMR (Offset 0x1130) */
- #define BIT_PORT4_RXUCMD1_OK_INT_EN BIT(14)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FE4IMR (Offset 0x1130) */
- #define BIT_FS_CLI3_RX_UMD1_INT_EN BIT(14)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_FE4IMR (Offset 0x1130) */
- #define BIT_PORT4_RXBCMD0_OK_INT_EN BIT(13)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FE4IMR (Offset 0x1130) */
- #define BIT_FS_CLI3_RX_BMD0_INT_EN BIT(13)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_FE4IMR (Offset 0x1130) */
- #define BIT_PORT4_RXBCMD1_OK_INT_EN BIT(12)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FE4IMR (Offset 0x1130) */
- #define BIT_FS_CLI3_RX_BMD1_INT_EN BIT(12)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_FE4IMR (Offset 0x1130) */
- #define BIT_PORT3_RXUCMD0_OK_INT_EN BIT(11)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FE4IMR (Offset 0x1130) */
- #define BIT_FS_CLI2_RX_UMD0_INT_EN BIT(11)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_FE4IMR (Offset 0x1130) */
- #define BIT_PORT3_RXUCMD1_OK_INT_EN BIT(10)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FE4IMR (Offset 0x1130) */
- #define BIT_FS_CLI2_RX_UMD1_INT_EN BIT(10)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_FE4IMR (Offset 0x1130) */
- #define BIT_PORT3_RXBCMD0_OK_INT_EN BIT(9)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FE4IMR (Offset 0x1130) */
- #define BIT_FS_CLI2_RX_BMD0_INT_EN BIT(9)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_FE4IMR (Offset 0x1130) */
- #define BIT_PORT3_RXBCMD1_OK_INT_EN BIT(8)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FE4IMR (Offset 0x1130) */
- #define BIT_FS_CLI2_RX_BMD1_INT_EN BIT(8)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_FE4IMR (Offset 0x1130) */
- #define BIT_PORT2_RXUCMD0_OK_INT_EN BIT(7)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FE4IMR (Offset 0x1130) */
- #define BIT_FS_CLI1_RX_UMD0_INT_EN BIT(7)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_FE4IMR (Offset 0x1130) */
- #define BIT_PORT2_RXUCMD1_OK_INT_EN BIT(6)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FE4IMR (Offset 0x1130) */
- #define BIT_FS_CLI1_RX_UMD1_INT_EN BIT(6)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_FE4IMR (Offset 0x1130) */
- #define BIT_PORT2_RXBCMD0_OK_INT_EN BIT(5)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FE4IMR (Offset 0x1130) */
- #define BIT_FS_CLI1_RX_BMD0_INT_EN BIT(5)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_FE4IMR (Offset 0x1130) */
- #define BIT_PORT2_RXBCMD1_OK_INT_EN BIT(4)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FE4IMR (Offset 0x1130) */
- #define BIT_FS_CLI1_RX_BMD1_INT_EN BIT(4)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_FE4IMR (Offset 0x1130) */
- #define BIT_PORT1_RXUCMD0_OK_INT_EN BIT(3)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FE4IMR (Offset 0x1130) */
- #define BIT_FS_CLI0_RX_UMD0_INT_EN BIT(3)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_FE4IMR (Offset 0x1130) */
- #define BIT_PORT1_RXUCMD1_OK_INT_EN BIT(2)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_FE4IMR (Offset 0x1130) */
- #define BIT_FS_DMEM1_WPTR_UPDATE_INT_EN BIT(2)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FE4IMR (Offset 0x1130) */
- #define BIT_FS_CLI0_RX_UMD1_INT_EN BIT(2)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_FE4IMR (Offset 0x1130) */
- #define BIT_PORT1_RXBCMD0_OK_INT_EN BIT(1)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FE4IMR (Offset 0x1130) */
- #define BIT_FS_CLI0_RX_BMD0_INT_EN BIT(1)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_FE4IMR (Offset 0x1130) */
- #define BIT_PORT1_RXBCMD1_OK_INT_EN BIT(0)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FE4IMR (Offset 0x1130) */
- #define BIT_FS_CLI0_RX_BMD1_INT_EN BIT(0)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_FE4ISR (Offset 0x1134) */
- #define BIT_PORT4_PKTIN_INT BIT(19)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FE4ISR (Offset 0x1134) */
- #define BIT_FS_CLI3_TXPKTIN_INT BIT(19)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_FE4ISR (Offset 0x1134) */
- #define BIT_PORT3_PKTIN_INT BIT(18)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FE4ISR (Offset 0x1134) */
- #define BIT_FS_CLI2_TXPKTIN_INT BIT(18)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_FE4ISR (Offset 0x1134) */
- #define BIT_PORT2_PKTIN_INT BIT(17)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FE4ISR (Offset 0x1134) */
- #define BIT_FS_CLI1_TXPKTIN_INT BIT(17)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_FE4ISR (Offset 0x1134) */
- #define BIT_PORT1_PKTIN_INT BIT(16)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FE4ISR (Offset 0x1134) */
- #define BIT_FS_CLI0_TXPKTIN_INT BIT(16)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_FE4ISR (Offset 0x1134) */
- #define BIT_PORT4_RXUCMD0_OK_INT BIT(15)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FE4ISR (Offset 0x1134) */
- #define BIT_FS_CLI3_RX_UMD0_INT BIT(15)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_FE4ISR (Offset 0x1134) */
- #define BIT_PORT4_RXUCMD1_OK_INT BIT(14)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FE4ISR (Offset 0x1134) */
- #define BIT_FS_CLI3_RX_UMD1_INT BIT(14)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_FE4ISR (Offset 0x1134) */
- #define BIT_PORT4_RXBCMD0_OK_INT BIT(13)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FE4ISR (Offset 0x1134) */
- #define BIT_FS_CLI3_RX_BMD0_INT BIT(13)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_FE4ISR (Offset 0x1134) */
- #define BIT_PORT4_RXBCMD1_OK_INT BIT(12)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FE4ISR (Offset 0x1134) */
- #define BIT_FS_CLI3_RX_BMD1_INT BIT(12)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_FE4ISR (Offset 0x1134) */
- #define BIT_PORT3_RXUCMD0_OK_INT BIT(11)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FE4ISR (Offset 0x1134) */
- #define BIT_FS_CLI2_RX_UMD0_INT BIT(11)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_FE4ISR (Offset 0x1134) */
- #define BIT_PORT3_RXUCMD1_OK_INT BIT(10)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FE4ISR (Offset 0x1134) */
- #define BIT_FS_CLI2_RX_UMD1_INT BIT(10)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_FE4ISR (Offset 0x1134) */
- #define BIT_PORT3_RXBCMD0_OK_INT BIT(9)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FE4ISR (Offset 0x1134) */
- #define BIT_FS_CLI2_RX_BMD0_INT BIT(9)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_FE4ISR (Offset 0x1134) */
- #define BIT_PORT3_RXBCMD1_OK_INT BIT(8)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FE4ISR (Offset 0x1134) */
- #define BIT_FS_CLI2_RX_BMD1_INT BIT(8)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_FE4ISR (Offset 0x1134) */
- #define BIT_PORT2_RXUCMD0_OK_INT BIT(7)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FE4ISR (Offset 0x1134) */
- #define BIT_FS_CLI1_RX_UMD0_INT BIT(7)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_FE4ISR (Offset 0x1134) */
- #define BIT_PORT2_RXUCMD1_OK_INT BIT(6)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FE4ISR (Offset 0x1134) */
- #define BIT_FS_CLI1_RX_UMD1_INT BIT(6)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_FE4ISR (Offset 0x1134) */
- #define BIT_PORT2_RXBCMD0_OK_INT BIT(5)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FE4ISR (Offset 0x1134) */
- #define BIT_FS_CLI1_RX_BMD0_INT BIT(5)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_FE4ISR (Offset 0x1134) */
- #define BIT_PORT2_RXBCMD1_OK_INT BIT(4)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FE4ISR (Offset 0x1134) */
- #define BIT_FS_CLI1_RX_BMD1_INT BIT(4)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_FE4ISR (Offset 0x1134) */
- #define BIT_PORT1_RXUCMD0_OK_INT BIT(3)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FE4ISR (Offset 0x1134) */
- #define BIT_FS_CLI0_RX_UMD0_INT BIT(3)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_FE4ISR (Offset 0x1134) */
- #define BIT_PORT1_RXUCMD1_OK_INT BIT(2)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_FE4ISR (Offset 0x1134) */
- #define BIT_FS_DMEM1_WPTR_UPDATE_INT BIT(2)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FE4ISR (Offset 0x1134) */
- #define BIT_FS_CLI0_RX_UMD1_INT BIT(2)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_FE4ISR (Offset 0x1134) */
- #define BIT_PORT1_RXBCMD0_OK_INT BIT(1)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FE4ISR (Offset 0x1134) */
- #define BIT_FS_CLI0_RX_BMD0_INT BIT(1)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_FE4ISR (Offset 0x1134) */
- #define BIT_PORT1_RXBCMD1_OK_INT BIT(0)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FE4ISR (Offset 0x1134) */
- #define BIT_FS_CLI0_RX_BMD1_INT BIT(0)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FT1IMR (Offset 0x1138) */
- #define BIT__FT2ISR__IND_MSK BIT(30)
- #define BIT_FTM_PTT_INT_EN BIT(29)
- #define BIT_RXFTMREQ_INT_EN BIT(28)
- #define BIT_RXFTM_INT_EN BIT(27)
- #define BIT_TXFTM_INT_EN BIT(26)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FT1IMR (Offset 0x1138) */
- #define BIT_FS_H2C_CMD_OK_INT_EN BIT(25)
- #define BIT_FS_H2C_CMD_FULL_INT_EN BIT(24)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FT1IMR (Offset 0x1138) */
- #define BIT_FS_MACID_PWRCHANGE5_INT_EN BIT(23)
- #define BIT_FS_MACID_PWRCHANGE4_INT_EN BIT(22)
- #define BIT_FS_MACID_PWRCHANGE3_INT_EN BIT(21)
- #define BIT_FS_MACID_PWRCHANGE2_INT_EN BIT(20)
- #define BIT_FS_MACID_PWRCHANGE1_INT_EN BIT(19)
- #define BIT_FS_MACID_PWRCHANGE0_INT_EN BIT(18)
- #define BIT_FS_CTWEND2_INT_EN BIT(17)
- #define BIT_FS_CTWEND1_INT_EN BIT(16)
- #define BIT_FS_CTWEND0_INT_EN BIT(15)
- #define BIT_FS_TX_NULL1_INT_EN BIT(14)
- #define BIT_FS_TX_NULL0_INT_EN BIT(13)
- #define BIT_FS_TSF_BIT32_TOGGLE_EN BIT(12)
- #define BIT_FS_P2P_RFON2_INT_EN BIT(11)
- #define BIT_FS_P2P_RFOFF2_INT_EN BIT(10)
- #define BIT_FS_P2P_RFON1_INT_EN BIT(9)
- #define BIT_FS_P2P_RFOFF1_INT_EN BIT(8)
- #define BIT_FS_P2P_RFON0_INT_EN BIT(7)
- #define BIT_FS_P2P_RFOFF0_INT_EN BIT(6)
- #define BIT_FS_RX_UAPSDMD1_EN BIT(5)
- #define BIT_FS_RX_UAPSDMD0_EN BIT(4)
- #define BIT_FS_TRIGGER_PKT_EN BIT(3)
- #define BIT_FS_EOSP_INT_EN BIT(2)
- #define BIT_FS_RPWM2_INT_EN BIT(1)
- #define BIT_FS_RPWM_INT_EN BIT(0)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FT1ISR (Offset 0x113C) */
- #define BIT__FT2ISR__IND_INT BIT(30)
- #define BIT_FTM_PTT_INT BIT(29)
- #define BIT_RXFTMREQ_INT BIT(28)
- #define BIT_RXFTM_INT BIT(27)
- #define BIT_TXFTM_INT BIT(26)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FT1ISR (Offset 0x113C) */
- #define BIT_FS_H2C_CMD_OK_INT BIT(25)
- #define BIT_FS_H2C_CMD_FULL_INT BIT(24)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FT1ISR (Offset 0x113C) */
- #define BIT_FS_MACID_PWRCHANGE5_INT BIT(23)
- #define BIT_FS_MACID_PWRCHANGE4_INT BIT(22)
- #define BIT_FS_MACID_PWRCHANGE3_INT BIT(21)
- #define BIT_FS_MACID_PWRCHANGE2_INT BIT(20)
- #define BIT_FS_MACID_PWRCHANGE1_INT BIT(19)
- #define BIT_FS_MACID_PWRCHANGE0_INT BIT(18)
- #define BIT_FS_CTWEND2_INT BIT(17)
- #define BIT_FS_CTWEND1_INT BIT(16)
- #define BIT_FS_CTWEND0_INT BIT(15)
- #define BIT_FS_TX_NULL1_INT BIT(14)
- #define BIT_FS_TX_NULL0_INT BIT(13)
- #define BIT_FS_TSF_BIT32_TOGGLE_INT BIT(12)
- #define BIT_FS_P2P_RFON2_INT BIT(11)
- #define BIT_FS_P2P_RFOFF2_INT BIT(10)
- #define BIT_FS_P2P_RFON1_INT BIT(9)
- #define BIT_FS_P2P_RFOFF1_INT BIT(8)
- #define BIT_FS_P2P_RFON0_INT BIT(7)
- #define BIT_FS_P2P_RFOFF0_INT BIT(6)
- #define BIT_FS_RX_UAPSDMD1_INT BIT(5)
- #define BIT_FS_RX_UAPSDMD0_INT BIT(4)
- #define BIT_FS_TRIGGER_PKT_INT BIT(3)
- #define BIT_FS_EOSP_INT BIT(2)
- #define BIT_FS_RPWM2_INT BIT(1)
- #define BIT_FS_RPWM_INT BIT(0)
- /* 2 REG_SPWR0 (Offset 0x1140) */
- #define BIT_SHIFT_MID_31TO0 0
- #define BIT_MASK_MID_31TO0 0xffffffffL
- #define BIT_MID_31TO0(x) (((x) & BIT_MASK_MID_31TO0) << BIT_SHIFT_MID_31TO0)
- #define BIT_GET_MID_31TO0(x) (((x) >> BIT_SHIFT_MID_31TO0) & BIT_MASK_MID_31TO0)
- /* 2 REG_SPWR1 (Offset 0x1144) */
- #define BIT_SHIFT_MID_63TO32 0
- #define BIT_MASK_MID_63TO32 0xffffffffL
- #define BIT_MID_63TO32(x) (((x) & BIT_MASK_MID_63TO32) << BIT_SHIFT_MID_63TO32)
- #define BIT_GET_MID_63TO32(x) (((x) >> BIT_SHIFT_MID_63TO32) & BIT_MASK_MID_63TO32)
- /* 2 REG_SPWR2 (Offset 0x1148) */
- #define BIT_SHIFT_MID_95O64 0
- #define BIT_MASK_MID_95O64 0xffffffffL
- #define BIT_MID_95O64(x) (((x) & BIT_MASK_MID_95O64) << BIT_SHIFT_MID_95O64)
- #define BIT_GET_MID_95O64(x) (((x) >> BIT_SHIFT_MID_95O64) & BIT_MASK_MID_95O64)
- /* 2 REG_SPWR3 (Offset 0x114C) */
- #define BIT_SHIFT_MID_127TO96 0
- #define BIT_MASK_MID_127TO96 0xffffffffL
- #define BIT_MID_127TO96(x) (((x) & BIT_MASK_MID_127TO96) << BIT_SHIFT_MID_127TO96)
- #define BIT_GET_MID_127TO96(x) (((x) >> BIT_SHIFT_MID_127TO96) & BIT_MASK_MID_127TO96)
- /* 2 REG_POWSEQ (Offset 0x1150) */
- #define BIT_SHIFT_SEQNUM_MID 16
- #define BIT_MASK_SEQNUM_MID 0xffff
- #define BIT_SEQNUM_MID(x) (((x) & BIT_MASK_SEQNUM_MID) << BIT_SHIFT_SEQNUM_MID)
- #define BIT_GET_SEQNUM_MID(x) (((x) >> BIT_SHIFT_SEQNUM_MID) & BIT_MASK_SEQNUM_MID)
- #define BIT_SHIFT_REF_MID 0
- #define BIT_MASK_REF_MID 0x7f
- #define BIT_REF_MID(x) (((x) & BIT_MASK_REF_MID) << BIT_SHIFT_REF_MID)
- #define BIT_GET_REF_MID(x) (((x) >> BIT_SHIFT_REF_MID) & BIT_MASK_REF_MID)
- /* 2 REG_TC7_CTRL_V1 (Offset 0x1158) */
- #define BIT_TC7INT_EN BIT(26)
- #define BIT_TC7MODE BIT(25)
- #define BIT_TC7EN BIT(24)
- #define BIT_SHIFT_TC7DATA 0
- #define BIT_MASK_TC7DATA 0xffffff
- #define BIT_TC7DATA(x) (((x) & BIT_MASK_TC7DATA) << BIT_SHIFT_TC7DATA)
- #define BIT_GET_TC7DATA(x) (((x) >> BIT_SHIFT_TC7DATA) & BIT_MASK_TC7DATA)
- /* 2 REG_TC8_CTRL_V1 (Offset 0x115C) */
- #define BIT_TC8INT_EN BIT(26)
- #define BIT_TC8MODE BIT(25)
- #define BIT_TC8EN BIT(24)
- #define BIT_SHIFT_TC8DATA 0
- #define BIT_MASK_TC8DATA 0xffffff
- #define BIT_TC8DATA(x) (((x) & BIT_MASK_TC8DATA) << BIT_SHIFT_TC8DATA)
- #define BIT_GET_TC8DATA(x) (((x) >> BIT_SHIFT_TC8DATA) & BIT_MASK_TC8DATA)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_EXT_QUEUE_REG (Offset 0x11C0) */
- #define BIT_SHIFT_PCIE_PRIORITY_SEL 0
- #define BIT_MASK_PCIE_PRIORITY_SEL 0x3
- #define BIT_PCIE_PRIORITY_SEL(x) (((x) & BIT_MASK_PCIE_PRIORITY_SEL) << BIT_SHIFT_PCIE_PRIORITY_SEL)
- #define BIT_GET_PCIE_PRIORITY_SEL(x) (((x) >> BIT_SHIFT_PCIE_PRIORITY_SEL) & BIT_MASK_PCIE_PRIORITY_SEL)
- /* 2 REG_COUNTER_CONTROL (Offset 0x11C4) */
- #define BIT_SHIFT_COUNTER_BASE 16
- #define BIT_MASK_COUNTER_BASE 0x1fff
- #define BIT_COUNTER_BASE(x) (((x) & BIT_MASK_COUNTER_BASE) << BIT_SHIFT_COUNTER_BASE)
- #define BIT_GET_COUNTER_BASE(x) (((x) >> BIT_SHIFT_COUNTER_BASE) & BIT_MASK_COUNTER_BASE)
- #define BIT_EN_RTS_REQ BIT(9)
- #define BIT_EN_EDCA_REQ BIT(8)
- #define BIT_EN_PTCL_REQ BIT(7)
- #define BIT_EN_SCH_REQ BIT(6)
- #define BIT_EN_USB_CNT BIT(5)
- #define BIT_EN_PCIE_CNT BIT(4)
- #define BIT_RQPN_CNT BIT(3)
- #define BIT_RDE_CNT BIT(2)
- #define BIT_TDE_CNT BIT(1)
- #define BIT_DIS_CNT BIT(0)
- /* 2 REG_COUNTER_TH (Offset 0x11C8) */
- #define BIT_CNT_ALL_MACID BIT(31)
- #define BIT_SHIFT_CNT_MACID 24
- #define BIT_MASK_CNT_MACID 0x7f
- #define BIT_CNT_MACID(x) (((x) & BIT_MASK_CNT_MACID) << BIT_SHIFT_CNT_MACID)
- #define BIT_GET_CNT_MACID(x) (((x) >> BIT_SHIFT_CNT_MACID) & BIT_MASK_CNT_MACID)
- #define BIT_SHIFT_AGG_VALUE2 16
- #define BIT_MASK_AGG_VALUE2 0x7f
- #define BIT_AGG_VALUE2(x) (((x) & BIT_MASK_AGG_VALUE2) << BIT_SHIFT_AGG_VALUE2)
- #define BIT_GET_AGG_VALUE2(x) (((x) >> BIT_SHIFT_AGG_VALUE2) & BIT_MASK_AGG_VALUE2)
- #define BIT_SHIFT_AGG_VALUE1 8
- #define BIT_MASK_AGG_VALUE1 0x7f
- #define BIT_AGG_VALUE1(x) (((x) & BIT_MASK_AGG_VALUE1) << BIT_SHIFT_AGG_VALUE1)
- #define BIT_GET_AGG_VALUE1(x) (((x) >> BIT_SHIFT_AGG_VALUE1) & BIT_MASK_AGG_VALUE1)
- #define BIT_SHIFT_AGG_VALUE0 0
- #define BIT_MASK_AGG_VALUE0 0x7f
- #define BIT_AGG_VALUE0(x) (((x) & BIT_MASK_AGG_VALUE0) << BIT_SHIFT_AGG_VALUE0)
- #define BIT_GET_AGG_VALUE0(x) (((x) >> BIT_SHIFT_AGG_VALUE0) & BIT_MASK_AGG_VALUE0)
- /* 2 REG_COUNTER_SET (Offset 0x11CC) */
- #define BIT_RTS_RST BIT(24)
- #define BIT_PTCL_RST BIT(23)
- #define BIT_SCH_RST BIT(22)
- #define BIT_EDCA_RST BIT(21)
- #define BIT_RQPN_RST BIT(20)
- #define BIT_USB_RST BIT(19)
- #define BIT_PCIE_RST BIT(18)
- #define BIT_RXDMA_RST BIT(17)
- #define BIT_TXDMA_RST BIT(16)
- #define BIT_EN_RTS_START BIT(8)
- #define BIT_EN_PTCL_START BIT(7)
- #define BIT_EN_SCH_START BIT(6)
- #define BIT_EN_EDCA_START BIT(5)
- #define BIT_EN_RQPN_START BIT(4)
- #define BIT_EN_USB_START BIT(3)
- #define BIT_EN_PCIE_START BIT(2)
- #define BIT_EN_RXDMA_START BIT(1)
- #define BIT_EN_TXDMA_START BIT(0)
- /* 2 REG_COUNTER_OVERFLOW (Offset 0x11D0) */
- #define BIT_RTS_OVF BIT(8)
- #define BIT_PTCL_OVF BIT(7)
- #define BIT_SCH_OVF BIT(6)
- #define BIT_EDCA_OVF BIT(5)
- #define BIT_RQPN_OVF BIT(4)
- #define BIT_USB_OVF BIT(3)
- #define BIT_PCIE_OVF BIT(2)
- #define BIT_RXDMA_OVF BIT(1)
- #define BIT_TXDMA_OVF BIT(0)
- /* 2 REG_TDE_LEN_TH (Offset 0x11D4) */
- #define BIT_SHIFT_TXDMA_LEN_TH0 16
- #define BIT_MASK_TXDMA_LEN_TH0 0xffff
- #define BIT_TXDMA_LEN_TH0(x) (((x) & BIT_MASK_TXDMA_LEN_TH0) << BIT_SHIFT_TXDMA_LEN_TH0)
- #define BIT_GET_TXDMA_LEN_TH0(x) (((x) >> BIT_SHIFT_TXDMA_LEN_TH0) & BIT_MASK_TXDMA_LEN_TH0)
- #define BIT_SHIFT_TXDMA_LEN_TH1 0
- #define BIT_MASK_TXDMA_LEN_TH1 0xffff
- #define BIT_TXDMA_LEN_TH1(x) (((x) & BIT_MASK_TXDMA_LEN_TH1) << BIT_SHIFT_TXDMA_LEN_TH1)
- #define BIT_GET_TXDMA_LEN_TH1(x) (((x) >> BIT_SHIFT_TXDMA_LEN_TH1) & BIT_MASK_TXDMA_LEN_TH1)
- /* 2 REG_RDE_LEN_TH (Offset 0x11D8) */
- #define BIT_SHIFT_RXDMA_LEN_TH0 16
- #define BIT_MASK_RXDMA_LEN_TH0 0xffff
- #define BIT_RXDMA_LEN_TH0(x) (((x) & BIT_MASK_RXDMA_LEN_TH0) << BIT_SHIFT_RXDMA_LEN_TH0)
- #define BIT_GET_RXDMA_LEN_TH0(x) (((x) >> BIT_SHIFT_RXDMA_LEN_TH0) & BIT_MASK_RXDMA_LEN_TH0)
- #define BIT_SHIFT_RXDMA_LEN_TH1 0
- #define BIT_MASK_RXDMA_LEN_TH1 0xffff
- #define BIT_RXDMA_LEN_TH1(x) (((x) & BIT_MASK_RXDMA_LEN_TH1) << BIT_SHIFT_RXDMA_LEN_TH1)
- #define BIT_GET_RXDMA_LEN_TH1(x) (((x) >> BIT_SHIFT_RXDMA_LEN_TH1) & BIT_MASK_RXDMA_LEN_TH1)
- /* 2 REG_PCIE_EXEC_TIME (Offset 0x11DC) */
- #define BIT_SHIFT_COUNTER_INTERVAL_SEL 16
- #define BIT_MASK_COUNTER_INTERVAL_SEL 0x3
- #define BIT_COUNTER_INTERVAL_SEL(x) (((x) & BIT_MASK_COUNTER_INTERVAL_SEL) << BIT_SHIFT_COUNTER_INTERVAL_SEL)
- #define BIT_GET_COUNTER_INTERVAL_SEL(x) (((x) >> BIT_SHIFT_COUNTER_INTERVAL_SEL) & BIT_MASK_COUNTER_INTERVAL_SEL)
- #define BIT_SHIFT_PCIE_TRANS_DATA_TH1 0
- #define BIT_MASK_PCIE_TRANS_DATA_TH1 0xffff
- #define BIT_PCIE_TRANS_DATA_TH1(x) (((x) & BIT_MASK_PCIE_TRANS_DATA_TH1) << BIT_SHIFT_PCIE_TRANS_DATA_TH1)
- #define BIT_GET_PCIE_TRANS_DATA_TH1(x) (((x) >> BIT_SHIFT_PCIE_TRANS_DATA_TH1) & BIT_MASK_PCIE_TRANS_DATA_TH1)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_FT2IMR (Offset 0x11E0) */
- #define BIT_PORT4_RX_UCMD1_UAPSD0_OK_INT_EN BIT(31)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FT2IMR (Offset 0x11E0) */
- #define BIT_FS_CLI3_RX_UAPSDMD1_EN BIT(31)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_FT2IMR (Offset 0x11E0) */
- #define BIT_PORT4_RX_UCMD0_UAPSD0_OK_INT_EN BIT(30)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FT2IMR (Offset 0x11E0) */
- #define BIT_FS_CLI3_RX_UAPSDMD0_EN BIT(30)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_FT2IMR (Offset 0x11E0) */
- #define BIT_PORT4_TRIPKT_OK_INT_EN BIT(29)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FT2IMR (Offset 0x11E0) */
- #define BIT_FS_CLI3_TRIGGER_PKT_EN BIT(29)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_FT2IMR (Offset 0x11E0) */
- #define BIT_PORT4_RX_EOSP_OK_INT_EN BIT(28)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FT2IMR (Offset 0x11E0) */
- #define BIT_FS_CLI3_EOSP_INT_EN BIT(28)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_FT2IMR (Offset 0x11E0) */
- #define BIT_PORT3_RX_UCMD1_UAPSD0_OK_INT_EN BIT(27)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FT2IMR (Offset 0x11E0) */
- #define BIT_FS_CLI2_RX_UAPSDMD1_EN BIT(27)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_FT2IMR (Offset 0x11E0) */
- #define BIT_PORT3_RX_UCMD0_UAPSD0_OK_INT_EN BIT(26)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FT2IMR (Offset 0x11E0) */
- #define BIT_FS_CLI2_RX_UAPSDMD0_EN BIT(26)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_FT2IMR (Offset 0x11E0) */
- #define BIT_PORT3_TRIPKT_OK_INT_EN BIT(25)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FT2IMR (Offset 0x11E0) */
- #define BIT_FS_CLI2_TRIGGER_PKT_EN BIT(25)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_FT2IMR (Offset 0x11E0) */
- #define BIT_PORT3_RX_EOSP_OK_INT_EN BIT(24)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FT2IMR (Offset 0x11E0) */
- #define BIT_FS_CLI2_EOSP_INT_EN BIT(24)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_FT2IMR (Offset 0x11E0) */
- #define BIT_PORT2_RX_UCMD1_UAPSD0_OK_INT_EN BIT(23)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FT2IMR (Offset 0x11E0) */
- #define BIT_FS_CLI1_RX_UAPSDMD1_EN BIT(23)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_FT2IMR (Offset 0x11E0) */
- #define BIT_PORT2_RX_UCMD0_UAPSD0_OK_INT_EN BIT(22)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FT2IMR (Offset 0x11E0) */
- #define BIT_FS_CLI1_RX_UAPSDMD0_EN BIT(22)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_FT2IMR (Offset 0x11E0) */
- #define BIT_PORT2_TRIPKT_OK_INT_EN BIT(21)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FT2IMR (Offset 0x11E0) */
- #define BIT_FS_CLI1_TRIGGER_PKT_EN BIT(21)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_FT2IMR (Offset 0x11E0) */
- #define BIT_PORT2_RX_EOSP_OK_INT_EN BIT(20)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FT2IMR (Offset 0x11E0) */
- #define BIT_FS_CLI1_EOSP_INT_EN BIT(20)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_FT2IMR (Offset 0x11E0) */
- #define BIT_PORT1_RX_UCMD1_UAPSD0_OK_INT_EN BIT(19)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FT2IMR (Offset 0x11E0) */
- #define BIT_FS_CLI0_RX_UAPSDMD1_EN BIT(19)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_FT2IMR (Offset 0x11E0) */
- #define BIT_PORT1_RX_UCMD0_UAPSD0_OK_INT_EN BIT(18)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FT2IMR (Offset 0x11E0) */
- #define BIT_FS_CLI0_RX_UAPSDMD0_EN BIT(18)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_FT2IMR (Offset 0x11E0) */
- #define BIT_PORT1_TRIPKT_OK_INT_EN BIT(17)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FT2IMR (Offset 0x11E0) */
- #define BIT_FS_CLI0_TRIGGER_PKT_EN BIT(17)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_FT2IMR (Offset 0x11E0) */
- #define BIT_PORT1_RX_EOSP_OK_INT_EN BIT(16)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FT2IMR (Offset 0x11E0) */
- #define BIT_FS_CLI0_EOSP_INT_EN BIT(16)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_FT2IMR (Offset 0x11E0) */
- #define BIT_NOA2_TSFT_BIT32_TOGGLE_INT_EN BIT(9)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FT2IMR (Offset 0x11E0) */
- #define BIT_FS_TSF_BIT32_TOGGLE_P2P2_EN BIT(9)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_FT2IMR (Offset 0x11E0) */
- #define BIT_NOA1_TSFT_BIT32_TOGGLE_INT_EN BIT(8)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FT2IMR (Offset 0x11E0) */
- #define BIT_FS_TSF_BIT32_TOGGLE_P2P1_EN BIT(8)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_FT2IMR (Offset 0x11E0) */
- #define BIT_PORT4_TX_NULL1_DONE_INT_EN BIT(7)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FT2IMR (Offset 0x11E0) */
- #define BIT_FS_CLI3_TX_NULL1_INT_EN BIT(7)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_FT2IMR (Offset 0x11E0) */
- #define BIT_PORT4_TX_NULL0_DONE_INT_EN BIT(6)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FT2IMR (Offset 0x11E0) */
- #define BIT_FS_CLI3_TX_NULL0_INT_EN BIT(6)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_FT2IMR (Offset 0x11E0) */
- #define BIT_PORT3_TX_NULL1_DONE_INT_EN BIT(5)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FT2IMR (Offset 0x11E0) */
- #define BIT_FS_CLI2_TX_NULL1_INT_EN BIT(5)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_FT2IMR (Offset 0x11E0) */
- #define BIT_PORT3_TX_NULL0_DONE_INT_EN BIT(4)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FT2IMR (Offset 0x11E0) */
- #define BIT_FS_CLI2_TX_NULL0_INT_EN BIT(4)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_FT2IMR (Offset 0x11E0) */
- #define BIT_PORT2_TX_NULL1_DONE_INT_EN BIT(3)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FT2IMR (Offset 0x11E0) */
- #define BIT_FS_CLI1_TX_NULL1_INT_EN BIT(3)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_FT2IMR (Offset 0x11E0) */
- #define BIT_PORT2_TX_NULL0_DONE_INT_EN BIT(2)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FT2IMR (Offset 0x11E0) */
- #define BIT_FS_CLI1_TX_NULL0_INT_EN BIT(2)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_FT2IMR (Offset 0x11E0) */
- #define BIT_PORT1_TX_NULL1_DONE_INT_EN BIT(1)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FT2IMR (Offset 0x11E0) */
- #define BIT_FS_CLI0_TX_NULL1_INT_EN BIT(1)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_FT2IMR (Offset 0x11E0) */
- #define BIT_PORT1_TX_NULL0_DONE_INT_EN BIT(0)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FT2IMR (Offset 0x11E0) */
- #define BIT_FS_CLI0_TX_NULL0_INT_EN BIT(0)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_FT2ISR (Offset 0x11E4) */
- #define BIT_PORT4_RX_UCMD1_UAPSD0_OK_INT BIT(31)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FT2ISR (Offset 0x11E4) */
- #define BIT_FS_CLI3_RX_UAPSDMD1_INT BIT(31)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_FT2ISR (Offset 0x11E4) */
- #define BIT_PORT4_RX_UCMD0_UAPSD0_OK_INT BIT(30)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FT2ISR (Offset 0x11E4) */
- #define BIT_FS_CLI3_RX_UAPSDMD0_INT BIT(30)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_FT2ISR (Offset 0x11E4) */
- #define BIT_PORT4_TRIPKT_OK_INT BIT(29)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FT2ISR (Offset 0x11E4) */
- #define BIT_FS_CLI3_TRIGGER_PKT_INT BIT(29)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_FT2ISR (Offset 0x11E4) */
- #define BIT_PORT4_RX_EOSP_OK_INT BIT(28)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FT2ISR (Offset 0x11E4) */
- #define BIT_FS_CLI3_EOSP_INT BIT(28)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_FT2ISR (Offset 0x11E4) */
- #define BIT_PORT3_RX_UCMD1_UAPSD0_OK_INT BIT(27)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FT2ISR (Offset 0x11E4) */
- #define BIT_FS_CLI2_RX_UAPSDMD1_INT BIT(27)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_FT2ISR (Offset 0x11E4) */
- #define BIT_PORT3_RX_UCMD0_UAPSD0_OK_INT BIT(26)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FT2ISR (Offset 0x11E4) */
- #define BIT_FS_CLI2_RX_UAPSDMD0_INT BIT(26)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_FT2ISR (Offset 0x11E4) */
- #define BIT_PORT3_TRIPKT_OK_INT BIT(25)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FT2ISR (Offset 0x11E4) */
- #define BIT_FS_CLI2_TRIGGER_PKT_INT BIT(25)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_FT2ISR (Offset 0x11E4) */
- #define BIT_PORT3_RX_EOSP_OK_INT BIT(24)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FT2ISR (Offset 0x11E4) */
- #define BIT_FS_CLI2_EOSP_INT BIT(24)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_FT2ISR (Offset 0x11E4) */
- #define BIT_PORT2_RX_UCMD1_UAPSD0_OK_INT BIT(23)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FT2ISR (Offset 0x11E4) */
- #define BIT_FS_CLI1_RX_UAPSDMD1_INT BIT(23)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_FT2ISR (Offset 0x11E4) */
- #define BIT_PORT2_RX_UCMD0_UAPSD0_OK_INT BIT(22)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FT2ISR (Offset 0x11E4) */
- #define BIT_FS_CLI1_RX_UAPSDMD0_INT BIT(22)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_FT2ISR (Offset 0x11E4) */
- #define BIT_PORT2_TRIPKT_OK_INT BIT(21)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FT2ISR (Offset 0x11E4) */
- #define BIT_FS_CLI1_TRIGGER_PKT_INT BIT(21)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_FT2ISR (Offset 0x11E4) */
- #define BIT_PORT2_RX_EOSP_OK_INT BIT(20)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FT2ISR (Offset 0x11E4) */
- #define BIT_FS_CLI1_EOSP_INT BIT(20)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_FT2ISR (Offset 0x11E4) */
- #define BIT_PORT1_RX_UCMD1_UAPSD0_OK_INT BIT(19)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FT2ISR (Offset 0x11E4) */
- #define BIT_FS_CLI0_RX_UAPSDMD1_INT BIT(19)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_FT2ISR (Offset 0x11E4) */
- #define BIT_PORT1_RX_UCMD0_UAPSD0_OK_INT BIT(18)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FT2ISR (Offset 0x11E4) */
- #define BIT_FS_CLI0_RX_UAPSDMD0_INT BIT(18)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_FT2ISR (Offset 0x11E4) */
- #define BIT_PORT1_TRIPKT_OK_INT BIT(17)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FT2ISR (Offset 0x11E4) */
- #define BIT_FS_CLI0_TRIGGER_PKT_INT BIT(17)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_FT2ISR (Offset 0x11E4) */
- #define BIT_PORT1_RX_EOSP_OK_INT BIT(16)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FT2ISR (Offset 0x11E4) */
- #define BIT_FS_CLI0_EOSP_INT BIT(16)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_FT2ISR (Offset 0x11E4) */
- #define BIT_NOA2_TSFT_BIT32_TOGGLE_INT BIT(9)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FT2ISR (Offset 0x11E4) */
- #define BIT_FS_TSF_BIT32_TOGGLE_P2P2_INT BIT(9)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_FT2ISR (Offset 0x11E4) */
- #define BIT_NOA1_TSFT_BIT32_TOGGLE_INT BIT(8)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FT2ISR (Offset 0x11E4) */
- #define BIT_FS_TSF_BIT32_TOGGLE_P2P1_INT BIT(8)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_FT2ISR (Offset 0x11E4) */
- #define BIT_PORT4_TX_NULL1_DONE_INT BIT(7)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FT2ISR (Offset 0x11E4) */
- #define BIT_FS_CLI3_TX_NULL1_INT BIT(7)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_FT2ISR (Offset 0x11E4) */
- #define BIT_PORT4_TX_NULL0_DONE_INT BIT(6)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FT2ISR (Offset 0x11E4) */
- #define BIT_FS_CLI3_TX_NULL0_INT BIT(6)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_FT2ISR (Offset 0x11E4) */
- #define BIT_PORT3_TX_NULL1_DONE_INT BIT(5)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FT2ISR (Offset 0x11E4) */
- #define BIT_FS_CLI2_TX_NULL1_INT BIT(5)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_FT2ISR (Offset 0x11E4) */
- #define BIT_PORT3_TX_NULL0_DONE_INT BIT(4)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FT2ISR (Offset 0x11E4) */
- #define BIT_FS_CLI2_TX_NULL0_INT BIT(4)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_FT2ISR (Offset 0x11E4) */
- #define BIT_PORT2_TX_NULL1_DONE_INT BIT(3)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FT2ISR (Offset 0x11E4) */
- #define BIT_FS_CLI1_TX_NULL1_INT BIT(3)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_FT2ISR (Offset 0x11E4) */
- #define BIT_PORT2_TX_NULL0_DONE_INT BIT(2)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FT2ISR (Offset 0x11E4) */
- #define BIT_FS_CLI1_TX_NULL0_INT BIT(2)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_FT2ISR (Offset 0x11E4) */
- #define BIT_PORT1_TX_NULL1_DONE_INT BIT(1)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FT2ISR (Offset 0x11E4) */
- #define BIT_FS_CLI0_TX_NULL1_INT BIT(1)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_FT2ISR (Offset 0x11E4) */
- #define BIT_PORT1_TX_NULL0_DONE_INT BIT(0)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_FT2ISR (Offset 0x11E4) */
- #define BIT_FS_CLI0_TX_NULL0_INT BIT(0)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_MSG2 (Offset 0x11F0) */
- #define BIT_SHIFT_FW_MSG2 0
- #define BIT_MASK_FW_MSG2 0xffffffffL
- #define BIT_FW_MSG2(x) (((x) & BIT_MASK_FW_MSG2) << BIT_SHIFT_FW_MSG2)
- #define BIT_GET_FW_MSG2(x) (((x) >> BIT_SHIFT_FW_MSG2) & BIT_MASK_FW_MSG2)
- /* 2 REG_MSG3 (Offset 0x11F4) */
- #define BIT_SHIFT_FW_MSG3 0
- #define BIT_MASK_FW_MSG3 0xffffffffL
- #define BIT_FW_MSG3(x) (((x) & BIT_MASK_FW_MSG3) << BIT_SHIFT_FW_MSG3)
- #define BIT_GET_FW_MSG3(x) (((x) >> BIT_SHIFT_FW_MSG3) & BIT_MASK_FW_MSG3)
- /* 2 REG_MSG4 (Offset 0x11F8) */
- #define BIT_SHIFT_FW_MSG4 0
- #define BIT_MASK_FW_MSG4 0xffffffffL
- #define BIT_FW_MSG4(x) (((x) & BIT_MASK_FW_MSG4) << BIT_SHIFT_FW_MSG4)
- #define BIT_GET_FW_MSG4(x) (((x) >> BIT_SHIFT_FW_MSG4) & BIT_MASK_FW_MSG4)
- /* 2 REG_MSG5 (Offset 0x11FC) */
- #define BIT_SHIFT_FW_MSG5 0
- #define BIT_MASK_FW_MSG5 0xffffffffL
- #define BIT_FW_MSG5(x) (((x) & BIT_MASK_FW_MSG5) << BIT_SHIFT_FW_MSG5)
- #define BIT_GET_FW_MSG5(x) (((x) >> BIT_SHIFT_FW_MSG5) & BIT_MASK_FW_MSG5)
- /* 2 REG_DDMA_CH0SA (Offset 0x1200) */
- #define BIT_SHIFT_DDMACH0_SA 0
- #define BIT_MASK_DDMACH0_SA 0xffffffffL
- #define BIT_DDMACH0_SA(x) (((x) & BIT_MASK_DDMACH0_SA) << BIT_SHIFT_DDMACH0_SA)
- #define BIT_GET_DDMACH0_SA(x) (((x) >> BIT_SHIFT_DDMACH0_SA) & BIT_MASK_DDMACH0_SA)
- /* 2 REG_DDMA_CH0DA (Offset 0x1204) */
- #define BIT_SHIFT_DDMACH0_DA 0
- #define BIT_MASK_DDMACH0_DA 0xffffffffL
- #define BIT_DDMACH0_DA(x) (((x) & BIT_MASK_DDMACH0_DA) << BIT_SHIFT_DDMACH0_DA)
- #define BIT_GET_DDMACH0_DA(x) (((x) >> BIT_SHIFT_DDMACH0_DA) & BIT_MASK_DDMACH0_DA)
- /* 2 REG_DDMA_CH0CTRL (Offset 0x1208) */
- #define BIT_DDMACH0_OWN BIT(31)
- #define BIT_DDMACH0_CHKSUM_EN BIT(29)
- #define BIT_DDMACH0_DA_W_DISABLE BIT(28)
- #define BIT_DDMACH0_CHKSUM_STS BIT(27)
- #define BIT_DDMACH0_DDMA_MODE BIT(26)
- #define BIT_DDMACH0_RESET_CHKSUM_STS BIT(25)
- #define BIT_DDMACH0_CHKSUM_CONT BIT(24)
- #define BIT_SHIFT_DDMACH0_DLEN 0
- #define BIT_MASK_DDMACH0_DLEN 0x3ffff
- #define BIT_DDMACH0_DLEN(x) (((x) & BIT_MASK_DDMACH0_DLEN) << BIT_SHIFT_DDMACH0_DLEN)
- #define BIT_GET_DDMACH0_DLEN(x) (((x) >> BIT_SHIFT_DDMACH0_DLEN) & BIT_MASK_DDMACH0_DLEN)
- /* 2 REG_DDMA_CH1SA (Offset 0x1210) */
- #define BIT_SHIFT_DDMACH1_SA 0
- #define BIT_MASK_DDMACH1_SA 0xffffffffL
- #define BIT_DDMACH1_SA(x) (((x) & BIT_MASK_DDMACH1_SA) << BIT_SHIFT_DDMACH1_SA)
- #define BIT_GET_DDMACH1_SA(x) (((x) >> BIT_SHIFT_DDMACH1_SA) & BIT_MASK_DDMACH1_SA)
- /* 2 REG_DDMA_CH1DA (Offset 0x1214) */
- #define BIT_SHIFT_DDMACH1_DA 0
- #define BIT_MASK_DDMACH1_DA 0xffffffffL
- #define BIT_DDMACH1_DA(x) (((x) & BIT_MASK_DDMACH1_DA) << BIT_SHIFT_DDMACH1_DA)
- #define BIT_GET_DDMACH1_DA(x) (((x) >> BIT_SHIFT_DDMACH1_DA) & BIT_MASK_DDMACH1_DA)
- /* 2 REG_DDMA_CH1CTRL (Offset 0x1218) */
- #define BIT_DDMACH1_OWN BIT(31)
- #define BIT_DDMACH1_CHKSUM_EN BIT(29)
- #define BIT_DDMACH1_DA_W_DISABLE BIT(28)
- #define BIT_DDMACH1_CHKSUM_STS BIT(27)
- #define BIT_DDMACH1_DDMA_MODE BIT(26)
- #define BIT_DDMACH1_RESET_CHKSUM_STS BIT(25)
- #define BIT_DDMACH1_CHKSUM_CONT BIT(24)
- #define BIT_SHIFT_DDMACH1_DLEN 0
- #define BIT_MASK_DDMACH1_DLEN 0x3ffff
- #define BIT_DDMACH1_DLEN(x) (((x) & BIT_MASK_DDMACH1_DLEN) << BIT_SHIFT_DDMACH1_DLEN)
- #define BIT_GET_DDMACH1_DLEN(x) (((x) >> BIT_SHIFT_DDMACH1_DLEN) & BIT_MASK_DDMACH1_DLEN)
- /* 2 REG_DDMA_CH2SA (Offset 0x1220) */
- #define BIT_SHIFT_DDMACH2_SA 0
- #define BIT_MASK_DDMACH2_SA 0xffffffffL
- #define BIT_DDMACH2_SA(x) (((x) & BIT_MASK_DDMACH2_SA) << BIT_SHIFT_DDMACH2_SA)
- #define BIT_GET_DDMACH2_SA(x) (((x) >> BIT_SHIFT_DDMACH2_SA) & BIT_MASK_DDMACH2_SA)
- /* 2 REG_DDMA_CH2DA (Offset 0x1224) */
- #define BIT_SHIFT_DDMACH2_DA 0
- #define BIT_MASK_DDMACH2_DA 0xffffffffL
- #define BIT_DDMACH2_DA(x) (((x) & BIT_MASK_DDMACH2_DA) << BIT_SHIFT_DDMACH2_DA)
- #define BIT_GET_DDMACH2_DA(x) (((x) >> BIT_SHIFT_DDMACH2_DA) & BIT_MASK_DDMACH2_DA)
- /* 2 REG_DDMA_CH2CTRL (Offset 0x1228) */
- #define BIT_DDMACH2_OWN BIT(31)
- #define BIT_DDMACH2_CHKSUM_EN BIT(29)
- #define BIT_DDMACH2_DA_W_DISABLE BIT(28)
- #define BIT_DDMACH2_CHKSUM_STS BIT(27)
- #define BIT_DDMACH2_DDMA_MODE BIT(26)
- #define BIT_DDMACH2_RESET_CHKSUM_STS BIT(25)
- #define BIT_DDMACH2_CHKSUM_CONT BIT(24)
- #define BIT_SHIFT_DDMACH2_DLEN 0
- #define BIT_MASK_DDMACH2_DLEN 0x3ffff
- #define BIT_DDMACH2_DLEN(x) (((x) & BIT_MASK_DDMACH2_DLEN) << BIT_SHIFT_DDMACH2_DLEN)
- #define BIT_GET_DDMACH2_DLEN(x) (((x) >> BIT_SHIFT_DDMACH2_DLEN) & BIT_MASK_DDMACH2_DLEN)
- /* 2 REG_DDMA_CH3SA (Offset 0x1230) */
- #define BIT_SHIFT_DDMACH3_SA 0
- #define BIT_MASK_DDMACH3_SA 0xffffffffL
- #define BIT_DDMACH3_SA(x) (((x) & BIT_MASK_DDMACH3_SA) << BIT_SHIFT_DDMACH3_SA)
- #define BIT_GET_DDMACH3_SA(x) (((x) >> BIT_SHIFT_DDMACH3_SA) & BIT_MASK_DDMACH3_SA)
- /* 2 REG_DDMA_CH3DA (Offset 0x1234) */
- #define BIT_SHIFT_DDMACH3_DA 0
- #define BIT_MASK_DDMACH3_DA 0xffffffffL
- #define BIT_DDMACH3_DA(x) (((x) & BIT_MASK_DDMACH3_DA) << BIT_SHIFT_DDMACH3_DA)
- #define BIT_GET_DDMACH3_DA(x) (((x) >> BIT_SHIFT_DDMACH3_DA) & BIT_MASK_DDMACH3_DA)
- /* 2 REG_DDMA_CH3CTRL (Offset 0x1238) */
- #define BIT_DDMACH3_OWN BIT(31)
- #define BIT_DDMACH3_CHKSUM_EN BIT(29)
- #define BIT_DDMACH3_DA_W_DISABLE BIT(28)
- #define BIT_DDMACH3_CHKSUM_STS BIT(27)
- #define BIT_DDMACH3_DDMA_MODE BIT(26)
- #define BIT_DDMACH3_RESET_CHKSUM_STS BIT(25)
- #define BIT_DDMACH3_CHKSUM_CONT BIT(24)
- #define BIT_SHIFT_DDMACH3_DLEN 0
- #define BIT_MASK_DDMACH3_DLEN 0x3ffff
- #define BIT_DDMACH3_DLEN(x) (((x) & BIT_MASK_DDMACH3_DLEN) << BIT_SHIFT_DDMACH3_DLEN)
- #define BIT_GET_DDMACH3_DLEN(x) (((x) >> BIT_SHIFT_DDMACH3_DLEN) & BIT_MASK_DDMACH3_DLEN)
- /* 2 REG_DDMA_CH4SA (Offset 0x1240) */
- #define BIT_SHIFT_DDMACH4_SA 0
- #define BIT_MASK_DDMACH4_SA 0xffffffffL
- #define BIT_DDMACH4_SA(x) (((x) & BIT_MASK_DDMACH4_SA) << BIT_SHIFT_DDMACH4_SA)
- #define BIT_GET_DDMACH4_SA(x) (((x) >> BIT_SHIFT_DDMACH4_SA) & BIT_MASK_DDMACH4_SA)
- /* 2 REG_DDMA_CH4DA (Offset 0x1244) */
- #define BIT_SHIFT_DDMACH4_DA 0
- #define BIT_MASK_DDMACH4_DA 0xffffffffL
- #define BIT_DDMACH4_DA(x) (((x) & BIT_MASK_DDMACH4_DA) << BIT_SHIFT_DDMACH4_DA)
- #define BIT_GET_DDMACH4_DA(x) (((x) >> BIT_SHIFT_DDMACH4_DA) & BIT_MASK_DDMACH4_DA)
- /* 2 REG_DDMA_CH4CTRL (Offset 0x1248) */
- #define BIT_DDMACH4_OWN BIT(31)
- #define BIT_DDMACH4_CHKSUM_EN BIT(29)
- #define BIT_DDMACH4_DA_W_DISABLE BIT(28)
- #define BIT_DDMACH4_CHKSUM_STS BIT(27)
- #define BIT_DDMACH4_DDMA_MODE BIT(26)
- #define BIT_DDMACH4_RESET_CHKSUM_STS BIT(25)
- #define BIT_DDMACH4_CHKSUM_CONT BIT(24)
- #define BIT_SHIFT_DDMACH4_DLEN 0
- #define BIT_MASK_DDMACH4_DLEN 0x3ffff
- #define BIT_DDMACH4_DLEN(x) (((x) & BIT_MASK_DDMACH4_DLEN) << BIT_SHIFT_DDMACH4_DLEN)
- #define BIT_GET_DDMACH4_DLEN(x) (((x) >> BIT_SHIFT_DDMACH4_DLEN) & BIT_MASK_DDMACH4_DLEN)
- /* 2 REG_DDMA_CH5SA (Offset 0x1250) */
- #define BIT_SHIFT_DDMACH5_SA 0
- #define BIT_MASK_DDMACH5_SA 0xffffffffL
- #define BIT_DDMACH5_SA(x) (((x) & BIT_MASK_DDMACH5_SA) << BIT_SHIFT_DDMACH5_SA)
- #define BIT_GET_DDMACH5_SA(x) (((x) >> BIT_SHIFT_DDMACH5_SA) & BIT_MASK_DDMACH5_SA)
- /* 2 REG_DDMA_CH5DA (Offset 0x1254) */
- #define BIT_DDMACH5_OWN BIT(31)
- #define BIT_DDMACH5_CHKSUM_EN BIT(29)
- #define BIT_DDMACH5_DA_W_DISABLE BIT(28)
- #define BIT_DDMACH5_CHKSUM_STS BIT(27)
- #define BIT_DDMACH5_DDMA_MODE BIT(26)
- #define BIT_DDMACH5_RESET_CHKSUM_STS BIT(25)
- #define BIT_DDMACH5_CHKSUM_CONT BIT(24)
- #define BIT_SHIFT_DDMACH5_DA 0
- #define BIT_MASK_DDMACH5_DA 0xffffffffL
- #define BIT_DDMACH5_DA(x) (((x) & BIT_MASK_DDMACH5_DA) << BIT_SHIFT_DDMACH5_DA)
- #define BIT_GET_DDMACH5_DA(x) (((x) >> BIT_SHIFT_DDMACH5_DA) & BIT_MASK_DDMACH5_DA)
- #define BIT_SHIFT_DDMACH5_DLEN 0
- #define BIT_MASK_DDMACH5_DLEN 0x3ffff
- #define BIT_DDMACH5_DLEN(x) (((x) & BIT_MASK_DDMACH5_DLEN) << BIT_SHIFT_DDMACH5_DLEN)
- #define BIT_GET_DDMACH5_DLEN(x) (((x) >> BIT_SHIFT_DDMACH5_DLEN) & BIT_MASK_DDMACH5_DLEN)
- /* 2 REG_DDMA_INT_MSK (Offset 0x12E0) */
- #define BIT_DDMACH5_MSK BIT(5)
- #define BIT_DDMACH4_MSK BIT(4)
- #define BIT_DDMACH3_MSK BIT(3)
- #define BIT_DDMACH2_MSK BIT(2)
- #define BIT_DDMACH1_MSK BIT(1)
- #define BIT_DDMACH0_MSK BIT(0)
- /* 2 REG_DDMA_CHSTATUS (Offset 0x12E8) */
- #define BIT_DDMACH5_BUSY BIT(5)
- #define BIT_DDMACH4_BUSY BIT(4)
- #define BIT_DDMACH3_BUSY BIT(3)
- #define BIT_DDMACH2_BUSY BIT(2)
- #define BIT_DDMACH1_BUSY BIT(1)
- #define BIT_DDMACH0_BUSY BIT(0)
- /* 2 REG_DDMA_CHKSUM (Offset 0x12F0) */
- #define BIT_SHIFT_IDDMA0_CHKSUM 0
- #define BIT_MASK_IDDMA0_CHKSUM 0xffff
- #define BIT_IDDMA0_CHKSUM(x) (((x) & BIT_MASK_IDDMA0_CHKSUM) << BIT_SHIFT_IDDMA0_CHKSUM)
- #define BIT_GET_IDDMA0_CHKSUM(x) (((x) >> BIT_SHIFT_IDDMA0_CHKSUM) & BIT_MASK_IDDMA0_CHKSUM)
- /* 2 REG_DDMA_MONITOR (Offset 0x12FC) */
- #define BIT_IDDMA0_PERMU_UNDERFLOW BIT(14)
- #define BIT_IDDMA0_FIFO_UNDERFLOW BIT(13)
- #define BIT_IDDMA0_FIFO_OVERFLOW BIT(12)
- #define BIT_ECRC_EN_V1 BIT(7)
- #define BIT_MDIO_RFLAG_V1 BIT(6)
- #define BIT_CH5_ERR BIT(5)
- #define BIT_MDIO_WFLAG_V1 BIT(5)
- #define BIT_CH4_ERR BIT(4)
- #define BIT_CH3_ERR BIT(3)
- #define BIT_CH2_ERR BIT(2)
- #define BIT_CH1_ERR BIT(1)
- #define BIT_CH0_ERR BIT(0)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_STC_INT_CS (Offset 0x1300) */
- #define BIT_STC_INT_EN BIT(31)
- #define BIT_SHIFT_STC_INT_FLAG 16
- #define BIT_MASK_STC_INT_FLAG 0xff
- #define BIT_STC_INT_FLAG(x) (((x) & BIT_MASK_STC_INT_FLAG) << BIT_SHIFT_STC_INT_FLAG)
- #define BIT_GET_STC_INT_FLAG(x) (((x) >> BIT_SHIFT_STC_INT_FLAG) & BIT_MASK_STC_INT_FLAG)
- #define BIT_SHIFT_STC_INT_IDX 8
- #define BIT_MASK_STC_INT_IDX 0x7
- #define BIT_STC_INT_IDX(x) (((x) & BIT_MASK_STC_INT_IDX) << BIT_SHIFT_STC_INT_IDX)
- #define BIT_GET_STC_INT_IDX(x) (((x) >> BIT_SHIFT_STC_INT_IDX) & BIT_MASK_STC_INT_IDX)
- #define BIT_SHIFT_STC_INT_REALTIME_CS 0
- #define BIT_MASK_STC_INT_REALTIME_CS 0x3f
- #define BIT_STC_INT_REALTIME_CS(x) (((x) & BIT_MASK_STC_INT_REALTIME_CS) << BIT_SHIFT_STC_INT_REALTIME_CS)
- #define BIT_GET_STC_INT_REALTIME_CS(x) (((x) >> BIT_SHIFT_STC_INT_REALTIME_CS) & BIT_MASK_STC_INT_REALTIME_CS)
- /* 2 REG_ST_INT_CFG (Offset 0x1304) */
- #define BIT_STC_INT_GRP_EN BIT(31)
- #define BIT_SHIFT_STC_INT_EXPECT_LS 8
- #define BIT_MASK_STC_INT_EXPECT_LS 0x3f
- #define BIT_STC_INT_EXPECT_LS(x) (((x) & BIT_MASK_STC_INT_EXPECT_LS) << BIT_SHIFT_STC_INT_EXPECT_LS)
- #define BIT_GET_STC_INT_EXPECT_LS(x) (((x) >> BIT_SHIFT_STC_INT_EXPECT_LS) & BIT_MASK_STC_INT_EXPECT_LS)
- #define BIT_SHIFT_STC_INT_EXPECT_CS 0
- #define BIT_MASK_STC_INT_EXPECT_CS 0x3f
- #define BIT_STC_INT_EXPECT_CS(x) (((x) & BIT_MASK_STC_INT_EXPECT_CS) << BIT_SHIFT_STC_INT_EXPECT_CS)
- #define BIT_GET_STC_INT_EXPECT_CS(x) (((x) >> BIT_SHIFT_STC_INT_EXPECT_CS) & BIT_MASK_STC_INT_EXPECT_CS)
- /* 2 REG_CMU_DLY_CTRL (Offset 0x1310) */
- #define BIT_CMU_DLY_EN BIT(31)
- #define BIT_CMU_DLY_MODE BIT(30)
- #define BIT_SHIFT_CMU_DLY_PRE_DIV 0
- #define BIT_MASK_CMU_DLY_PRE_DIV 0xff
- #define BIT_CMU_DLY_PRE_DIV(x) (((x) & BIT_MASK_CMU_DLY_PRE_DIV) << BIT_SHIFT_CMU_DLY_PRE_DIV)
- #define BIT_GET_CMU_DLY_PRE_DIV(x) (((x) >> BIT_SHIFT_CMU_DLY_PRE_DIV) & BIT_MASK_CMU_DLY_PRE_DIV)
- /* 2 REG_CMU_DLY_CFG (Offset 0x1314) */
- #define BIT_SHIFT_CMU_DLY_LTR_A2I 24
- #define BIT_MASK_CMU_DLY_LTR_A2I 0xff
- #define BIT_CMU_DLY_LTR_A2I(x) (((x) & BIT_MASK_CMU_DLY_LTR_A2I) << BIT_SHIFT_CMU_DLY_LTR_A2I)
- #define BIT_GET_CMU_DLY_LTR_A2I(x) (((x) >> BIT_SHIFT_CMU_DLY_LTR_A2I) & BIT_MASK_CMU_DLY_LTR_A2I)
- #define BIT_SHIFT_CMU_DLY_LTR_I2A 16
- #define BIT_MASK_CMU_DLY_LTR_I2A 0xff
- #define BIT_CMU_DLY_LTR_I2A(x) (((x) & BIT_MASK_CMU_DLY_LTR_I2A) << BIT_SHIFT_CMU_DLY_LTR_I2A)
- #define BIT_GET_CMU_DLY_LTR_I2A(x) (((x) >> BIT_SHIFT_CMU_DLY_LTR_I2A) & BIT_MASK_CMU_DLY_LTR_I2A)
- #define BIT_SHIFT_CMU_DLY_LTR_IDLE 8
- #define BIT_MASK_CMU_DLY_LTR_IDLE 0xff
- #define BIT_CMU_DLY_LTR_IDLE(x) (((x) & BIT_MASK_CMU_DLY_LTR_IDLE) << BIT_SHIFT_CMU_DLY_LTR_IDLE)
- #define BIT_GET_CMU_DLY_LTR_IDLE(x) (((x) >> BIT_SHIFT_CMU_DLY_LTR_IDLE) & BIT_MASK_CMU_DLY_LTR_IDLE)
- #define BIT_SHIFT_CMU_DLY_LTR_ACT 0
- #define BIT_MASK_CMU_DLY_LTR_ACT 0xff
- #define BIT_CMU_DLY_LTR_ACT(x) (((x) & BIT_MASK_CMU_DLY_LTR_ACT) << BIT_SHIFT_CMU_DLY_LTR_ACT)
- #define BIT_GET_CMU_DLY_LTR_ACT(x) (((x) >> BIT_SHIFT_CMU_DLY_LTR_ACT) & BIT_MASK_CMU_DLY_LTR_ACT)
- /* 2 REG_H2CQ_TXBD_DESA (Offset 0x1320) */
- #define BIT_SHIFT_H2CQ_TXBD_DESA 0
- #define BIT_MASK_H2CQ_TXBD_DESA 0xffffffffffffffffL
- #define BIT_H2CQ_TXBD_DESA(x) (((x) & BIT_MASK_H2CQ_TXBD_DESA) << BIT_SHIFT_H2CQ_TXBD_DESA)
- #define BIT_GET_H2CQ_TXBD_DESA(x) (((x) >> BIT_SHIFT_H2CQ_TXBD_DESA) & BIT_MASK_H2CQ_TXBD_DESA)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_H2CQ_TXBD_NUM (Offset 0x1328) */
- #define BIT_HCI_H2CQ_FLAG BIT(14)
- #endif
- #if (HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_H2CQ_TXBD_NUM (Offset 0x1328) */
- #define BIT_PCIE_H2CQ_FLAG BIT(14)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_H2CQ_TXBD_NUM (Offset 0x1328) */
- #define BIT_SHIFT_H2CQ_DESC_MODE 12
- #define BIT_MASK_H2CQ_DESC_MODE 0x3
- #define BIT_H2CQ_DESC_MODE(x) (((x) & BIT_MASK_H2CQ_DESC_MODE) << BIT_SHIFT_H2CQ_DESC_MODE)
- #define BIT_GET_H2CQ_DESC_MODE(x) (((x) >> BIT_SHIFT_H2CQ_DESC_MODE) & BIT_MASK_H2CQ_DESC_MODE)
- #define BIT_SHIFT_H2CQ_DESC_NUM 0
- #define BIT_MASK_H2CQ_DESC_NUM 0xfff
- #define BIT_H2CQ_DESC_NUM(x) (((x) & BIT_MASK_H2CQ_DESC_NUM) << BIT_SHIFT_H2CQ_DESC_NUM)
- #define BIT_GET_H2CQ_DESC_NUM(x) (((x) >> BIT_SHIFT_H2CQ_DESC_NUM) & BIT_MASK_H2CQ_DESC_NUM)
- /* 2 REG_H2CQ_TXBD_IDX (Offset 0x132C) */
- #define BIT_SHIFT_H2CQ_HW_IDX 16
- #define BIT_MASK_H2CQ_HW_IDX 0xfff
- #define BIT_H2CQ_HW_IDX(x) (((x) & BIT_MASK_H2CQ_HW_IDX) << BIT_SHIFT_H2CQ_HW_IDX)
- #define BIT_GET_H2CQ_HW_IDX(x) (((x) >> BIT_SHIFT_H2CQ_HW_IDX) & BIT_MASK_H2CQ_HW_IDX)
- #define BIT_SHIFT_H2CQ_HOST_IDX 0
- #define BIT_MASK_H2CQ_HOST_IDX 0xfff
- #define BIT_H2CQ_HOST_IDX(x) (((x) & BIT_MASK_H2CQ_HOST_IDX) << BIT_SHIFT_H2CQ_HOST_IDX)
- #define BIT_GET_H2CQ_HOST_IDX(x) (((x) >> BIT_SHIFT_H2CQ_HOST_IDX) & BIT_MASK_H2CQ_HOST_IDX)
- /* 2 REG_H2CQ_CSR (Offset 0x1330) */
- #define BIT_H2CQ_FULL BIT(31)
- #define BIT_CLR_H2CQ_HOST_IDX BIT(16)
- #define BIT_CLR_H2CQ_HW_IDX BIT(8)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814AMP_SUPPORT)
- /* 2 REG_H2CQ_CSR (Offset 0x1330) */
- #define BIT_STOP_H2CQ BIT(0)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_AXI_EXCEPT_CS (Offset 0x1350) */
- #define BIT_AXI_RXDMA_TIMEOUT_RE BIT(21)
- #define BIT_AXI_TXDMA_TIMEOUT_RE BIT(20)
- #define BIT_AXI_DECERR_W_RE BIT(19)
- #define BIT_AXI_DECERR_R_RE BIT(18)
- #endif
- #if (HALMAC_8822B_SUPPORT)
- /* 2 REG_CHANGE_PCIE_SPEED (Offset 0x1350) */
- #define BIT_CHANGE_PCIE_SPEED BIT(18)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_AXI_EXCEPT_CS (Offset 0x1350) */
- #define BIT_AXI_SLVERR_W_RE BIT(17)
- #define BIT_AXI_SLVERR_R_RE BIT(16)
- #endif
- #if (HALMAC_8822B_SUPPORT)
- /* 2 REG_CHANGE_PCIE_SPEED (Offset 0x1350) */
- #define BIT_SHIFT_GEN1_GEN2 16
- #define BIT_MASK_GEN1_GEN2 0x3
- #define BIT_GEN1_GEN2(x) (((x) & BIT_MASK_GEN1_GEN2) << BIT_SHIFT_GEN1_GEN2)
- #define BIT_GET_GEN1_GEN2(x) (((x) >> BIT_SHIFT_GEN1_GEN2) & BIT_MASK_GEN1_GEN2)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_AXI_EXCEPT_CS (Offset 0x1350) */
- #define BIT_AXI_RXDMA_TIMEOUT_IE BIT(13)
- #define BIT_AXI_TXDMA_TIMEOUT_IE BIT(12)
- #define BIT_AXI_DECERR_W_IE BIT(11)
- #define BIT_AXI_DECERR_R_IE BIT(10)
- #define BIT_AXI_SLVERR_W_IE BIT(9)
- #define BIT_AXI_SLVERR_R_IE BIT(8)
- #define BIT_AXI_RXDMA_TIMEOUT_FLAG BIT(5)
- #define BIT_AXI_TXDMA_TIMEOUT_FLAG BIT(4)
- #define BIT_AXI_DECERR_W_FLAG BIT(3)
- #define BIT_AXI_DECERR_R_FLAG BIT(2)
- #define BIT_AXI_SLVERR_W_FLAG BIT(1)
- #define BIT_AXI_SLVERR_R_FLAG BIT(0)
- #endif
- #if (HALMAC_8822B_SUPPORT)
- /* 2 REG_CHANGE_PCIE_SPEED (Offset 0x1350) */
- #define BIT_SHIFT_AUTO_HANG_RELEASE 0
- #define BIT_MASK_AUTO_HANG_RELEASE 0x7
- #define BIT_AUTO_HANG_RELEASE(x) (((x) & BIT_MASK_AUTO_HANG_RELEASE) << BIT_SHIFT_AUTO_HANG_RELEASE)
- #define BIT_GET_AUTO_HANG_RELEASE(x) (((x) >> BIT_SHIFT_AUTO_HANG_RELEASE) & BIT_MASK_AUTO_HANG_RELEASE)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_AXI_EXCEPT_TIME (Offset 0x1354) */
- #define BIT_SHIFT_AXI_RECOVERY_TIME 24
- #define BIT_MASK_AXI_RECOVERY_TIME 0xff
- #define BIT_AXI_RECOVERY_TIME(x) (((x) & BIT_MASK_AXI_RECOVERY_TIME) << BIT_SHIFT_AXI_RECOVERY_TIME)
- #define BIT_GET_AXI_RECOVERY_TIME(x) (((x) >> BIT_SHIFT_AXI_RECOVERY_TIME) & BIT_MASK_AXI_RECOVERY_TIME)
- #define BIT_SHIFT_AXI_RXDMA_TIMEOUT_VAL 12
- #define BIT_MASK_AXI_RXDMA_TIMEOUT_VAL 0xfff
- #define BIT_AXI_RXDMA_TIMEOUT_VAL(x) (((x) & BIT_MASK_AXI_RXDMA_TIMEOUT_VAL) << BIT_SHIFT_AXI_RXDMA_TIMEOUT_VAL)
- #define BIT_GET_AXI_RXDMA_TIMEOUT_VAL(x) (((x) >> BIT_SHIFT_AXI_RXDMA_TIMEOUT_VAL) & BIT_MASK_AXI_RXDMA_TIMEOUT_VAL)
- #define BIT_SHIFT_AXI_TXDMA_TIMEOUT_VAL 0
- #define BIT_MASK_AXI_TXDMA_TIMEOUT_VAL 0xfff
- #define BIT_AXI_TXDMA_TIMEOUT_VAL(x) (((x) & BIT_MASK_AXI_TXDMA_TIMEOUT_VAL) << BIT_SHIFT_AXI_TXDMA_TIMEOUT_VAL)
- #define BIT_GET_AXI_TXDMA_TIMEOUT_VAL(x) (((x) >> BIT_SHIFT_AXI_TXDMA_TIMEOUT_VAL) & BIT_MASK_AXI_TXDMA_TIMEOUT_VAL)
- #endif
- #if (HALMAC_8822B_SUPPORT)
- /* 2 REG_OLD_DEHANG (Offset 0x13F4) */
- #define BIT_OLD_DEHANG BIT(1)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_Q0_Q1_INFO (Offset 0x1400) */
- #define BIT_SHIFT_AC1_PKT_INFO 16
- #define BIT_MASK_AC1_PKT_INFO 0xfff
- #define BIT_AC1_PKT_INFO(x) (((x) & BIT_MASK_AC1_PKT_INFO) << BIT_SHIFT_AC1_PKT_INFO)
- #define BIT_GET_AC1_PKT_INFO(x) (((x) >> BIT_SHIFT_AC1_PKT_INFO) & BIT_MASK_AC1_PKT_INFO)
- #define BIT_SHIFT_AC0_PKT_INFO 0
- #define BIT_MASK_AC0_PKT_INFO 0xfff
- #define BIT_AC0_PKT_INFO(x) (((x) & BIT_MASK_AC0_PKT_INFO) << BIT_SHIFT_AC0_PKT_INFO)
- #define BIT_GET_AC0_PKT_INFO(x) (((x) >> BIT_SHIFT_AC0_PKT_INFO) & BIT_MASK_AC0_PKT_INFO)
- /* 2 REG_Q2_Q3_INFO (Offset 0x1404) */
- #define BIT_SHIFT_AC3_PKT_INFO 16
- #define BIT_MASK_AC3_PKT_INFO 0xfff
- #define BIT_AC3_PKT_INFO(x) (((x) & BIT_MASK_AC3_PKT_INFO) << BIT_SHIFT_AC3_PKT_INFO)
- #define BIT_GET_AC3_PKT_INFO(x) (((x) >> BIT_SHIFT_AC3_PKT_INFO) & BIT_MASK_AC3_PKT_INFO)
- #define BIT_SHIFT_AC2_PKT_INFO 0
- #define BIT_MASK_AC2_PKT_INFO 0xfff
- #define BIT_AC2_PKT_INFO(x) (((x) & BIT_MASK_AC2_PKT_INFO) << BIT_SHIFT_AC2_PKT_INFO)
- #define BIT_GET_AC2_PKT_INFO(x) (((x) >> BIT_SHIFT_AC2_PKT_INFO) & BIT_MASK_AC2_PKT_INFO)
- /* 2 REG_Q4_Q5_INFO (Offset 0x1408) */
- #define BIT_SHIFT_AC5_PKT_INFO 16
- #define BIT_MASK_AC5_PKT_INFO 0xfff
- #define BIT_AC5_PKT_INFO(x) (((x) & BIT_MASK_AC5_PKT_INFO) << BIT_SHIFT_AC5_PKT_INFO)
- #define BIT_GET_AC5_PKT_INFO(x) (((x) >> BIT_SHIFT_AC5_PKT_INFO) & BIT_MASK_AC5_PKT_INFO)
- #define BIT_SHIFT_AC4_PKT_INFO 0
- #define BIT_MASK_AC4_PKT_INFO 0xfff
- #define BIT_AC4_PKT_INFO(x) (((x) & BIT_MASK_AC4_PKT_INFO) << BIT_SHIFT_AC4_PKT_INFO)
- #define BIT_GET_AC4_PKT_INFO(x) (((x) >> BIT_SHIFT_AC4_PKT_INFO) & BIT_MASK_AC4_PKT_INFO)
- /* 2 REG_Q6_Q7_INFO (Offset 0x140C) */
- #define BIT_SHIFT_AC7_PKT_INFO 16
- #define BIT_MASK_AC7_PKT_INFO 0xfff
- #define BIT_AC7_PKT_INFO(x) (((x) & BIT_MASK_AC7_PKT_INFO) << BIT_SHIFT_AC7_PKT_INFO)
- #define BIT_GET_AC7_PKT_INFO(x) (((x) >> BIT_SHIFT_AC7_PKT_INFO) & BIT_MASK_AC7_PKT_INFO)
- #define BIT_SHIFT_AC6_PKT_INFO 0
- #define BIT_MASK_AC6_PKT_INFO 0xfff
- #define BIT_AC6_PKT_INFO(x) (((x) & BIT_MASK_AC6_PKT_INFO) << BIT_SHIFT_AC6_PKT_INFO)
- #define BIT_GET_AC6_PKT_INFO(x) (((x) >> BIT_SHIFT_AC6_PKT_INFO) & BIT_MASK_AC6_PKT_INFO)
- /* 2 REG_MGQ_HIQ_INFO (Offset 0x1410) */
- #define BIT_SHIFT_HIQ_PKT_INFO 16
- #define BIT_MASK_HIQ_PKT_INFO 0xfff
- #define BIT_HIQ_PKT_INFO(x) (((x) & BIT_MASK_HIQ_PKT_INFO) << BIT_SHIFT_HIQ_PKT_INFO)
- #define BIT_GET_HIQ_PKT_INFO(x) (((x) >> BIT_SHIFT_HIQ_PKT_INFO) & BIT_MASK_HIQ_PKT_INFO)
- #define BIT_SHIFT_MGQ_PKT_INFO 0
- #define BIT_MASK_MGQ_PKT_INFO 0xfff
- #define BIT_MGQ_PKT_INFO(x) (((x) & BIT_MASK_MGQ_PKT_INFO) << BIT_SHIFT_MGQ_PKT_INFO)
- #define BIT_GET_MGQ_PKT_INFO(x) (((x) >> BIT_SHIFT_MGQ_PKT_INFO) & BIT_MASK_MGQ_PKT_INFO)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_CMDQ_BCNQ_INFO (Offset 0x1414) */
- #define BIT_SHIFT_BCNQ_PKT_INFO_V1 16
- #define BIT_MASK_BCNQ_PKT_INFO_V1 0xfff
- #define BIT_BCNQ_PKT_INFO_V1(x) (((x) & BIT_MASK_BCNQ_PKT_INFO_V1) << BIT_SHIFT_BCNQ_PKT_INFO_V1)
- #define BIT_GET_BCNQ_PKT_INFO_V1(x) (((x) >> BIT_SHIFT_BCNQ_PKT_INFO_V1) & BIT_MASK_BCNQ_PKT_INFO_V1)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_CMDQ_BCNQ_INFO (Offset 0x1414) */
- #define BIT_SHIFT_CMDQ_PKT_INFO 16
- #define BIT_MASK_CMDQ_PKT_INFO 0xfff
- #define BIT_CMDQ_PKT_INFO(x) (((x) & BIT_MASK_CMDQ_PKT_INFO) << BIT_SHIFT_CMDQ_PKT_INFO)
- #define BIT_GET_CMDQ_PKT_INFO(x) (((x) >> BIT_SHIFT_CMDQ_PKT_INFO) & BIT_MASK_CMDQ_PKT_INFO)
- #endif
- #if (HALMAC_8197F_SUPPORT)
- /* 2 REG_CMDQ_BCNQ_INFO (Offset 0x1414) */
- #define BIT_CHNL_REF_RXNAV BIT(7)
- #define BIT_CHNL_REF_VBON BIT(6)
- #define BIT_CHNL_REF_EDCCA BIT(5)
- #define BIT_RST_CHNL_BUSY BIT(3)
- #define BIT_RST_CHNL_IDLE BIT(2)
- #define BIT_CHNL_INFO_RST BIT(1)
- #define BIT_SHIFT_CMDQ_PKT_INFO_V1 0
- #define BIT_MASK_CMDQ_PKT_INFO_V1 0xfff
- #define BIT_CMDQ_PKT_INFO_V1(x) (((x) & BIT_MASK_CMDQ_PKT_INFO_V1) << BIT_SHIFT_CMDQ_PKT_INFO_V1)
- #define BIT_GET_CMDQ_PKT_INFO_V1(x) (((x) >> BIT_SHIFT_CMDQ_PKT_INFO_V1) & BIT_MASK_CMDQ_PKT_INFO_V1)
- #define BIT_ATM_AIRTIME_EN BIT(0)
- #define BIT_SHIFT_CHNL_IDLE_TIME 0
- #define BIT_MASK_CHNL_IDLE_TIME 0xffffffffL
- #define BIT_CHNL_IDLE_TIME(x) (((x) & BIT_MASK_CHNL_IDLE_TIME) << BIT_SHIFT_CHNL_IDLE_TIME)
- #define BIT_GET_CHNL_IDLE_TIME(x) (((x) >> BIT_SHIFT_CHNL_IDLE_TIME) & BIT_MASK_CHNL_IDLE_TIME)
- #define BIT_SHIFT_CHNL_BUSY_TIME 0
- #define BIT_MASK_CHNL_BUSY_TIME 0xffffffffL
- #define BIT_CHNL_BUSY_TIME(x) (((x) & BIT_MASK_CHNL_BUSY_TIME) << BIT_SHIFT_CHNL_BUSY_TIME)
- #define BIT_GET_CHNL_BUSY_TIME(x) (((x) >> BIT_SHIFT_CHNL_BUSY_TIME) & BIT_MASK_CHNL_BUSY_TIME)
- #endif
- #if (HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_CMDQ_BCNQ_INFO (Offset 0x1414) */
- #define BIT_SHIFT_BCNQ_PKT_INFO 0
- #define BIT_MASK_BCNQ_PKT_INFO 0xfff
- #define BIT_BCNQ_PKT_INFO(x) (((x) & BIT_MASK_BCNQ_PKT_INFO) << BIT_SHIFT_BCNQ_PKT_INFO)
- #define BIT_GET_BCNQ_PKT_INFO(x) (((x) >> BIT_SHIFT_BCNQ_PKT_INFO) & BIT_MASK_BCNQ_PKT_INFO)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_USEREG_SETTING (Offset 0x1420) */
- #define BIT_NDPA_USEREG BIT(21)
- #define BIT_SHIFT_RETRY_USEREG 19
- #define BIT_MASK_RETRY_USEREG 0x3
- #define BIT_RETRY_USEREG(x) (((x) & BIT_MASK_RETRY_USEREG) << BIT_SHIFT_RETRY_USEREG)
- #define BIT_GET_RETRY_USEREG(x) (((x) >> BIT_SHIFT_RETRY_USEREG) & BIT_MASK_RETRY_USEREG)
- #define BIT_SHIFT_TRYPKT_USEREG 17
- #define BIT_MASK_TRYPKT_USEREG 0x3
- #define BIT_TRYPKT_USEREG(x) (((x) & BIT_MASK_TRYPKT_USEREG) << BIT_SHIFT_TRYPKT_USEREG)
- #define BIT_GET_TRYPKT_USEREG(x) (((x) >> BIT_SHIFT_TRYPKT_USEREG) & BIT_MASK_TRYPKT_USEREG)
- #define BIT_CTLPKT_USEREG BIT(16)
- /* 2 REG_AESIV_SETTING (Offset 0x1424) */
- #define BIT_SHIFT_AESIV_OFFSET 0
- #define BIT_MASK_AESIV_OFFSET 0xfff
- #define BIT_AESIV_OFFSET(x) (((x) & BIT_MASK_AESIV_OFFSET) << BIT_SHIFT_AESIV_OFFSET)
- #define BIT_GET_AESIV_OFFSET(x) (((x) >> BIT_SHIFT_AESIV_OFFSET) & BIT_MASK_AESIV_OFFSET)
- /* 2 REG_BF0_TIME_SETTING (Offset 0x1428) */
- #define BIT_BF0_TIMER_SET BIT(31)
- #define BIT_BF0_TIMER_CLR BIT(30)
- #define BIT_BF0_UPDATE_EN BIT(29)
- #define BIT_BF0_TIMER_EN BIT(28)
- #define BIT_SHIFT_BF0_PRETIME_OVER 16
- #define BIT_MASK_BF0_PRETIME_OVER 0xfff
- #define BIT_BF0_PRETIME_OVER(x) (((x) & BIT_MASK_BF0_PRETIME_OVER) << BIT_SHIFT_BF0_PRETIME_OVER)
- #define BIT_GET_BF0_PRETIME_OVER(x) (((x) >> BIT_SHIFT_BF0_PRETIME_OVER) & BIT_MASK_BF0_PRETIME_OVER)
- #define BIT_SHIFT_BF0_LIFETIME 0
- #define BIT_MASK_BF0_LIFETIME 0xffff
- #define BIT_BF0_LIFETIME(x) (((x) & BIT_MASK_BF0_LIFETIME) << BIT_SHIFT_BF0_LIFETIME)
- #define BIT_GET_BF0_LIFETIME(x) (((x) >> BIT_SHIFT_BF0_LIFETIME) & BIT_MASK_BF0_LIFETIME)
- /* 2 REG_BF1_TIME_SETTING (Offset 0x142C) */
- #define BIT_BF1_TIMER_SET BIT(31)
- #define BIT_BF1_TIMER_CLR BIT(30)
- #define BIT_BF1_UPDATE_EN BIT(29)
- #define BIT_BF1_TIMER_EN BIT(28)
- #define BIT_SHIFT_BF1_PRETIME_OVER 16
- #define BIT_MASK_BF1_PRETIME_OVER 0xfff
- #define BIT_BF1_PRETIME_OVER(x) (((x) & BIT_MASK_BF1_PRETIME_OVER) << BIT_SHIFT_BF1_PRETIME_OVER)
- #define BIT_GET_BF1_PRETIME_OVER(x) (((x) >> BIT_SHIFT_BF1_PRETIME_OVER) & BIT_MASK_BF1_PRETIME_OVER)
- #define BIT_SHIFT_BF1_LIFETIME 0
- #define BIT_MASK_BF1_LIFETIME 0xffff
- #define BIT_BF1_LIFETIME(x) (((x) & BIT_MASK_BF1_LIFETIME) << BIT_SHIFT_BF1_LIFETIME)
- #define BIT_GET_BF1_LIFETIME(x) (((x) >> BIT_SHIFT_BF1_LIFETIME) & BIT_MASK_BF1_LIFETIME)
- /* 2 REG_BF_TIMEOUT_EN (Offset 0x1430) */
- #define BIT_EN_VHT_LDPC BIT(9)
- #define BIT_EN_HT_LDPC BIT(8)
- #define BIT_BF1_TIMEOUT_EN BIT(1)
- #define BIT_BF0_TIMEOUT_EN BIT(0)
- /* 2 REG_MACID_RELEASE0 (Offset 0x1434) */
- #define BIT_SHIFT_MACID31_0_RELEASE 0
- #define BIT_MASK_MACID31_0_RELEASE 0xffffffffL
- #define BIT_MACID31_0_RELEASE(x) (((x) & BIT_MASK_MACID31_0_RELEASE) << BIT_SHIFT_MACID31_0_RELEASE)
- #define BIT_GET_MACID31_0_RELEASE(x) (((x) >> BIT_SHIFT_MACID31_0_RELEASE) & BIT_MASK_MACID31_0_RELEASE)
- /* 2 REG_MACID_RELEASE1 (Offset 0x1438) */
- #define BIT_SHIFT_MACID63_32_RELEASE 0
- #define BIT_MASK_MACID63_32_RELEASE 0xffffffffL
- #define BIT_MACID63_32_RELEASE(x) (((x) & BIT_MASK_MACID63_32_RELEASE) << BIT_SHIFT_MACID63_32_RELEASE)
- #define BIT_GET_MACID63_32_RELEASE(x) (((x) >> BIT_SHIFT_MACID63_32_RELEASE) & BIT_MASK_MACID63_32_RELEASE)
- /* 2 REG_MACID_RELEASE2 (Offset 0x143C) */
- #define BIT_SHIFT_MACID95_64_RELEASE 0
- #define BIT_MASK_MACID95_64_RELEASE 0xffffffffL
- #define BIT_MACID95_64_RELEASE(x) (((x) & BIT_MASK_MACID95_64_RELEASE) << BIT_SHIFT_MACID95_64_RELEASE)
- #define BIT_GET_MACID95_64_RELEASE(x) (((x) >> BIT_SHIFT_MACID95_64_RELEASE) & BIT_MASK_MACID95_64_RELEASE)
- /* 2 REG_MACID_RELEASE3 (Offset 0x1440) */
- #define BIT_SHIFT_MACID127_96_RELEASE 0
- #define BIT_MASK_MACID127_96_RELEASE 0xffffffffL
- #define BIT_MACID127_96_RELEASE(x) (((x) & BIT_MASK_MACID127_96_RELEASE) << BIT_SHIFT_MACID127_96_RELEASE)
- #define BIT_GET_MACID127_96_RELEASE(x) (((x) >> BIT_SHIFT_MACID127_96_RELEASE) & BIT_MASK_MACID127_96_RELEASE)
- /* 2 REG_MACID_RELEASE_SETTING (Offset 0x1444) */
- #define BIT_MACID_VALUE BIT(7)
- #define BIT_SHIFT_MACID_OFFSET 0
- #define BIT_MASK_MACID_OFFSET 0x7f
- #define BIT_MACID_OFFSET(x) (((x) & BIT_MASK_MACID_OFFSET) << BIT_SHIFT_MACID_OFFSET)
- #define BIT_GET_MACID_OFFSET(x) (((x) >> BIT_SHIFT_MACID_OFFSET) & BIT_MASK_MACID_OFFSET)
- /* 2 REG_FAST_EDCA_VOVI_SETTING (Offset 0x1448) */
- #define BIT_SHIFT_VI_FAST_EDCA_TO 24
- #define BIT_MASK_VI_FAST_EDCA_TO 0xff
- #define BIT_VI_FAST_EDCA_TO(x) (((x) & BIT_MASK_VI_FAST_EDCA_TO) << BIT_SHIFT_VI_FAST_EDCA_TO)
- #define BIT_GET_VI_FAST_EDCA_TO(x) (((x) >> BIT_SHIFT_VI_FAST_EDCA_TO) & BIT_MASK_VI_FAST_EDCA_TO)
- #define BIT_VI_THRESHOLD_SEL BIT(23)
- #define BIT_SHIFT_VI_FAST_EDCA_PKT_TH 16
- #define BIT_MASK_VI_FAST_EDCA_PKT_TH 0x7f
- #define BIT_VI_FAST_EDCA_PKT_TH(x) (((x) & BIT_MASK_VI_FAST_EDCA_PKT_TH) << BIT_SHIFT_VI_FAST_EDCA_PKT_TH)
- #define BIT_GET_VI_FAST_EDCA_PKT_TH(x) (((x) >> BIT_SHIFT_VI_FAST_EDCA_PKT_TH) & BIT_MASK_VI_FAST_EDCA_PKT_TH)
- #define BIT_SHIFT_VO_FAST_EDCA_TO 8
- #define BIT_MASK_VO_FAST_EDCA_TO 0xff
- #define BIT_VO_FAST_EDCA_TO(x) (((x) & BIT_MASK_VO_FAST_EDCA_TO) << BIT_SHIFT_VO_FAST_EDCA_TO)
- #define BIT_GET_VO_FAST_EDCA_TO(x) (((x) >> BIT_SHIFT_VO_FAST_EDCA_TO) & BIT_MASK_VO_FAST_EDCA_TO)
- #define BIT_VO_THRESHOLD_SEL BIT(7)
- #define BIT_SHIFT_VO_FAST_EDCA_PKT_TH 0
- #define BIT_MASK_VO_FAST_EDCA_PKT_TH 0x7f
- #define BIT_VO_FAST_EDCA_PKT_TH(x) (((x) & BIT_MASK_VO_FAST_EDCA_PKT_TH) << BIT_SHIFT_VO_FAST_EDCA_PKT_TH)
- #define BIT_GET_VO_FAST_EDCA_PKT_TH(x) (((x) >> BIT_SHIFT_VO_FAST_EDCA_PKT_TH) & BIT_MASK_VO_FAST_EDCA_PKT_TH)
- /* 2 REG_FAST_EDCA_BEBK_SETTING (Offset 0x144C) */
- #define BIT_SHIFT_BK_FAST_EDCA_TO 24
- #define BIT_MASK_BK_FAST_EDCA_TO 0xff
- #define BIT_BK_FAST_EDCA_TO(x) (((x) & BIT_MASK_BK_FAST_EDCA_TO) << BIT_SHIFT_BK_FAST_EDCA_TO)
- #define BIT_GET_BK_FAST_EDCA_TO(x) (((x) >> BIT_SHIFT_BK_FAST_EDCA_TO) & BIT_MASK_BK_FAST_EDCA_TO)
- #define BIT_BK_THRESHOLD_SEL BIT(23)
- #define BIT_SHIFT_BK_FAST_EDCA_PKT_TH 16
- #define BIT_MASK_BK_FAST_EDCA_PKT_TH 0x7f
- #define BIT_BK_FAST_EDCA_PKT_TH(x) (((x) & BIT_MASK_BK_FAST_EDCA_PKT_TH) << BIT_SHIFT_BK_FAST_EDCA_PKT_TH)
- #define BIT_GET_BK_FAST_EDCA_PKT_TH(x) (((x) >> BIT_SHIFT_BK_FAST_EDCA_PKT_TH) & BIT_MASK_BK_FAST_EDCA_PKT_TH)
- #define BIT_SHIFT_BE_FAST_EDCA_TO 8
- #define BIT_MASK_BE_FAST_EDCA_TO 0xff
- #define BIT_BE_FAST_EDCA_TO(x) (((x) & BIT_MASK_BE_FAST_EDCA_TO) << BIT_SHIFT_BE_FAST_EDCA_TO)
- #define BIT_GET_BE_FAST_EDCA_TO(x) (((x) >> BIT_SHIFT_BE_FAST_EDCA_TO) & BIT_MASK_BE_FAST_EDCA_TO)
- #define BIT_BE_THRESHOLD_SEL BIT(7)
- #define BIT_SHIFT_BE_FAST_EDCA_PKT_TH 0
- #define BIT_MASK_BE_FAST_EDCA_PKT_TH 0x7f
- #define BIT_BE_FAST_EDCA_PKT_TH(x) (((x) & BIT_MASK_BE_FAST_EDCA_PKT_TH) << BIT_SHIFT_BE_FAST_EDCA_PKT_TH)
- #define BIT_GET_BE_FAST_EDCA_PKT_TH(x) (((x) >> BIT_SHIFT_BE_FAST_EDCA_PKT_TH) & BIT_MASK_BE_FAST_EDCA_PKT_TH)
- /* 2 REG_MACID_DROP0 (Offset 0x1450) */
- #define BIT_SHIFT_MACID31_0_DROP 0
- #define BIT_MASK_MACID31_0_DROP 0xffffffffL
- #define BIT_MACID31_0_DROP(x) (((x) & BIT_MASK_MACID31_0_DROP) << BIT_SHIFT_MACID31_0_DROP)
- #define BIT_GET_MACID31_0_DROP(x) (((x) >> BIT_SHIFT_MACID31_0_DROP) & BIT_MASK_MACID31_0_DROP)
- /* 2 REG_MACID_DROP1 (Offset 0x1454) */
- #define BIT_SHIFT_MACID63_32_DROP 0
- #define BIT_MASK_MACID63_32_DROP 0xffffffffL
- #define BIT_MACID63_32_DROP(x) (((x) & BIT_MASK_MACID63_32_DROP) << BIT_SHIFT_MACID63_32_DROP)
- #define BIT_GET_MACID63_32_DROP(x) (((x) >> BIT_SHIFT_MACID63_32_DROP) & BIT_MASK_MACID63_32_DROP)
- /* 2 REG_MACID_DROP2 (Offset 0x1458) */
- #define BIT_SHIFT_MACID95_64_DROP 0
- #define BIT_MASK_MACID95_64_DROP 0xffffffffL
- #define BIT_MACID95_64_DROP(x) (((x) & BIT_MASK_MACID95_64_DROP) << BIT_SHIFT_MACID95_64_DROP)
- #define BIT_GET_MACID95_64_DROP(x) (((x) >> BIT_SHIFT_MACID95_64_DROP) & BIT_MASK_MACID95_64_DROP)
- /* 2 REG_MACID_DROP3 (Offset 0x145C) */
- #define BIT_SHIFT_MACID127_96_DROP 0
- #define BIT_MASK_MACID127_96_DROP 0xffffffffL
- #define BIT_MACID127_96_DROP(x) (((x) & BIT_MASK_MACID127_96_DROP) << BIT_SHIFT_MACID127_96_DROP)
- #define BIT_GET_MACID127_96_DROP(x) (((x) >> BIT_SHIFT_MACID127_96_DROP) & BIT_MASK_MACID127_96_DROP)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_R_MACID_RELEASE_SUCCESS_0 (Offset 0x1460) */
- #define BIT_SHIFT_R_MACID_RELEASE_SUCCESS_0 0
- #define BIT_MASK_R_MACID_RELEASE_SUCCESS_0 0xffffffffL
- #define BIT_R_MACID_RELEASE_SUCCESS_0(x) (((x) & BIT_MASK_R_MACID_RELEASE_SUCCESS_0) << BIT_SHIFT_R_MACID_RELEASE_SUCCESS_0)
- #define BIT_GET_R_MACID_RELEASE_SUCCESS_0(x) (((x) >> BIT_SHIFT_R_MACID_RELEASE_SUCCESS_0) & BIT_MASK_R_MACID_RELEASE_SUCCESS_0)
- /* 2 REG_R_MACID_RELEASE_SUCCESS_1 (Offset 0x1464) */
- #define BIT_SHIFT_R_MACID_RELEASE_SUCCESS_1 0
- #define BIT_MASK_R_MACID_RELEASE_SUCCESS_1 0xffffffffL
- #define BIT_R_MACID_RELEASE_SUCCESS_1(x) (((x) & BIT_MASK_R_MACID_RELEASE_SUCCESS_1) << BIT_SHIFT_R_MACID_RELEASE_SUCCESS_1)
- #define BIT_GET_R_MACID_RELEASE_SUCCESS_1(x) (((x) >> BIT_SHIFT_R_MACID_RELEASE_SUCCESS_1) & BIT_MASK_R_MACID_RELEASE_SUCCESS_1)
- /* 2 REG_R_MACID_RELEASE_SUCCESS_2 (Offset 0x1468) */
- #define BIT_SHIFT_R_MACID_RELEASE_SUCCESS_2 0
- #define BIT_MASK_R_MACID_RELEASE_SUCCESS_2 0xffffffffL
- #define BIT_R_MACID_RELEASE_SUCCESS_2(x) (((x) & BIT_MASK_R_MACID_RELEASE_SUCCESS_2) << BIT_SHIFT_R_MACID_RELEASE_SUCCESS_2)
- #define BIT_GET_R_MACID_RELEASE_SUCCESS_2(x) (((x) >> BIT_SHIFT_R_MACID_RELEASE_SUCCESS_2) & BIT_MASK_R_MACID_RELEASE_SUCCESS_2)
- /* 2 REG_R_MACID_RELEASE_SUCCESS_3 (Offset 0x146C) */
- #define BIT_SHIFT_R_MACID_RELEASE_SUCCESS_3 0
- #define BIT_MASK_R_MACID_RELEASE_SUCCESS_3 0xffffffffL
- #define BIT_R_MACID_RELEASE_SUCCESS_3(x) (((x) & BIT_MASK_R_MACID_RELEASE_SUCCESS_3) << BIT_SHIFT_R_MACID_RELEASE_SUCCESS_3)
- #define BIT_GET_R_MACID_RELEASE_SUCCESS_3(x) (((x) >> BIT_SHIFT_R_MACID_RELEASE_SUCCESS_3) & BIT_MASK_R_MACID_RELEASE_SUCCESS_3)
- /* 2 REG_MGG_FIFO_CRTL (Offset 0x1470) */
- #define BIT_R_MGG_FIFO_EN BIT(31)
- #define BIT_SHIFT_R_MGG_FIFO_PG_SIZE 28
- #define BIT_MASK_R_MGG_FIFO_PG_SIZE 0x7
- #define BIT_R_MGG_FIFO_PG_SIZE(x) (((x) & BIT_MASK_R_MGG_FIFO_PG_SIZE) << BIT_SHIFT_R_MGG_FIFO_PG_SIZE)
- #define BIT_GET_R_MGG_FIFO_PG_SIZE(x) (((x) >> BIT_SHIFT_R_MGG_FIFO_PG_SIZE) & BIT_MASK_R_MGG_FIFO_PG_SIZE)
- #define BIT_SHIFT_R_MGG_FIFO_START_PG 16
- #define BIT_MASK_R_MGG_FIFO_START_PG 0xfff
- #define BIT_R_MGG_FIFO_START_PG(x) (((x) & BIT_MASK_R_MGG_FIFO_START_PG) << BIT_SHIFT_R_MGG_FIFO_START_PG)
- #define BIT_GET_R_MGG_FIFO_START_PG(x) (((x) >> BIT_SHIFT_R_MGG_FIFO_START_PG) & BIT_MASK_R_MGG_FIFO_START_PG)
- #define BIT_SHIFT_R_MGG_FIFO_SIZE 14
- #define BIT_MASK_R_MGG_FIFO_SIZE 0x3
- #define BIT_R_MGG_FIFO_SIZE(x) (((x) & BIT_MASK_R_MGG_FIFO_SIZE) << BIT_SHIFT_R_MGG_FIFO_SIZE)
- #define BIT_GET_R_MGG_FIFO_SIZE(x) (((x) >> BIT_SHIFT_R_MGG_FIFO_SIZE) & BIT_MASK_R_MGG_FIFO_SIZE)
- #define BIT_R_MGG_FIFO_PAUSE BIT(13)
- #define BIT_SHIFT_R_MGG_FIFO_RPTR 8
- #define BIT_MASK_R_MGG_FIFO_RPTR 0x1f
- #define BIT_R_MGG_FIFO_RPTR(x) (((x) & BIT_MASK_R_MGG_FIFO_RPTR) << BIT_SHIFT_R_MGG_FIFO_RPTR)
- #define BIT_GET_R_MGG_FIFO_RPTR(x) (((x) >> BIT_SHIFT_R_MGG_FIFO_RPTR) & BIT_MASK_R_MGG_FIFO_RPTR)
- #define BIT_R_MGG_FIFO_OV BIT(7)
- #define BIT_R_MGG_FIFO_WPTR_ERROR BIT(6)
- #define BIT_R_EN_CPU_LIFETIME BIT(5)
- #define BIT_SHIFT_R_MGG_FIFO_WPTR 0
- #define BIT_MASK_R_MGG_FIFO_WPTR 0x1f
- #define BIT_R_MGG_FIFO_WPTR(x) (((x) & BIT_MASK_R_MGG_FIFO_WPTR) << BIT_SHIFT_R_MGG_FIFO_WPTR)
- #define BIT_GET_R_MGG_FIFO_WPTR(x) (((x) >> BIT_SHIFT_R_MGG_FIFO_WPTR) & BIT_MASK_R_MGG_FIFO_WPTR)
- /* 2 REG_MGG_FIFO_INT (Offset 0x1474) */
- #define BIT_SHIFT_R_MGG_FIFO_INT_FLAG 16
- #define BIT_MASK_R_MGG_FIFO_INT_FLAG 0xffff
- #define BIT_R_MGG_FIFO_INT_FLAG(x) (((x) & BIT_MASK_R_MGG_FIFO_INT_FLAG) << BIT_SHIFT_R_MGG_FIFO_INT_FLAG)
- #define BIT_GET_R_MGG_FIFO_INT_FLAG(x) (((x) >> BIT_SHIFT_R_MGG_FIFO_INT_FLAG) & BIT_MASK_R_MGG_FIFO_INT_FLAG)
- #define BIT_SHIFT_R_MGG_FIFO_INT_MASK 0
- #define BIT_MASK_R_MGG_FIFO_INT_MASK 0xffff
- #define BIT_R_MGG_FIFO_INT_MASK(x) (((x) & BIT_MASK_R_MGG_FIFO_INT_MASK) << BIT_SHIFT_R_MGG_FIFO_INT_MASK)
- #define BIT_GET_R_MGG_FIFO_INT_MASK(x) (((x) >> BIT_SHIFT_R_MGG_FIFO_INT_MASK) & BIT_MASK_R_MGG_FIFO_INT_MASK)
- /* 2 REG_MGG_FIFO_LIFETIME (Offset 0x1478) */
- #define BIT_SHIFT_R_MGG_FIFO_LIFETIME 16
- #define BIT_MASK_R_MGG_FIFO_LIFETIME 0xffff
- #define BIT_R_MGG_FIFO_LIFETIME(x) (((x) & BIT_MASK_R_MGG_FIFO_LIFETIME) << BIT_SHIFT_R_MGG_FIFO_LIFETIME)
- #define BIT_GET_R_MGG_FIFO_LIFETIME(x) (((x) >> BIT_SHIFT_R_MGG_FIFO_LIFETIME) & BIT_MASK_R_MGG_FIFO_LIFETIME)
- #define BIT_SHIFT_R_MGG_FIFO_VALID_MAP 0
- #define BIT_MASK_R_MGG_FIFO_VALID_MAP 0xffff
- #define BIT_R_MGG_FIFO_VALID_MAP(x) (((x) & BIT_MASK_R_MGG_FIFO_VALID_MAP) << BIT_SHIFT_R_MGG_FIFO_VALID_MAP)
- #define BIT_GET_R_MGG_FIFO_VALID_MAP(x) (((x) >> BIT_SHIFT_R_MGG_FIFO_VALID_MAP) & BIT_MASK_R_MGG_FIFO_VALID_MAP)
- /* 2 REG_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET (Offset 0x147C) */
- #define BIT_SHIFT_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET 0
- #define BIT_MASK_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET 0x7f
- #define BIT_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET(x) (((x) & BIT_MASK_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET) << BIT_SHIFT_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET)
- #define BIT_GET_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET(x) (((x) >> BIT_SHIFT_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET) & BIT_MASK_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET)
- #define BIT_SHIFT_P2PON_DIS_TXTIME 0
- #define BIT_MASK_P2PON_DIS_TXTIME 0xff
- #define BIT_P2PON_DIS_TXTIME(x) (((x) & BIT_MASK_P2PON_DIS_TXTIME) << BIT_SHIFT_P2PON_DIS_TXTIME)
- #define BIT_GET_P2PON_DIS_TXTIME(x) (((x) >> BIT_SHIFT_P2PON_DIS_TXTIME) & BIT_MASK_P2PON_DIS_TXTIME)
- #endif
- #if (HALMAC_8822B_SUPPORT)
- /* 2 REG_MACID_SHCUT_OFFSET (Offset 0x1480) */
- #define BIT_SHIFT_MACID_SHCUT_OFFSET_V1 0
- #define BIT_MASK_MACID_SHCUT_OFFSET_V1 0xff
- #define BIT_MACID_SHCUT_OFFSET_V1(x) (((x) & BIT_MASK_MACID_SHCUT_OFFSET_V1) << BIT_SHIFT_MACID_SHCUT_OFFSET_V1)
- #define BIT_GET_MACID_SHCUT_OFFSET_V1(x) (((x) >> BIT_SHIFT_MACID_SHCUT_OFFSET_V1) & BIT_MASK_MACID_SHCUT_OFFSET_V1)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT)
- /* 2 REG_MU_TX_CTL (Offset 0x14C0) */
- #define BIT_R_FORCE_P1_RATEDOWN BIT(11)
- #define BIT_SHIFT_R_MU_TAB_SEL 8
- #define BIT_MASK_R_MU_TAB_SEL 0x7
- #define BIT_R_MU_TAB_SEL(x) (((x) & BIT_MASK_R_MU_TAB_SEL) << BIT_SHIFT_R_MU_TAB_SEL)
- #define BIT_GET_R_MU_TAB_SEL(x) (((x) >> BIT_SHIFT_R_MU_TAB_SEL) & BIT_MASK_R_MU_TAB_SEL)
- #define BIT_R_EN_MU_MIMO BIT(7)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_MU_TX_CTL (Offset 0x14C0) */
- #define BIT_R_EN_REVERS_GTAB BIT(6)
- #define BIT_SHIFT_R_MU_TABLE_VALID 0
- #define BIT_MASK_R_MU_TABLE_VALID 0x3f
- #define BIT_R_MU_TABLE_VALID(x) (((x) & BIT_MASK_R_MU_TABLE_VALID) << BIT_SHIFT_R_MU_TABLE_VALID)
- #define BIT_GET_R_MU_TABLE_VALID(x) (((x) >> BIT_SHIFT_R_MU_TABLE_VALID) & BIT_MASK_R_MU_TABLE_VALID)
- #define BIT_SHIFT_R_MU_STA_GTAB_VALID 0
- #define BIT_MASK_R_MU_STA_GTAB_VALID 0xffffffffL
- #define BIT_R_MU_STA_GTAB_VALID(x) (((x) & BIT_MASK_R_MU_STA_GTAB_VALID) << BIT_SHIFT_R_MU_STA_GTAB_VALID)
- #define BIT_GET_R_MU_STA_GTAB_VALID(x) (((x) >> BIT_SHIFT_R_MU_STA_GTAB_VALID) & BIT_MASK_R_MU_STA_GTAB_VALID)
- #define BIT_SHIFT_R_MU_STA_GTAB_POSITION 0
- #define BIT_MASK_R_MU_STA_GTAB_POSITION 0xffffffffffffffffL
- #define BIT_R_MU_STA_GTAB_POSITION(x) (((x) & BIT_MASK_R_MU_STA_GTAB_POSITION) << BIT_SHIFT_R_MU_STA_GTAB_POSITION)
- #define BIT_GET_R_MU_STA_GTAB_POSITION(x) (((x) >> BIT_SHIFT_R_MU_STA_GTAB_POSITION) & BIT_MASK_R_MU_STA_GTAB_POSITION)
- /* 2 REG_MU_TRX_DBG_CNT (Offset 0x14D0) */
- #define BIT_MU_DNGCNT_RST BIT(20)
- #define BIT_SHIFT_MU_DBGCNT_SEL 16
- #define BIT_MASK_MU_DBGCNT_SEL 0xf
- #define BIT_MU_DBGCNT_SEL(x) (((x) & BIT_MASK_MU_DBGCNT_SEL) << BIT_SHIFT_MU_DBGCNT_SEL)
- #define BIT_GET_MU_DBGCNT_SEL(x) (((x) >> BIT_SHIFT_MU_DBGCNT_SEL) & BIT_MASK_MU_DBGCNT_SEL)
- #define BIT_SHIFT_MU_DNGCNT 0
- #define BIT_MASK_MU_DNGCNT 0xffff
- #define BIT_MU_DNGCNT(x) (((x) & BIT_MASK_MU_DNGCNT) << BIT_SHIFT_MU_DNGCNT)
- #define BIT_GET_MU_DNGCNT(x) (((x) >> BIT_SHIFT_MU_DNGCNT) & BIT_MASK_MU_DNGCNT)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_CPUMGQ_TX_TIMER (Offset 0x1500) */
- #define BIT_SHIFT_CPUMGQ_TX_TIMER_V1 0
- #define BIT_MASK_CPUMGQ_TX_TIMER_V1 0xffffffffL
- #define BIT_CPUMGQ_TX_TIMER_V1(x) (((x) & BIT_MASK_CPUMGQ_TX_TIMER_V1) << BIT_SHIFT_CPUMGQ_TX_TIMER_V1)
- #define BIT_GET_CPUMGQ_TX_TIMER_V1(x) (((x) >> BIT_SHIFT_CPUMGQ_TX_TIMER_V1) & BIT_MASK_CPUMGQ_TX_TIMER_V1)
- /* 2 REG_PS_TIMER_A (Offset 0x1504) */
- #define BIT_SHIFT_PS_TIMER_A_V1 0
- #define BIT_MASK_PS_TIMER_A_V1 0xffffffffL
- #define BIT_PS_TIMER_A_V1(x) (((x) & BIT_MASK_PS_TIMER_A_V1) << BIT_SHIFT_PS_TIMER_A_V1)
- #define BIT_GET_PS_TIMER_A_V1(x) (((x) >> BIT_SHIFT_PS_TIMER_A_V1) & BIT_MASK_PS_TIMER_A_V1)
- /* 2 REG_PS_TIMER_B (Offset 0x1508) */
- #define BIT_SHIFT_PS_TIMER_B_V1 0
- #define BIT_MASK_PS_TIMER_B_V1 0xffffffffL
- #define BIT_PS_TIMER_B_V1(x) (((x) & BIT_MASK_PS_TIMER_B_V1) << BIT_SHIFT_PS_TIMER_B_V1)
- #define BIT_GET_PS_TIMER_B_V1(x) (((x) >> BIT_SHIFT_PS_TIMER_B_V1) & BIT_MASK_PS_TIMER_B_V1)
- /* 2 REG_PS_TIMER_C (Offset 0x150C) */
- #define BIT_SHIFT_PS_TIMER_C_V1 0
- #define BIT_MASK_PS_TIMER_C_V1 0xffffffffL
- #define BIT_PS_TIMER_C_V1(x) (((x) & BIT_MASK_PS_TIMER_C_V1) << BIT_SHIFT_PS_TIMER_C_V1)
- #define BIT_GET_PS_TIMER_C_V1(x) (((x) >> BIT_SHIFT_PS_TIMER_C_V1) & BIT_MASK_PS_TIMER_C_V1)
- /* 2 REG_PS_TIMER_ABC_CPUMGQ_TIMER_CRTL (Offset 0x1510) */
- #define BIT_CPUMGQ_TIMER_EN BIT(31)
- #define BIT_CPUMGQ_TX_EN BIT(28)
- #define BIT_SHIFT_CPUMGQ_TIMER_TSF_SEL 24
- #define BIT_MASK_CPUMGQ_TIMER_TSF_SEL 0x7
- #define BIT_CPUMGQ_TIMER_TSF_SEL(x) (((x) & BIT_MASK_CPUMGQ_TIMER_TSF_SEL) << BIT_SHIFT_CPUMGQ_TIMER_TSF_SEL)
- #define BIT_GET_CPUMGQ_TIMER_TSF_SEL(x) (((x) >> BIT_SHIFT_CPUMGQ_TIMER_TSF_SEL) & BIT_MASK_CPUMGQ_TIMER_TSF_SEL)
- #define BIT_PS_TIMER_C_EN BIT(23)
- #define BIT_SHIFT_PS_TIMER_C_TSF_SEL 16
- #define BIT_MASK_PS_TIMER_C_TSF_SEL 0x7
- #define BIT_PS_TIMER_C_TSF_SEL(x) (((x) & BIT_MASK_PS_TIMER_C_TSF_SEL) << BIT_SHIFT_PS_TIMER_C_TSF_SEL)
- #define BIT_GET_PS_TIMER_C_TSF_SEL(x) (((x) >> BIT_SHIFT_PS_TIMER_C_TSF_SEL) & BIT_MASK_PS_TIMER_C_TSF_SEL)
- #define BIT_PS_TIMER_B_EN BIT(15)
- #define BIT_SHIFT_PS_TIMER_B_TSF_SEL 8
- #define BIT_MASK_PS_TIMER_B_TSF_SEL 0x7
- #define BIT_PS_TIMER_B_TSF_SEL(x) (((x) & BIT_MASK_PS_TIMER_B_TSF_SEL) << BIT_SHIFT_PS_TIMER_B_TSF_SEL)
- #define BIT_GET_PS_TIMER_B_TSF_SEL(x) (((x) >> BIT_SHIFT_PS_TIMER_B_TSF_SEL) & BIT_MASK_PS_TIMER_B_TSF_SEL)
- #define BIT_PS_TIMER_A_EN BIT(7)
- #define BIT_SHIFT_PS_TIMER_A_TSF_SEL 0
- #define BIT_MASK_PS_TIMER_A_TSF_SEL 0x7
- #define BIT_PS_TIMER_A_TSF_SEL(x) (((x) & BIT_MASK_PS_TIMER_A_TSF_SEL) << BIT_SHIFT_PS_TIMER_A_TSF_SEL)
- #define BIT_GET_PS_TIMER_A_TSF_SEL(x) (((x) >> BIT_SHIFT_PS_TIMER_A_TSF_SEL) & BIT_MASK_PS_TIMER_A_TSF_SEL)
- /* 2 REG_CPUMGQ_TX_TIMER_EARLY (Offset 0x1514) */
- #define BIT_SHIFT_CPUMGQ_TX_TIMER_EARLY 0
- #define BIT_MASK_CPUMGQ_TX_TIMER_EARLY 0xff
- #define BIT_CPUMGQ_TX_TIMER_EARLY(x) (((x) & BIT_MASK_CPUMGQ_TX_TIMER_EARLY) << BIT_SHIFT_CPUMGQ_TX_TIMER_EARLY)
- #define BIT_GET_CPUMGQ_TX_TIMER_EARLY(x) (((x) >> BIT_SHIFT_CPUMGQ_TX_TIMER_EARLY) & BIT_MASK_CPUMGQ_TX_TIMER_EARLY)
- /* 2 REG_PS_TIMER_A_EARLY (Offset 0x1515) */
- #define BIT_SHIFT_PS_TIMER_A_EARLY 0
- #define BIT_MASK_PS_TIMER_A_EARLY 0xff
- #define BIT_PS_TIMER_A_EARLY(x) (((x) & BIT_MASK_PS_TIMER_A_EARLY) << BIT_SHIFT_PS_TIMER_A_EARLY)
- #define BIT_GET_PS_TIMER_A_EARLY(x) (((x) >> BIT_SHIFT_PS_TIMER_A_EARLY) & BIT_MASK_PS_TIMER_A_EARLY)
- /* 2 REG_PS_TIMER_B_EARLY (Offset 0x1516) */
- #define BIT_SHIFT_PS_TIMER_B_EARLY 0
- #define BIT_MASK_PS_TIMER_B_EARLY 0xff
- #define BIT_PS_TIMER_B_EARLY(x) (((x) & BIT_MASK_PS_TIMER_B_EARLY) << BIT_SHIFT_PS_TIMER_B_EARLY)
- #define BIT_GET_PS_TIMER_B_EARLY(x) (((x) >> BIT_SHIFT_PS_TIMER_B_EARLY) & BIT_MASK_PS_TIMER_B_EARLY)
- /* 2 REG_PS_TIMER_C_EARLY (Offset 0x1517) */
- #define BIT_SHIFT_PS_TIMER_C_EARLY 0
- #define BIT_MASK_PS_TIMER_C_EARLY 0xff
- #define BIT_PS_TIMER_C_EARLY(x) (((x) & BIT_MASK_PS_TIMER_C_EARLY) << BIT_SHIFT_PS_TIMER_C_EARLY)
- #define BIT_GET_PS_TIMER_C_EARLY(x) (((x) >> BIT_SHIFT_PS_TIMER_C_EARLY) & BIT_MASK_PS_TIMER_C_EARLY)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814A_SUPPORT || HALMAC_8814AMP_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_BCN_PSR_RPT2 (Offset 0x1600) */
- #define BIT_SHIFT_DTIM_CNT2 24
- #define BIT_MASK_DTIM_CNT2 0xff
- #define BIT_DTIM_CNT2(x) (((x) & BIT_MASK_DTIM_CNT2) << BIT_SHIFT_DTIM_CNT2)
- #define BIT_GET_DTIM_CNT2(x) (((x) >> BIT_SHIFT_DTIM_CNT2) & BIT_MASK_DTIM_CNT2)
- #define BIT_SHIFT_DTIM_PERIOD2 16
- #define BIT_MASK_DTIM_PERIOD2 0xff
- #define BIT_DTIM_PERIOD2(x) (((x) & BIT_MASK_DTIM_PERIOD2) << BIT_SHIFT_DTIM_PERIOD2)
- #define BIT_GET_DTIM_PERIOD2(x) (((x) >> BIT_SHIFT_DTIM_PERIOD2) & BIT_MASK_DTIM_PERIOD2)
- #define BIT_DTIM2 BIT(15)
- #define BIT_TIM2 BIT(14)
- #define BIT_SHIFT_PS_AID_2 0
- #define BIT_MASK_PS_AID_2 0x7ff
- #define BIT_PS_AID_2(x) (((x) & BIT_MASK_PS_AID_2) << BIT_SHIFT_PS_AID_2)
- #define BIT_GET_PS_AID_2(x) (((x) >> BIT_SHIFT_PS_AID_2) & BIT_MASK_PS_AID_2)
- /* 2 REG_BCN_PSR_RPT3 (Offset 0x1604) */
- #define BIT_SHIFT_DTIM_CNT3 24
- #define BIT_MASK_DTIM_CNT3 0xff
- #define BIT_DTIM_CNT3(x) (((x) & BIT_MASK_DTIM_CNT3) << BIT_SHIFT_DTIM_CNT3)
- #define BIT_GET_DTIM_CNT3(x) (((x) >> BIT_SHIFT_DTIM_CNT3) & BIT_MASK_DTIM_CNT3)
- #define BIT_SHIFT_DTIM_PERIOD3 16
- #define BIT_MASK_DTIM_PERIOD3 0xff
- #define BIT_DTIM_PERIOD3(x) (((x) & BIT_MASK_DTIM_PERIOD3) << BIT_SHIFT_DTIM_PERIOD3)
- #define BIT_GET_DTIM_PERIOD3(x) (((x) >> BIT_SHIFT_DTIM_PERIOD3) & BIT_MASK_DTIM_PERIOD3)
- #define BIT_DTIM3 BIT(15)
- #define BIT_TIM3 BIT(14)
- #define BIT_SHIFT_PS_AID_3 0
- #define BIT_MASK_PS_AID_3 0x7ff
- #define BIT_PS_AID_3(x) (((x) & BIT_MASK_PS_AID_3) << BIT_SHIFT_PS_AID_3)
- #define BIT_GET_PS_AID_3(x) (((x) >> BIT_SHIFT_PS_AID_3) & BIT_MASK_PS_AID_3)
- /* 2 REG_BCN_PSR_RPT4 (Offset 0x1608) */
- #define BIT_SHIFT_DTIM_CNT4 24
- #define BIT_MASK_DTIM_CNT4 0xff
- #define BIT_DTIM_CNT4(x) (((x) & BIT_MASK_DTIM_CNT4) << BIT_SHIFT_DTIM_CNT4)
- #define BIT_GET_DTIM_CNT4(x) (((x) >> BIT_SHIFT_DTIM_CNT4) & BIT_MASK_DTIM_CNT4)
- #define BIT_SHIFT_DTIM_PERIOD4 16
- #define BIT_MASK_DTIM_PERIOD4 0xff
- #define BIT_DTIM_PERIOD4(x) (((x) & BIT_MASK_DTIM_PERIOD4) << BIT_SHIFT_DTIM_PERIOD4)
- #define BIT_GET_DTIM_PERIOD4(x) (((x) >> BIT_SHIFT_DTIM_PERIOD4) & BIT_MASK_DTIM_PERIOD4)
- #define BIT_DTIM4 BIT(15)
- #define BIT_TIM4 BIT(14)
- #define BIT_SHIFT_PS_AID_4 0
- #define BIT_MASK_PS_AID_4 0x7ff
- #define BIT_PS_AID_4(x) (((x) & BIT_MASK_PS_AID_4) << BIT_SHIFT_PS_AID_4)
- #define BIT_GET_PS_AID_4(x) (((x) >> BIT_SHIFT_PS_AID_4) & BIT_MASK_PS_AID_4)
- /* 2 REG_A1_ADDR_MASK (Offset 0x160C) */
- #define BIT_SHIFT_A1_ADDR_MASK 0
- #define BIT_MASK_A1_ADDR_MASK 0xffffffffL
- #define BIT_A1_ADDR_MASK(x) (((x) & BIT_MASK_A1_ADDR_MASK) << BIT_SHIFT_A1_ADDR_MASK)
- #define BIT_GET_A1_ADDR_MASK(x) (((x) >> BIT_SHIFT_A1_ADDR_MASK) & BIT_MASK_A1_ADDR_MASK)
- /* 2 REG_MACID2 (Offset 0x1620) */
- #define BIT_SHIFT_MACID2 0
- #define BIT_MASK_MACID2 0xffffffffffffL
- #define BIT_MACID2(x) (((x) & BIT_MASK_MACID2) << BIT_SHIFT_MACID2)
- #define BIT_GET_MACID2(x) (((x) >> BIT_SHIFT_MACID2) & BIT_MASK_MACID2)
- /* 2 REG_BSSID2 (Offset 0x1628) */
- #define BIT_SHIFT_BSSID2 0
- #define BIT_MASK_BSSID2 0xffffffffffffL
- #define BIT_BSSID2(x) (((x) & BIT_MASK_BSSID2) << BIT_SHIFT_BSSID2)
- #define BIT_GET_BSSID2(x) (((x) >> BIT_SHIFT_BSSID2) & BIT_MASK_BSSID2)
- /* 2 REG_MACID3 (Offset 0x1630) */
- #define BIT_SHIFT_MACID3 0
- #define BIT_MASK_MACID3 0xffffffffffffL
- #define BIT_MACID3(x) (((x) & BIT_MASK_MACID3) << BIT_SHIFT_MACID3)
- #define BIT_GET_MACID3(x) (((x) >> BIT_SHIFT_MACID3) & BIT_MASK_MACID3)
- /* 2 REG_BSSID3 (Offset 0x1638) */
- #define BIT_SHIFT_BSSID3 0
- #define BIT_MASK_BSSID3 0xffffffffffffL
- #define BIT_BSSID3(x) (((x) & BIT_MASK_BSSID3) << BIT_SHIFT_BSSID3)
- #define BIT_GET_BSSID3(x) (((x) >> BIT_SHIFT_BSSID3) & BIT_MASK_BSSID3)
- /* 2 REG_MACID4 (Offset 0x1640) */
- #define BIT_SHIFT_MACID4 0
- #define BIT_MASK_MACID4 0xffffffffffffL
- #define BIT_MACID4(x) (((x) & BIT_MASK_MACID4) << BIT_SHIFT_MACID4)
- #define BIT_GET_MACID4(x) (((x) >> BIT_SHIFT_MACID4) & BIT_MASK_MACID4)
- /* 2 REG_BSSID4 (Offset 0x1648) */
- #define BIT_SHIFT_BSSID4 0
- #define BIT_MASK_BSSID4 0xffffffffffffL
- #define BIT_BSSID4(x) (((x) & BIT_MASK_BSSID4) << BIT_SHIFT_BSSID4)
- #define BIT_GET_BSSID4(x) (((x) >> BIT_SHIFT_BSSID4) & BIT_MASK_BSSID4)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_PWRBIT_SETTING (Offset 0x1660) */
- #define BIT_CLI3_PWRBIT_OW_EN BIT(7)
- #define BIT_CLI3_PWR_ST BIT(6)
- #define BIT_CLI2_PWRBIT_OW_EN BIT(5)
- #define BIT_CLI2_PWR_ST BIT(4)
- #define BIT_CLI1_PWRBIT_OW_EN BIT(3)
- #define BIT_CLI1_PWR_ST BIT(2)
- #define BIT_CLI0_PWRBIT_OW_EN BIT(1)
- #define BIT_CLI0_PWR_ST BIT(0)
- /* 2 REG_WMAC_MU_BF_OPTION (Offset 0x167C) */
- #define BIT_WMAC_RESP_NONSTA1_DIS BIT(7)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_WMAC_MU_BF_OPTION (Offset 0x167C) */
- #define BIT_BIT_WMAC_TXMU_ACKPOLICY_EN BIT(6)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT)
- /* 2 REG_WMAC_MU_BF_OPTION (Offset 0x167C) */
- #define BIT_WMAC_TXMU_ACKPOLICY_EN BIT(6)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_WMAC_MU_BF_OPTION (Offset 0x167C) */
- #define BIT_SHIFT_WMAC_TXMU_ACKPOLICY 4
- #define BIT_MASK_WMAC_TXMU_ACKPOLICY 0x3
- #define BIT_WMAC_TXMU_ACKPOLICY(x) (((x) & BIT_MASK_WMAC_TXMU_ACKPOLICY) << BIT_SHIFT_WMAC_TXMU_ACKPOLICY)
- #define BIT_GET_WMAC_TXMU_ACKPOLICY(x) (((x) >> BIT_SHIFT_WMAC_TXMU_ACKPOLICY) & BIT_MASK_WMAC_TXMU_ACKPOLICY)
- #define BIT_SHIFT_WMAC_MU_BFEE_PORT_SEL 1
- #define BIT_MASK_WMAC_MU_BFEE_PORT_SEL 0x7
- #define BIT_WMAC_MU_BFEE_PORT_SEL(x) (((x) & BIT_MASK_WMAC_MU_BFEE_PORT_SEL) << BIT_SHIFT_WMAC_MU_BFEE_PORT_SEL)
- #define BIT_GET_WMAC_MU_BFEE_PORT_SEL(x) (((x) >> BIT_SHIFT_WMAC_MU_BFEE_PORT_SEL) & BIT_MASK_WMAC_MU_BFEE_PORT_SEL)
- #define BIT_WMAC_MU_BFEE_DIS BIT(0)
- /* 2 REG_WMAC_PAUSE_BB_CLR_TH (Offset 0x167D) */
- #define BIT_SHIFT_WMAC_PAUSE_BB_CLR_TH 0
- #define BIT_MASK_WMAC_PAUSE_BB_CLR_TH 0xff
- #define BIT_WMAC_PAUSE_BB_CLR_TH(x) (((x) & BIT_MASK_WMAC_PAUSE_BB_CLR_TH) << BIT_SHIFT_WMAC_PAUSE_BB_CLR_TH)
- #define BIT_GET_WMAC_PAUSE_BB_CLR_TH(x) (((x) >> BIT_SHIFT_WMAC_PAUSE_BB_CLR_TH) & BIT_MASK_WMAC_PAUSE_BB_CLR_TH)
- /* 2 REG_WMAC_MU_ARB (Offset 0x167E) */
- #define BIT_WMAC_ARB_HW_ADAPT_EN BIT(7)
- #define BIT_WMAC_ARB_SW_EN BIT(6)
- #define BIT_SHIFT_WMAC_ARB_SW_STATE 0
- #define BIT_MASK_WMAC_ARB_SW_STATE 0x3f
- #define BIT_WMAC_ARB_SW_STATE(x) (((x) & BIT_MASK_WMAC_ARB_SW_STATE) << BIT_SHIFT_WMAC_ARB_SW_STATE)
- #define BIT_GET_WMAC_ARB_SW_STATE(x) (((x) >> BIT_SHIFT_WMAC_ARB_SW_STATE) & BIT_MASK_WMAC_ARB_SW_STATE)
- /* 2 REG_WMAC_MU_OPTION (Offset 0x167F) */
- #define BIT_SHIFT_WMAC_MU_DBGSEL 5
- #define BIT_MASK_WMAC_MU_DBGSEL 0x3
- #define BIT_WMAC_MU_DBGSEL(x) (((x) & BIT_MASK_WMAC_MU_DBGSEL) << BIT_SHIFT_WMAC_MU_DBGSEL)
- #define BIT_GET_WMAC_MU_DBGSEL(x) (((x) >> BIT_SHIFT_WMAC_MU_DBGSEL) & BIT_MASK_WMAC_MU_DBGSEL)
- #define BIT_SHIFT_WMAC_MU_CPRD_TIMEOUT 0
- #define BIT_MASK_WMAC_MU_CPRD_TIMEOUT 0x1f
- #define BIT_WMAC_MU_CPRD_TIMEOUT(x) (((x) & BIT_MASK_WMAC_MU_CPRD_TIMEOUT) << BIT_SHIFT_WMAC_MU_CPRD_TIMEOUT)
- #define BIT_GET_WMAC_MU_CPRD_TIMEOUT(x) (((x) >> BIT_SHIFT_WMAC_MU_CPRD_TIMEOUT) & BIT_MASK_WMAC_MU_CPRD_TIMEOUT)
- /* 2 REG_WMAC_MU_BF_CTL (Offset 0x1680) */
- #define BIT_WMAC_INVLD_BFPRT_CHK BIT(15)
- #define BIT_WMAC_RETXBFRPTSEQ_UPD BIT(14)
- #define BIT_SHIFT_WMAC_MU_BFRPTSEG_SEL 12
- #define BIT_MASK_WMAC_MU_BFRPTSEG_SEL 0x3
- #define BIT_WMAC_MU_BFRPTSEG_SEL(x) (((x) & BIT_MASK_WMAC_MU_BFRPTSEG_SEL) << BIT_SHIFT_WMAC_MU_BFRPTSEG_SEL)
- #define BIT_GET_WMAC_MU_BFRPTSEG_SEL(x) (((x) >> BIT_SHIFT_WMAC_MU_BFRPTSEG_SEL) & BIT_MASK_WMAC_MU_BFRPTSEG_SEL)
- #define BIT_SHIFT_WMAC_MU_BF_MYAID 0
- #define BIT_MASK_WMAC_MU_BF_MYAID 0xfff
- #define BIT_WMAC_MU_BF_MYAID(x) (((x) & BIT_MASK_WMAC_MU_BF_MYAID) << BIT_SHIFT_WMAC_MU_BF_MYAID)
- #define BIT_GET_WMAC_MU_BF_MYAID(x) (((x) >> BIT_SHIFT_WMAC_MU_BF_MYAID) & BIT_MASK_WMAC_MU_BF_MYAID)
- #define BIT_SHIFT_BFRPT_PARA 0
- #define BIT_MASK_BFRPT_PARA 0xfff
- #define BIT_BFRPT_PARA(x) (((x) & BIT_MASK_BFRPT_PARA) << BIT_SHIFT_BFRPT_PARA)
- #define BIT_GET_BFRPT_PARA(x) (((x) >> BIT_SHIFT_BFRPT_PARA) & BIT_MASK_BFRPT_PARA)
- #endif
- #if (HALMAC_8822B_SUPPORT)
- /* 2 REG_WMAC_MU_BFRPT_PARA (Offset 0x1682) */
- #define BIT_SHIFT_BIT_BFRPT_PARA_USERID_SEL 12
- #define BIT_MASK_BIT_BFRPT_PARA_USERID_SEL 0x7
- #define BIT_BIT_BFRPT_PARA_USERID_SEL(x) (((x) & BIT_MASK_BIT_BFRPT_PARA_USERID_SEL) << BIT_SHIFT_BIT_BFRPT_PARA_USERID_SEL)
- #define BIT_GET_BIT_BFRPT_PARA_USERID_SEL(x) (((x) >> BIT_SHIFT_BIT_BFRPT_PARA_USERID_SEL) & BIT_MASK_BIT_BFRPT_PARA_USERID_SEL)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_WMAC_ASSOCIATED_MU_BFMEE2 (Offset 0x1684) */
- #define BIT_STATUS_BFEE2 BIT(10)
- #define BIT_WMAC_MU_BFEE2_EN BIT(9)
- #define BIT_SHIFT_WMAC_MU_BFEE2_AID 0
- #define BIT_MASK_WMAC_MU_BFEE2_AID 0x1ff
- #define BIT_WMAC_MU_BFEE2_AID(x) (((x) & BIT_MASK_WMAC_MU_BFEE2_AID) << BIT_SHIFT_WMAC_MU_BFEE2_AID)
- #define BIT_GET_WMAC_MU_BFEE2_AID(x) (((x) >> BIT_SHIFT_WMAC_MU_BFEE2_AID) & BIT_MASK_WMAC_MU_BFEE2_AID)
- /* 2 REG_WMAC_ASSOCIATED_MU_BFMEE3 (Offset 0x1686) */
- #define BIT_STATUS_BFEE3 BIT(10)
- #define BIT_WMAC_MU_BFEE3_EN BIT(9)
- #define BIT_SHIFT_WMAC_MU_BFEE3_AID 0
- #define BIT_MASK_WMAC_MU_BFEE3_AID 0x1ff
- #define BIT_WMAC_MU_BFEE3_AID(x) (((x) & BIT_MASK_WMAC_MU_BFEE3_AID) << BIT_SHIFT_WMAC_MU_BFEE3_AID)
- #define BIT_GET_WMAC_MU_BFEE3_AID(x) (((x) >> BIT_SHIFT_WMAC_MU_BFEE3_AID) & BIT_MASK_WMAC_MU_BFEE3_AID)
- /* 2 REG_WMAC_ASSOCIATED_MU_BFMEE4 (Offset 0x1688) */
- #define BIT_STATUS_BFEE4 BIT(10)
- #define BIT_WMAC_MU_BFEE4_EN BIT(9)
- #define BIT_SHIFT_WMAC_MU_BFEE4_AID 0
- #define BIT_MASK_WMAC_MU_BFEE4_AID 0x1ff
- #define BIT_WMAC_MU_BFEE4_AID(x) (((x) & BIT_MASK_WMAC_MU_BFEE4_AID) << BIT_SHIFT_WMAC_MU_BFEE4_AID)
- #define BIT_GET_WMAC_MU_BFEE4_AID(x) (((x) >> BIT_SHIFT_WMAC_MU_BFEE4_AID) & BIT_MASK_WMAC_MU_BFEE4_AID)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_WMAC_ASSOCIATED_MU_BFMEE5 (Offset 0x168A) */
- #define BIT_R_WMAC_RX_SYNCFIFO_SYNC BIT(55)
- #define BIT_R_WMAC_RXRST_DLY BIT(54)
- #define BIT_R_WMAC_SRCH_TXRPT_REF_DROP BIT(53)
- #define BIT_R_WMAC_SRCH_TXRPT_UA1 BIT(52)
- #define BIT_STATUS_BFEE5 BIT(10)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT)
- /* 2 REG_WMAC_ASSOCIATED_MU_BFMEE5 (Offset 0x168A) */
- #define BIT_BIT_STATUS_BFEE5 BIT(10)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_WMAC_ASSOCIATED_MU_BFMEE5 (Offset 0x168A) */
- #define BIT_WMAC_MU_BFEE5_EN BIT(9)
- #define BIT_SHIFT_WMAC_MU_BFEE5_AID 0
- #define BIT_MASK_WMAC_MU_BFEE5_AID 0x1ff
- #define BIT_WMAC_MU_BFEE5_AID(x) (((x) & BIT_MASK_WMAC_MU_BFEE5_AID) << BIT_SHIFT_WMAC_MU_BFEE5_AID)
- #define BIT_GET_WMAC_MU_BFEE5_AID(x) (((x) >> BIT_SHIFT_WMAC_MU_BFEE5_AID) & BIT_MASK_WMAC_MU_BFEE5_AID)
- /* 2 REG_WMAC_ASSOCIATED_MU_BFMEE6 (Offset 0x168C) */
- #define BIT_STATUS_BFEE6 BIT(10)
- #define BIT_WMAC_MU_BFEE6_EN BIT(9)
- #define BIT_SHIFT_WMAC_MU_BFEE6_AID 0
- #define BIT_MASK_WMAC_MU_BFEE6_AID 0x1ff
- #define BIT_WMAC_MU_BFEE6_AID(x) (((x) & BIT_MASK_WMAC_MU_BFEE6_AID) << BIT_SHIFT_WMAC_MU_BFEE6_AID)
- #define BIT_GET_WMAC_MU_BFEE6_AID(x) (((x) >> BIT_SHIFT_WMAC_MU_BFEE6_AID) & BIT_MASK_WMAC_MU_BFEE6_AID)
- /* 2 REG_WMAC_ASSOCIATED_MU_BFMEE7 (Offset 0x168E) */
- #define BIT_BIT_STATUS_BFEE4 BIT(10)
- #define BIT_WMAC_MU_BFEE7_EN BIT(9)
- #define BIT_SHIFT_WMAC_MU_BFEE7_AID 0
- #define BIT_MASK_WMAC_MU_BFEE7_AID 0x1ff
- #define BIT_WMAC_MU_BFEE7_AID(x) (((x) & BIT_MASK_WMAC_MU_BFEE7_AID) << BIT_SHIFT_WMAC_MU_BFEE7_AID)
- #define BIT_GET_WMAC_MU_BFEE7_AID(x) (((x) >> BIT_SHIFT_WMAC_MU_BFEE7_AID) & BIT_MASK_WMAC_MU_BFEE7_AID)
- /* 2 REG_WMAC_BB_STOP_RX_COUNTER (Offset 0x1690) */
- #define BIT_RST_ALL_COUNTER BIT(31)
- #define BIT_SHIFT_ABORT_RX_VBON_COUNTER 16
- #define BIT_MASK_ABORT_RX_VBON_COUNTER 0xff
- #define BIT_ABORT_RX_VBON_COUNTER(x) (((x) & BIT_MASK_ABORT_RX_VBON_COUNTER) << BIT_SHIFT_ABORT_RX_VBON_COUNTER)
- #define BIT_GET_ABORT_RX_VBON_COUNTER(x) (((x) >> BIT_SHIFT_ABORT_RX_VBON_COUNTER) & BIT_MASK_ABORT_RX_VBON_COUNTER)
- #define BIT_SHIFT_ABORT_RX_RDRDY_COUNTER 8
- #define BIT_MASK_ABORT_RX_RDRDY_COUNTER 0xff
- #define BIT_ABORT_RX_RDRDY_COUNTER(x) (((x) & BIT_MASK_ABORT_RX_RDRDY_COUNTER) << BIT_SHIFT_ABORT_RX_RDRDY_COUNTER)
- #define BIT_GET_ABORT_RX_RDRDY_COUNTER(x) (((x) >> BIT_SHIFT_ABORT_RX_RDRDY_COUNTER) & BIT_MASK_ABORT_RX_RDRDY_COUNTER)
- #define BIT_SHIFT_VBON_EARLY_FALLING_COUNTER 0
- #define BIT_MASK_VBON_EARLY_FALLING_COUNTER 0xff
- #define BIT_VBON_EARLY_FALLING_COUNTER(x) (((x) & BIT_MASK_VBON_EARLY_FALLING_COUNTER) << BIT_SHIFT_VBON_EARLY_FALLING_COUNTER)
- #define BIT_GET_VBON_EARLY_FALLING_COUNTER(x) (((x) >> BIT_SHIFT_VBON_EARLY_FALLING_COUNTER) & BIT_MASK_VBON_EARLY_FALLING_COUNTER)
- /* 2 REG_WMAC_PLCP_MONITOR (Offset 0x1694) */
- #define BIT_WMAC_PLCP_TRX_SEL BIT(31)
- #define BIT_SHIFT_WMAC_PLCP_RDSIG_SEL 28
- #define BIT_MASK_WMAC_PLCP_RDSIG_SEL 0x7
- #define BIT_WMAC_PLCP_RDSIG_SEL(x) (((x) & BIT_MASK_WMAC_PLCP_RDSIG_SEL) << BIT_SHIFT_WMAC_PLCP_RDSIG_SEL)
- #define BIT_GET_WMAC_PLCP_RDSIG_SEL(x) (((x) >> BIT_SHIFT_WMAC_PLCP_RDSIG_SEL) & BIT_MASK_WMAC_PLCP_RDSIG_SEL)
- #define BIT_SHIFT_WMAC_RATE_IDX 24
- #define BIT_MASK_WMAC_RATE_IDX 0xf
- #define BIT_WMAC_RATE_IDX(x) (((x) & BIT_MASK_WMAC_RATE_IDX) << BIT_SHIFT_WMAC_RATE_IDX)
- #define BIT_GET_WMAC_RATE_IDX(x) (((x) >> BIT_SHIFT_WMAC_RATE_IDX) & BIT_MASK_WMAC_RATE_IDX)
- #define BIT_SHIFT_WMAC_PLCP_RDSIG 0
- #define BIT_MASK_WMAC_PLCP_RDSIG 0xffffff
- #define BIT_WMAC_PLCP_RDSIG(x) (((x) & BIT_MASK_WMAC_PLCP_RDSIG) << BIT_SHIFT_WMAC_PLCP_RDSIG)
- #define BIT_GET_WMAC_PLCP_RDSIG(x) (((x) >> BIT_SHIFT_WMAC_PLCP_RDSIG) & BIT_MASK_WMAC_PLCP_RDSIG)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_WMAC_PLCP_MONITOR_MUTX (Offset 0x1698) */
- #define BIT_WMAC_MUTX_IDX BIT(24)
- #endif
- #if (HALMAC_8197F_SUPPORT || HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_TRANSMIT_ADDRSS_0 (Offset 0x16A0) */
- #define BIT_SHIFT_TA0 0
- #define BIT_MASK_TA0 0xffffffffffffL
- #define BIT_TA0(x) (((x) & BIT_MASK_TA0) << BIT_SHIFT_TA0)
- #define BIT_GET_TA0(x) (((x) >> BIT_SHIFT_TA0) & BIT_MASK_TA0)
- /* 2 REG_TRANSMIT_ADDRSS_1 (Offset 0x16A8) */
- #define BIT_SHIFT_TA1 0
- #define BIT_MASK_TA1 0xffffffffffffL
- #define BIT_TA1(x) (((x) & BIT_MASK_TA1) << BIT_SHIFT_TA1)
- #define BIT_GET_TA1(x) (((x) >> BIT_SHIFT_TA1) & BIT_MASK_TA1)
- /* 2 REG_TRANSMIT_ADDRSS_2 (Offset 0x16B0) */
- #define BIT_SHIFT_TA2 0
- #define BIT_MASK_TA2 0xffffffffffffL
- #define BIT_TA2(x) (((x) & BIT_MASK_TA2) << BIT_SHIFT_TA2)
- #define BIT_GET_TA2(x) (((x) >> BIT_SHIFT_TA2) & BIT_MASK_TA2)
- /* 2 REG_TRANSMIT_ADDRSS_3 (Offset 0x16B8) */
- #define BIT_SHIFT_TA3 0
- #define BIT_MASK_TA3 0xffffffffffffL
- #define BIT_TA3(x) (((x) & BIT_MASK_TA3) << BIT_SHIFT_TA3)
- #define BIT_GET_TA3(x) (((x) >> BIT_SHIFT_TA3) & BIT_MASK_TA3)
- /* 2 REG_TRANSMIT_ADDRSS_4 (Offset 0x16C0) */
- #define BIT_SHIFT_TA4 0
- #define BIT_MASK_TA4 0xffffffffffffL
- #define BIT_TA4(x) (((x) & BIT_MASK_TA4) << BIT_SHIFT_TA4)
- #define BIT_GET_TA4(x) (((x) >> BIT_SHIFT_TA4) & BIT_MASK_TA4)
- #endif
- #if (HALMAC_8814B_SUPPORT || HALMAC_8821C_SUPPORT || HALMAC_8822B_SUPPORT)
- /* 2 REG_WL2LTECOEX_INDIRECT_ACCESS_CTRL_V1 (Offset 0x1700) */
- #define BIT_LTECOEX_ACCESS_START_V1 BIT(31)
- #define BIT_LTECOEX_WRITE_MODE_V1 BIT(30)
- #define BIT_LTECOEX_READY_BIT_V1 BIT(29)
- #define BIT_SHIFT_WRITE_BYTE_EN_V1 16
- #define BIT_MASK_WRITE_BYTE_EN_V1 0xf
- #define BIT_WRITE_BYTE_EN_V1(x) (((x) & BIT_MASK_WRITE_BYTE_EN_V1) << BIT_SHIFT_WRITE_BYTE_EN_V1)
- #define BIT_GET_WRITE_BYTE_EN_V1(x) (((x) >> BIT_SHIFT_WRITE_BYTE_EN_V1) & BIT_MASK_WRITE_BYTE_EN_V1)
- #define BIT_SHIFT_LTECOEX_REG_ADDR_V1 0
- #define BIT_MASK_LTECOEX_REG_ADDR_V1 0xffff
- #define BIT_LTECOEX_REG_ADDR_V1(x) (((x) & BIT_MASK_LTECOEX_REG_ADDR_V1) << BIT_SHIFT_LTECOEX_REG_ADDR_V1)
- #define BIT_GET_LTECOEX_REG_ADDR_V1(x) (((x) >> BIT_SHIFT_LTECOEX_REG_ADDR_V1) & BIT_MASK_LTECOEX_REG_ADDR_V1)
- /* 2 REG_WL2LTECOEX_INDIRECT_ACCESS_WRITE_DATA_V1 (Offset 0x1704) */
- #define BIT_SHIFT_LTECOEX_W_DATA_V1 0
- #define BIT_MASK_LTECOEX_W_DATA_V1 0xffffffffL
- #define BIT_LTECOEX_W_DATA_V1(x) (((x) & BIT_MASK_LTECOEX_W_DATA_V1) << BIT_SHIFT_LTECOEX_W_DATA_V1)
- #define BIT_GET_LTECOEX_W_DATA_V1(x) (((x) >> BIT_SHIFT_LTECOEX_W_DATA_V1) & BIT_MASK_LTECOEX_W_DATA_V1)
- /* 2 REG_WL2LTECOEX_INDIRECT_ACCESS_READ_DATA_V1 (Offset 0x1708) */
- #define BIT_SHIFT_LTECOEX_R_DATA_V1 0
- #define BIT_MASK_LTECOEX_R_DATA_V1 0xffffffffL
- #define BIT_LTECOEX_R_DATA_V1(x) (((x) & BIT_MASK_LTECOEX_R_DATA_V1) << BIT_SHIFT_LTECOEX_R_DATA_V1)
- #define BIT_GET_LTECOEX_R_DATA_V1(x) (((x) >> BIT_SHIFT_LTECOEX_R_DATA_V1) & BIT_MASK_LTECOEX_R_DATA_V1)
- #endif
- #endif/* __RTL_WLAN_BITDEF_H__ */
|
