halmac_bit_8822c.h 1.1 MB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763176417651766176717681769177017711772177317741775177617771778177917801781178217831784178517861787178817891790179117921793179417951796179717981799180018011802180318041805180618071808180918101811181218131814181518161817181818191820182118221823182418251826182718281829183018311832183318341835183618371838183918401841184218431844184518461847184818491850185118521853185418551856185718581859186018611862186318641865186618671868186918701871187218731874187518761877187818791880188118821883188418851886188718881889189018911892189318941895189618971898189919001901190219031904190519061907190819091910191119121913191419151916191719181919192019211922192319241925192619271928192919301931193219331934193519361937193819391940194119421943194419451946194719481949195019511952195319541955195619571958195919601961196219631964196519661967196819691970197119721973197419751976197719781979198019811982198319841985198619871988198919901991199219931994199519961997199819992000200120022003200420052006200720082009201020112012201320142015201620172018201920202021202220232024202520262027202820292030203120322033203420352036203720382039204020412042204320442045204620472048204920502051205220532054205520562057205820592060206120622063206420652066206720682069207020712072207320742075207620772078207920802081208220832084208520862087208820892090209120922093209420952096209720982099210021012102210321042105210621072108210921102111211221132114211521162117211821192120212121222123212421252126212721282129213021312132213321342135213621372138213921402141214221432144214521462147214821492150215121522153215421552156215721582159216021612162216321642165216621672168216921702171217221732174217521762177217821792180218121822183218421852186218721882189219021912192219321942195219621972198219922002201220222032204220522062207220822092210221122122213221422152216221722182219222022212222222322242225222622272228222922302231223222332234223522362237223822392240224122422243224422452246224722482249225022512252225322542255225622572258225922602261226222632264226522662267226822692270227122722273227422752276227722782279228022812282228322842285228622872288228922902291229222932294229522962297229822992300230123022303230423052306230723082309231023112312231323142315231623172318231923202321232223232324232523262327232823292330233123322333233423352336233723382339234023412342234323442345234623472348234923502351235223532354235523562357235823592360236123622363236423652366236723682369237023712372237323742375237623772378237923802381238223832384238523862387238823892390239123922393239423952396239723982399240024012402240324042405240624072408240924102411241224132414241524162417241824192420242124222423242424252426242724282429243024312432243324342435243624372438243924402441244224432444244524462447244824492450245124522453245424552456245724582459246024612462246324642465246624672468246924702471247224732474247524762477247824792480248124822483248424852486248724882489249024912492249324942495249624972498249925002501250225032504250525062507250825092510251125122513251425152516251725182519252025212522252325242525252625272528252925302531253225332534253525362537253825392540254125422543254425452546254725482549255025512552255325542555255625572558255925602561256225632564256525662567256825692570257125722573257425752576257725782579258025812582258325842585258625872588258925902591259225932594259525962597259825992600260126022603260426052606260726082609261026112612261326142615261626172618261926202621262226232624262526262627262826292630263126322633263426352636263726382639264026412642264326442645264626472648264926502651265226532654265526562657265826592660266126622663266426652666266726682669267026712672267326742675267626772678267926802681268226832684268526862687268826892690269126922693269426952696269726982699270027012702270327042705270627072708270927102711271227132714271527162717271827192720272127222723272427252726272727282729273027312732273327342735273627372738273927402741274227432744274527462747274827492750275127522753275427552756275727582759276027612762276327642765276627672768276927702771277227732774277527762777277827792780278127822783278427852786278727882789279027912792279327942795279627972798279928002801280228032804280528062807280828092810281128122813281428152816281728182819282028212822282328242825282628272828282928302831283228332834283528362837283828392840284128422843284428452846284728482849285028512852285328542855285628572858285928602861286228632864286528662867286828692870287128722873287428752876287728782879288028812882288328842885288628872888288928902891289228932894289528962897289828992900290129022903290429052906290729082909291029112912291329142915291629172918291929202921292229232924292529262927292829292930293129322933293429352936293729382939294029412942294329442945294629472948294929502951295229532954295529562957295829592960296129622963296429652966296729682969297029712972297329742975297629772978297929802981298229832984298529862987298829892990299129922993299429952996299729982999300030013002300330043005300630073008300930103011301230133014301530163017301830193020302130223023302430253026302730283029303030313032303330343035303630373038303930403041304230433044304530463047304830493050305130523053305430553056305730583059306030613062306330643065306630673068306930703071307230733074307530763077307830793080308130823083308430853086308730883089309030913092309330943095309630973098309931003101310231033104310531063107310831093110311131123113311431153116311731183119312031213122312331243125312631273128312931303131313231333134313531363137313831393140314131423143314431453146314731483149315031513152315331543155315631573158315931603161316231633164316531663167316831693170317131723173317431753176317731783179318031813182318331843185318631873188318931903191319231933194319531963197319831993200320132023203320432053206320732083209321032113212321332143215321632173218321932203221322232233224322532263227322832293230323132323233323432353236323732383239324032413242324332443245324632473248324932503251325232533254325532563257325832593260326132623263326432653266326732683269327032713272327332743275327632773278327932803281328232833284328532863287328832893290329132923293329432953296329732983299330033013302330333043305330633073308330933103311331233133314331533163317331833193320332133223323332433253326332733283329333033313332333333343335333633373338333933403341334233433344334533463347334833493350335133523353335433553356335733583359336033613362336333643365336633673368336933703371337233733374337533763377337833793380338133823383338433853386338733883389339033913392339333943395339633973398339934003401340234033404340534063407340834093410341134123413341434153416341734183419342034213422342334243425342634273428342934303431343234333434343534363437343834393440344134423443344434453446344734483449345034513452345334543455345634573458345934603461346234633464346534663467346834693470347134723473347434753476347734783479348034813482348334843485348634873488348934903491349234933494349534963497349834993500350135023503350435053506350735083509351035113512351335143515351635173518351935203521352235233524352535263527352835293530353135323533353435353536353735383539354035413542354335443545354635473548354935503551355235533554355535563557355835593560356135623563356435653566356735683569357035713572357335743575357635773578357935803581358235833584358535863587358835893590359135923593359435953596359735983599360036013602360336043605360636073608360936103611361236133614361536163617361836193620362136223623362436253626362736283629363036313632363336343635363636373638363936403641364236433644364536463647364836493650365136523653365436553656365736583659366036613662366336643665366636673668366936703671367236733674367536763677367836793680368136823683368436853686368736883689369036913692369336943695369636973698369937003701370237033704370537063707370837093710371137123713371437153716371737183719372037213722372337243725372637273728372937303731373237333734373537363737373837393740374137423743374437453746374737483749375037513752375337543755375637573758375937603761376237633764376537663767376837693770377137723773377437753776377737783779378037813782378337843785378637873788378937903791379237933794379537963797379837993800380138023803380438053806380738083809381038113812381338143815381638173818381938203821382238233824382538263827382838293830383138323833383438353836383738383839384038413842384338443845384638473848384938503851385238533854385538563857385838593860386138623863386438653866386738683869387038713872387338743875387638773878387938803881388238833884388538863887388838893890389138923893389438953896389738983899390039013902390339043905390639073908390939103911391239133914391539163917391839193920392139223923392439253926392739283929393039313932393339343935393639373938393939403941394239433944394539463947394839493950395139523953395439553956395739583959396039613962396339643965396639673968396939703971397239733974397539763977397839793980398139823983398439853986398739883989399039913992399339943995399639973998399940004001400240034004400540064007400840094010401140124013401440154016401740184019402040214022402340244025402640274028402940304031403240334034403540364037403840394040404140424043404440454046404740484049405040514052405340544055405640574058405940604061406240634064406540664067406840694070407140724073407440754076407740784079408040814082408340844085408640874088408940904091409240934094409540964097409840994100410141024103410441054106410741084109411041114112411341144115411641174118411941204121412241234124412541264127412841294130413141324133413441354136413741384139414041414142414341444145414641474148414941504151415241534154415541564157415841594160416141624163416441654166416741684169417041714172417341744175417641774178417941804181418241834184418541864187418841894190419141924193419441954196419741984199420042014202420342044205420642074208420942104211421242134214421542164217421842194220422142224223422442254226422742284229423042314232423342344235423642374238423942404241424242434244424542464247424842494250425142524253425442554256425742584259426042614262426342644265426642674268426942704271427242734274427542764277427842794280428142824283428442854286428742884289429042914292429342944295429642974298429943004301430243034304430543064307430843094310431143124313431443154316431743184319432043214322432343244325432643274328432943304331433243334334433543364337433843394340434143424343434443454346434743484349435043514352435343544355435643574358435943604361436243634364436543664367436843694370437143724373437443754376437743784379438043814382438343844385438643874388438943904391439243934394439543964397439843994400440144024403440444054406440744084409441044114412441344144415441644174418441944204421442244234424442544264427442844294430443144324433443444354436443744384439444044414442444344444445444644474448444944504451445244534454445544564457445844594460446144624463446444654466446744684469447044714472447344744475447644774478447944804481448244834484448544864487448844894490449144924493449444954496449744984499450045014502450345044505450645074508450945104511451245134514451545164517451845194520452145224523452445254526452745284529453045314532453345344535453645374538453945404541454245434544454545464547454845494550455145524553455445554556455745584559456045614562456345644565456645674568456945704571457245734574457545764577457845794580458145824583458445854586458745884589459045914592459345944595459645974598459946004601460246034604460546064607460846094610461146124613461446154616461746184619462046214622462346244625462646274628462946304631463246334634463546364637463846394640464146424643464446454646464746484649465046514652465346544655465646574658465946604661466246634664466546664667466846694670467146724673467446754676467746784679468046814682468346844685468646874688468946904691469246934694469546964697469846994700470147024703470447054706470747084709471047114712471347144715471647174718471947204721472247234724472547264727472847294730473147324733473447354736473747384739474047414742474347444745474647474748474947504751475247534754475547564757475847594760476147624763476447654766476747684769477047714772477347744775477647774778477947804781478247834784478547864787478847894790479147924793479447954796479747984799480048014802480348044805480648074808480948104811481248134814481548164817481848194820482148224823482448254826482748284829483048314832483348344835483648374838483948404841484248434844484548464847484848494850485148524853485448554856485748584859486048614862486348644865486648674868486948704871487248734874487548764877487848794880488148824883488448854886488748884889489048914892489348944895489648974898489949004901490249034904490549064907490849094910491149124913491449154916491749184919492049214922492349244925492649274928492949304931493249334934493549364937493849394940494149424943494449454946494749484949495049514952495349544955495649574958495949604961496249634964496549664967496849694970497149724973497449754976497749784979498049814982498349844985498649874988498949904991499249934994499549964997499849995000500150025003500450055006500750085009501050115012501350145015501650175018501950205021502250235024502550265027502850295030503150325033503450355036503750385039504050415042504350445045504650475048504950505051505250535054505550565057505850595060506150625063506450655066506750685069507050715072507350745075507650775078507950805081508250835084508550865087508850895090509150925093509450955096509750985099510051015102510351045105510651075108510951105111511251135114511551165117511851195120512151225123512451255126512751285129513051315132513351345135513651375138513951405141514251435144514551465147514851495150515151525153515451555156515751585159516051615162516351645165516651675168516951705171517251735174517551765177517851795180518151825183518451855186518751885189519051915192519351945195519651975198519952005201520252035204520552065207520852095210521152125213521452155216521752185219522052215222522352245225522652275228522952305231523252335234523552365237523852395240524152425243524452455246524752485249525052515252525352545255525652575258525952605261526252635264526552665267526852695270527152725273527452755276527752785279528052815282528352845285528652875288528952905291529252935294529552965297529852995300530153025303530453055306530753085309531053115312531353145315531653175318531953205321532253235324532553265327532853295330533153325333533453355336533753385339534053415342534353445345534653475348534953505351535253535354535553565357535853595360536153625363536453655366536753685369537053715372537353745375537653775378537953805381538253835384538553865387538853895390539153925393539453955396539753985399540054015402540354045405540654075408540954105411541254135414541554165417541854195420542154225423542454255426542754285429543054315432543354345435543654375438543954405441544254435444544554465447544854495450545154525453545454555456545754585459546054615462546354645465546654675468546954705471547254735474547554765477547854795480548154825483548454855486548754885489549054915492549354945495549654975498549955005501550255035504550555065507550855095510551155125513551455155516551755185519552055215522552355245525552655275528552955305531553255335534553555365537553855395540554155425543554455455546554755485549555055515552555355545555555655575558555955605561556255635564556555665567556855695570557155725573557455755576557755785579558055815582558355845585558655875588558955905591559255935594559555965597559855995600560156025603560456055606560756085609561056115612561356145615561656175618561956205621562256235624562556265627562856295630563156325633563456355636563756385639564056415642564356445645564656475648564956505651565256535654565556565657565856595660566156625663566456655666566756685669567056715672567356745675567656775678567956805681568256835684568556865687568856895690569156925693569456955696569756985699570057015702570357045705570657075708570957105711571257135714571557165717571857195720572157225723572457255726572757285729573057315732573357345735573657375738573957405741574257435744574557465747574857495750575157525753575457555756575757585759576057615762576357645765576657675768576957705771577257735774577557765777577857795780578157825783578457855786578757885789579057915792579357945795579657975798579958005801580258035804580558065807580858095810581158125813581458155816581758185819582058215822582358245825582658275828582958305831583258335834583558365837583858395840584158425843584458455846584758485849585058515852585358545855585658575858585958605861586258635864586558665867586858695870587158725873587458755876587758785879588058815882588358845885588658875888588958905891589258935894589558965897589858995900590159025903590459055906590759085909591059115912591359145915591659175918591959205921592259235924592559265927592859295930593159325933593459355936593759385939594059415942594359445945594659475948594959505951595259535954595559565957595859595960596159625963596459655966596759685969597059715972597359745975597659775978597959805981598259835984598559865987598859895990599159925993599459955996599759985999600060016002600360046005600660076008600960106011601260136014601560166017601860196020602160226023602460256026602760286029603060316032603360346035603660376038603960406041604260436044604560466047604860496050605160526053605460556056605760586059606060616062606360646065606660676068606960706071607260736074607560766077607860796080608160826083608460856086608760886089609060916092609360946095609660976098609961006101610261036104610561066107610861096110611161126113611461156116611761186119612061216122612361246125612661276128612961306131613261336134613561366137613861396140614161426143614461456146614761486149615061516152615361546155615661576158615961606161616261636164616561666167616861696170617161726173617461756176617761786179618061816182618361846185618661876188618961906191619261936194619561966197619861996200620162026203620462056206620762086209621062116212621362146215621662176218621962206221622262236224622562266227622862296230623162326233623462356236623762386239624062416242624362446245624662476248624962506251625262536254625562566257625862596260626162626263626462656266626762686269627062716272627362746275627662776278627962806281628262836284628562866287628862896290629162926293629462956296629762986299630063016302630363046305630663076308630963106311631263136314631563166317631863196320632163226323632463256326632763286329633063316332633363346335633663376338633963406341634263436344634563466347634863496350635163526353635463556356635763586359636063616362636363646365636663676368636963706371637263736374637563766377637863796380638163826383638463856386638763886389639063916392639363946395639663976398639964006401640264036404640564066407640864096410641164126413641464156416641764186419642064216422642364246425642664276428642964306431643264336434643564366437643864396440644164426443644464456446644764486449645064516452645364546455645664576458645964606461646264636464646564666467646864696470647164726473647464756476647764786479648064816482648364846485648664876488648964906491649264936494649564966497649864996500650165026503650465056506650765086509651065116512651365146515651665176518651965206521652265236524652565266527652865296530653165326533653465356536653765386539654065416542654365446545654665476548654965506551655265536554655565566557655865596560656165626563656465656566656765686569657065716572657365746575657665776578657965806581658265836584658565866587658865896590659165926593659465956596659765986599660066016602660366046605660666076608660966106611661266136614661566166617661866196620662166226623662466256626662766286629663066316632663366346635663666376638663966406641664266436644664566466647664866496650665166526653665466556656665766586659666066616662666366646665666666676668666966706671667266736674667566766677667866796680668166826683668466856686668766886689669066916692669366946695669666976698669967006701670267036704670567066707670867096710671167126713671467156716671767186719672067216722672367246725672667276728672967306731673267336734673567366737673867396740674167426743674467456746674767486749675067516752675367546755675667576758675967606761676267636764676567666767676867696770677167726773677467756776677767786779678067816782678367846785678667876788678967906791679267936794679567966797679867996800680168026803680468056806680768086809681068116812681368146815681668176818681968206821682268236824682568266827682868296830683168326833683468356836683768386839684068416842684368446845684668476848684968506851685268536854685568566857685868596860686168626863686468656866686768686869687068716872687368746875687668776878687968806881688268836884688568866887688868896890689168926893689468956896689768986899690069016902690369046905690669076908690969106911691269136914691569166917691869196920692169226923692469256926692769286929693069316932693369346935693669376938693969406941694269436944694569466947694869496950695169526953695469556956695769586959696069616962696369646965696669676968696969706971697269736974697569766977697869796980698169826983698469856986698769886989699069916992699369946995699669976998699970007001700270037004700570067007700870097010701170127013701470157016701770187019702070217022702370247025702670277028702970307031703270337034703570367037703870397040704170427043704470457046704770487049705070517052705370547055705670577058705970607061706270637064706570667067706870697070707170727073707470757076707770787079708070817082708370847085708670877088708970907091709270937094709570967097709870997100710171027103710471057106710771087109711071117112711371147115711671177118711971207121712271237124712571267127712871297130713171327133713471357136713771387139714071417142714371447145714671477148714971507151715271537154715571567157715871597160716171627163716471657166716771687169717071717172717371747175717671777178717971807181718271837184718571867187718871897190719171927193719471957196719771987199720072017202720372047205720672077208720972107211721272137214721572167217721872197220722172227223722472257226722772287229723072317232723372347235723672377238723972407241724272437244724572467247724872497250725172527253725472557256725772587259726072617262726372647265726672677268726972707271727272737274727572767277727872797280728172827283728472857286728772887289729072917292729372947295729672977298729973007301730273037304730573067307730873097310731173127313731473157316731773187319732073217322732373247325732673277328732973307331733273337334733573367337733873397340734173427343734473457346734773487349735073517352735373547355735673577358735973607361736273637364736573667367736873697370737173727373737473757376737773787379738073817382738373847385738673877388738973907391739273937394739573967397739873997400740174027403740474057406740774087409741074117412741374147415741674177418741974207421742274237424742574267427742874297430743174327433743474357436743774387439744074417442744374447445744674477448744974507451745274537454745574567457745874597460746174627463746474657466746774687469747074717472747374747475747674777478747974807481748274837484748574867487748874897490749174927493749474957496749774987499750075017502750375047505750675077508750975107511751275137514751575167517751875197520752175227523752475257526752775287529753075317532753375347535753675377538753975407541754275437544754575467547754875497550755175527553755475557556755775587559756075617562756375647565756675677568756975707571757275737574757575767577757875797580758175827583758475857586758775887589759075917592759375947595759675977598759976007601760276037604760576067607760876097610761176127613761476157616761776187619762076217622762376247625762676277628762976307631763276337634763576367637763876397640764176427643764476457646764776487649765076517652765376547655765676577658765976607661766276637664766576667667766876697670767176727673767476757676767776787679768076817682768376847685768676877688768976907691769276937694769576967697769876997700770177027703770477057706770777087709771077117712771377147715771677177718771977207721772277237724772577267727772877297730773177327733773477357736773777387739774077417742774377447745774677477748774977507751775277537754775577567757775877597760776177627763776477657766776777687769777077717772777377747775777677777778777977807781778277837784778577867787778877897790779177927793779477957796779777987799780078017802780378047805780678077808780978107811781278137814781578167817781878197820782178227823782478257826782778287829783078317832783378347835783678377838783978407841784278437844784578467847784878497850785178527853785478557856785778587859786078617862786378647865786678677868786978707871787278737874787578767877787878797880788178827883788478857886788778887889789078917892789378947895789678977898789979007901790279037904790579067907790879097910791179127913791479157916791779187919792079217922792379247925792679277928792979307931793279337934793579367937793879397940794179427943794479457946794779487949795079517952795379547955795679577958795979607961796279637964796579667967796879697970797179727973797479757976797779787979798079817982798379847985798679877988798979907991799279937994799579967997799879998000800180028003800480058006800780088009801080118012801380148015801680178018801980208021802280238024802580268027802880298030803180328033803480358036803780388039804080418042804380448045804680478048804980508051805280538054805580568057805880598060806180628063806480658066806780688069807080718072807380748075807680778078807980808081808280838084808580868087808880898090809180928093809480958096809780988099810081018102810381048105810681078108810981108111811281138114811581168117811881198120812181228123812481258126812781288129813081318132813381348135813681378138813981408141814281438144814581468147814881498150815181528153815481558156815781588159816081618162816381648165816681678168816981708171817281738174817581768177817881798180818181828183818481858186818781888189819081918192819381948195819681978198819982008201820282038204820582068207820882098210821182128213821482158216821782188219822082218222822382248225822682278228822982308231823282338234823582368237823882398240824182428243824482458246824782488249825082518252825382548255825682578258825982608261826282638264826582668267826882698270827182728273827482758276827782788279828082818282828382848285828682878288828982908291829282938294829582968297829882998300830183028303830483058306830783088309831083118312831383148315831683178318831983208321832283238324832583268327832883298330833183328333833483358336833783388339834083418342834383448345834683478348834983508351835283538354835583568357835883598360836183628363836483658366836783688369837083718372837383748375837683778378837983808381838283838384838583868387838883898390839183928393839483958396839783988399840084018402840384048405840684078408840984108411841284138414841584168417841884198420842184228423842484258426842784288429843084318432843384348435843684378438843984408441844284438444844584468447844884498450845184528453845484558456845784588459846084618462846384648465846684678468846984708471847284738474847584768477847884798480848184828483848484858486848784888489849084918492849384948495849684978498849985008501850285038504850585068507850885098510851185128513851485158516851785188519852085218522852385248525852685278528852985308531853285338534853585368537853885398540854185428543854485458546854785488549855085518552855385548555855685578558855985608561856285638564856585668567856885698570857185728573857485758576857785788579858085818582858385848585858685878588858985908591859285938594859585968597859885998600860186028603860486058606860786088609861086118612861386148615861686178618861986208621862286238624862586268627862886298630863186328633863486358636863786388639864086418642864386448645864686478648864986508651865286538654865586568657865886598660866186628663866486658666866786688669867086718672867386748675867686778678867986808681868286838684868586868687868886898690869186928693869486958696869786988699870087018702870387048705870687078708870987108711871287138714871587168717871887198720872187228723872487258726872787288729873087318732873387348735873687378738873987408741874287438744874587468747874887498750875187528753875487558756875787588759876087618762876387648765876687678768876987708771877287738774877587768777877887798780878187828783878487858786878787888789879087918792879387948795879687978798879988008801880288038804880588068807880888098810881188128813881488158816881788188819882088218822882388248825882688278828882988308831883288338834883588368837883888398840884188428843884488458846884788488849885088518852885388548855885688578858885988608861886288638864886588668867886888698870887188728873887488758876887788788879888088818882888388848885888688878888888988908891889288938894889588968897889888998900890189028903890489058906890789088909891089118912891389148915891689178918891989208921892289238924892589268927892889298930893189328933893489358936893789388939894089418942894389448945894689478948894989508951895289538954895589568957895889598960896189628963896489658966896789688969897089718972897389748975897689778978897989808981898289838984898589868987898889898990899189928993899489958996899789988999900090019002900390049005900690079008900990109011901290139014901590169017901890199020902190229023902490259026902790289029903090319032903390349035903690379038903990409041904290439044904590469047904890499050905190529053905490559056905790589059906090619062906390649065906690679068906990709071907290739074907590769077907890799080908190829083908490859086908790889089909090919092909390949095909690979098909991009101910291039104910591069107910891099110911191129113911491159116911791189119912091219122912391249125912691279128912991309131913291339134913591369137913891399140914191429143914491459146914791489149915091519152915391549155915691579158915991609161916291639164916591669167916891699170917191729173917491759176917791789179918091819182918391849185918691879188918991909191919291939194919591969197919891999200920192029203920492059206920792089209921092119212921392149215921692179218921992209221922292239224922592269227922892299230923192329233923492359236923792389239924092419242924392449245924692479248924992509251925292539254925592569257925892599260926192629263926492659266926792689269927092719272927392749275927692779278927992809281928292839284928592869287928892899290929192929293929492959296929792989299930093019302930393049305930693079308930993109311931293139314931593169317931893199320932193229323932493259326932793289329933093319332933393349335933693379338933993409341934293439344934593469347934893499350935193529353935493559356935793589359936093619362936393649365936693679368936993709371937293739374937593769377937893799380938193829383938493859386938793889389939093919392939393949395939693979398939994009401940294039404940594069407940894099410941194129413941494159416941794189419942094219422942394249425942694279428942994309431943294339434943594369437943894399440944194429443944494459446944794489449945094519452945394549455945694579458945994609461946294639464946594669467946894699470947194729473947494759476947794789479948094819482948394849485948694879488948994909491949294939494949594969497949894999500950195029503950495059506950795089509951095119512951395149515951695179518951995209521952295239524952595269527952895299530953195329533953495359536953795389539954095419542954395449545954695479548954995509551955295539554955595569557955895599560956195629563956495659566956795689569957095719572957395749575957695779578957995809581958295839584958595869587958895899590959195929593959495959596959795989599960096019602960396049605960696079608960996109611961296139614961596169617961896199620962196229623962496259626962796289629963096319632963396349635963696379638963996409641964296439644964596469647964896499650965196529653965496559656965796589659966096619662966396649665966696679668966996709671967296739674967596769677967896799680968196829683968496859686968796889689969096919692969396949695969696979698969997009701970297039704970597069707970897099710971197129713971497159716971797189719972097219722972397249725972697279728972997309731973297339734973597369737973897399740974197429743974497459746974797489749975097519752975397549755975697579758975997609761976297639764976597669767976897699770977197729773977497759776977797789779978097819782978397849785978697879788978997909791979297939794979597969797979897999800980198029803980498059806980798089809981098119812981398149815981698179818981998209821982298239824982598269827982898299830983198329833983498359836983798389839984098419842984398449845984698479848984998509851985298539854985598569857985898599860986198629863986498659866986798689869987098719872987398749875987698779878987998809881988298839884988598869887988898899890989198929893989498959896989798989899990099019902990399049905990699079908990999109911991299139914991599169917991899199920992199229923992499259926992799289929993099319932993399349935993699379938993999409941994299439944994599469947994899499950995199529953995499559956995799589959996099619962996399649965996699679968996999709971997299739974997599769977997899799980998199829983998499859986998799889989999099919992999399949995999699979998999910000100011000210003100041000510006100071000810009100101001110012100131001410015100161001710018100191002010021100221002310024100251002610027100281002910030100311003210033100341003510036100371003810039100401004110042100431004410045100461004710048100491005010051100521005310054100551005610057100581005910060100611006210063100641006510066100671006810069100701007110072100731007410075100761007710078100791008010081100821008310084100851008610087100881008910090100911009210093100941009510096100971009810099101001010110102101031010410105101061010710108101091011010111101121011310114101151011610117101181011910120101211012210123101241012510126101271012810129101301013110132101331013410135101361013710138101391014010141101421014310144101451014610147101481014910150101511015210153101541015510156101571015810159101601016110162101631016410165101661016710168101691017010171101721017310174101751017610177101781017910180101811018210183101841018510186101871018810189101901019110192101931019410195101961019710198101991020010201102021020310204102051020610207102081020910210102111021210213102141021510216102171021810219102201022110222102231022410225102261022710228102291023010231102321023310234102351023610237102381023910240102411024210243102441024510246102471024810249102501025110252102531025410255102561025710258102591026010261102621026310264102651026610267102681026910270102711027210273102741027510276102771027810279102801028110282102831028410285102861028710288102891029010291102921029310294102951029610297102981029910300103011030210303103041030510306103071030810309103101031110312103131031410315103161031710318103191032010321103221032310324103251032610327103281032910330103311033210333103341033510336103371033810339103401034110342103431034410345103461034710348103491035010351103521035310354103551035610357103581035910360103611036210363103641036510366103671036810369103701037110372103731037410375103761037710378103791038010381103821038310384103851038610387103881038910390103911039210393103941039510396103971039810399104001040110402104031040410405104061040710408104091041010411104121041310414104151041610417104181041910420104211042210423104241042510426104271042810429104301043110432104331043410435104361043710438104391044010441104421044310444104451044610447104481044910450104511045210453104541045510456104571045810459104601046110462104631046410465104661046710468104691047010471104721047310474104751047610477104781047910480104811048210483104841048510486104871048810489104901049110492104931049410495104961049710498104991050010501105021050310504105051050610507105081050910510105111051210513105141051510516105171051810519105201052110522105231052410525105261052710528105291053010531105321053310534105351053610537105381053910540105411054210543105441054510546105471054810549105501055110552105531055410555105561055710558105591056010561105621056310564105651056610567105681056910570105711057210573105741057510576105771057810579105801058110582105831058410585105861058710588105891059010591105921059310594105951059610597105981059910600106011060210603106041060510606106071060810609106101061110612106131061410615106161061710618106191062010621106221062310624106251062610627106281062910630106311063210633106341063510636106371063810639106401064110642106431064410645106461064710648106491065010651106521065310654106551065610657106581065910660106611066210663106641066510666106671066810669106701067110672106731067410675106761067710678106791068010681106821068310684106851068610687106881068910690106911069210693106941069510696106971069810699107001070110702107031070410705107061070710708107091071010711107121071310714107151071610717107181071910720107211072210723107241072510726107271072810729107301073110732107331073410735107361073710738107391074010741107421074310744107451074610747107481074910750107511075210753107541075510756107571075810759107601076110762107631076410765107661076710768107691077010771107721077310774107751077610777107781077910780107811078210783107841078510786107871078810789107901079110792107931079410795107961079710798107991080010801108021080310804108051080610807108081080910810108111081210813108141081510816108171081810819108201082110822108231082410825108261082710828108291083010831108321083310834108351083610837108381083910840108411084210843108441084510846108471084810849108501085110852108531085410855108561085710858108591086010861108621086310864108651086610867108681086910870108711087210873108741087510876108771087810879108801088110882108831088410885108861088710888108891089010891108921089310894108951089610897108981089910900109011090210903109041090510906109071090810909109101091110912109131091410915109161091710918109191092010921109221092310924109251092610927109281092910930109311093210933109341093510936109371093810939109401094110942109431094410945109461094710948109491095010951109521095310954109551095610957109581095910960109611096210963109641096510966109671096810969109701097110972109731097410975109761097710978109791098010981109821098310984109851098610987109881098910990109911099210993109941099510996109971099810999110001100111002110031100411005110061100711008110091101011011110121101311014110151101611017110181101911020110211102211023110241102511026110271102811029110301103111032110331103411035110361103711038110391104011041110421104311044110451104611047110481104911050110511105211053110541105511056110571105811059110601106111062110631106411065110661106711068110691107011071110721107311074110751107611077110781107911080110811108211083110841108511086110871108811089110901109111092110931109411095110961109711098110991110011101111021110311104111051110611107111081110911110111111111211113111141111511116111171111811119111201112111122111231112411125111261112711128111291113011131111321113311134111351113611137111381113911140111411114211143111441114511146111471114811149111501115111152111531115411155111561115711158111591116011161111621116311164111651116611167111681116911170111711117211173111741117511176111771117811179111801118111182111831118411185111861118711188111891119011191111921119311194111951119611197111981119911200112011120211203112041120511206112071120811209112101121111212112131121411215112161121711218112191122011221112221122311224112251122611227112281122911230112311123211233112341123511236112371123811239112401124111242112431124411245112461124711248112491125011251112521125311254112551125611257112581125911260112611126211263112641126511266112671126811269112701127111272112731127411275112761127711278112791128011281112821128311284112851128611287112881128911290112911129211293112941129511296112971129811299113001130111302113031130411305113061130711308113091131011311113121131311314113151131611317113181131911320113211132211323113241132511326113271132811329113301133111332113331133411335113361133711338113391134011341113421134311344113451134611347113481134911350113511135211353113541135511356113571135811359113601136111362113631136411365113661136711368113691137011371113721137311374113751137611377113781137911380113811138211383113841138511386113871138811389113901139111392113931139411395113961139711398113991140011401114021140311404114051140611407114081140911410114111141211413114141141511416114171141811419114201142111422114231142411425114261142711428114291143011431114321143311434114351143611437114381143911440114411144211443114441144511446114471144811449114501145111452114531145411455114561145711458114591146011461114621146311464114651146611467114681146911470114711147211473114741147511476114771147811479114801148111482114831148411485114861148711488114891149011491114921149311494114951149611497114981149911500115011150211503115041150511506115071150811509115101151111512115131151411515115161151711518115191152011521115221152311524115251152611527115281152911530115311153211533115341153511536115371153811539115401154111542115431154411545115461154711548115491155011551115521155311554115551155611557115581155911560115611156211563115641156511566115671156811569115701157111572115731157411575115761157711578115791158011581115821158311584115851158611587115881158911590115911159211593115941159511596115971159811599116001160111602116031160411605116061160711608116091161011611116121161311614116151161611617116181161911620116211162211623116241162511626116271162811629116301163111632116331163411635116361163711638116391164011641116421164311644116451164611647116481164911650116511165211653116541165511656116571165811659116601166111662116631166411665116661166711668116691167011671116721167311674116751167611677116781167911680116811168211683116841168511686116871168811689116901169111692116931169411695116961169711698116991170011701117021170311704117051170611707117081170911710117111171211713117141171511716117171171811719117201172111722117231172411725117261172711728117291173011731117321173311734117351173611737117381173911740117411174211743117441174511746117471174811749117501175111752117531175411755117561175711758117591176011761117621176311764117651176611767117681176911770117711177211773117741177511776117771177811779117801178111782117831178411785117861178711788117891179011791117921179311794117951179611797117981179911800118011180211803118041180511806118071180811809118101181111812118131181411815118161181711818118191182011821118221182311824118251182611827118281182911830118311183211833118341183511836118371183811839118401184111842118431184411845118461184711848118491185011851118521185311854118551185611857118581185911860118611186211863118641186511866118671186811869118701187111872118731187411875118761187711878118791188011881118821188311884118851188611887118881188911890118911189211893118941189511896118971189811899119001190111902119031190411905119061190711908119091191011911119121191311914119151191611917119181191911920119211192211923119241192511926119271192811929119301193111932119331193411935119361193711938119391194011941119421194311944119451194611947119481194911950119511195211953119541195511956119571195811959119601196111962119631196411965119661196711968119691197011971119721197311974119751197611977119781197911980119811198211983119841198511986119871198811989119901199111992119931199411995119961199711998119991200012001120021200312004120051200612007120081200912010120111201212013120141201512016120171201812019120201202112022120231202412025120261202712028120291203012031120321203312034120351203612037120381203912040120411204212043120441204512046120471204812049120501205112052120531205412055120561205712058120591206012061120621206312064120651206612067120681206912070120711207212073120741207512076120771207812079120801208112082120831208412085120861208712088120891209012091120921209312094120951209612097120981209912100121011210212103121041210512106121071210812109121101211112112121131211412115121161211712118121191212012121121221212312124121251212612127121281212912130121311213212133121341213512136121371213812139121401214112142121431214412145121461214712148121491215012151121521215312154121551215612157121581215912160121611216212163121641216512166121671216812169121701217112172121731217412175121761217712178121791218012181121821218312184121851218612187121881218912190121911219212193121941219512196121971219812199122001220112202122031220412205122061220712208122091221012211122121221312214122151221612217122181221912220122211222212223122241222512226122271222812229122301223112232122331223412235122361223712238122391224012241122421224312244122451224612247122481224912250122511225212253122541225512256122571225812259122601226112262122631226412265122661226712268122691227012271122721227312274122751227612277122781227912280122811228212283122841228512286122871228812289122901229112292122931229412295122961229712298122991230012301123021230312304123051230612307123081230912310123111231212313123141231512316123171231812319123201232112322123231232412325123261232712328123291233012331123321233312334123351233612337123381233912340123411234212343123441234512346123471234812349123501235112352123531235412355123561235712358123591236012361123621236312364123651236612367123681236912370123711237212373123741237512376123771237812379123801238112382123831238412385123861238712388123891239012391123921239312394123951239612397123981239912400124011240212403124041240512406124071240812409124101241112412124131241412415124161241712418124191242012421124221242312424124251242612427124281242912430124311243212433124341243512436124371243812439124401244112442124431244412445124461244712448124491245012451124521245312454124551245612457124581245912460124611246212463124641246512466124671246812469124701247112472124731247412475124761247712478124791248012481124821248312484124851248612487124881248912490124911249212493124941249512496124971249812499125001250112502125031250412505125061250712508125091251012511125121251312514125151251612517125181251912520125211252212523125241252512526125271252812529125301253112532125331253412535125361253712538125391254012541125421254312544125451254612547125481254912550125511255212553125541255512556125571255812559125601256112562125631256412565125661256712568125691257012571125721257312574125751257612577125781257912580125811258212583125841258512586125871258812589125901259112592125931259412595125961259712598125991260012601126021260312604126051260612607126081260912610126111261212613126141261512616126171261812619126201262112622126231262412625126261262712628126291263012631126321263312634126351263612637126381263912640126411264212643126441264512646126471264812649126501265112652126531265412655126561265712658126591266012661126621266312664126651266612667126681266912670126711267212673126741267512676126771267812679126801268112682126831268412685126861268712688126891269012691126921269312694126951269612697126981269912700127011270212703127041270512706127071270812709127101271112712127131271412715127161271712718127191272012721127221272312724127251272612727127281272912730127311273212733127341273512736127371273812739127401274112742127431274412745127461274712748127491275012751127521275312754127551275612757127581275912760127611276212763127641276512766127671276812769127701277112772127731277412775127761277712778127791278012781127821278312784127851278612787127881278912790127911279212793127941279512796127971279812799128001280112802128031280412805128061280712808128091281012811128121281312814128151281612817128181281912820128211282212823128241282512826128271282812829128301283112832128331283412835128361283712838128391284012841128421284312844128451284612847128481284912850128511285212853128541285512856128571285812859128601286112862128631286412865128661286712868128691287012871128721287312874128751287612877128781287912880128811288212883128841288512886128871288812889128901289112892128931289412895128961289712898128991290012901129021290312904129051290612907129081290912910129111291212913129141291512916129171291812919129201292112922129231292412925129261292712928129291293012931129321293312934129351293612937129381293912940129411294212943129441294512946129471294812949129501295112952129531295412955129561295712958129591296012961129621296312964129651296612967129681296912970129711297212973129741297512976129771297812979129801298112982129831298412985129861298712988129891299012991129921299312994129951299612997129981299913000130011300213003130041300513006130071300813009130101301113012130131301413015130161301713018130191302013021130221302313024130251302613027130281302913030130311303213033130341303513036130371303813039130401304113042130431304413045130461304713048130491305013051130521305313054130551305613057130581305913060130611306213063130641306513066130671306813069130701307113072130731307413075130761307713078130791308013081130821308313084130851308613087130881308913090130911309213093130941309513096130971309813099131001310113102131031310413105131061310713108131091311013111131121311313114131151311613117131181311913120131211312213123131241312513126131271312813129131301313113132131331313413135131361313713138131391314013141131421314313144131451314613147131481314913150131511315213153131541315513156131571315813159131601316113162131631316413165131661316713168131691317013171131721317313174131751317613177131781317913180131811318213183131841318513186131871318813189131901319113192131931319413195131961319713198131991320013201132021320313204132051320613207132081320913210132111321213213132141321513216132171321813219132201322113222132231322413225132261322713228132291323013231132321323313234132351323613237132381323913240132411324213243132441324513246132471324813249132501325113252132531325413255132561325713258132591326013261132621326313264132651326613267132681326913270132711327213273132741327513276132771327813279132801328113282132831328413285132861328713288132891329013291132921329313294132951329613297132981329913300133011330213303133041330513306133071330813309133101331113312133131331413315133161331713318133191332013321133221332313324133251332613327133281332913330133311333213333133341333513336133371333813339133401334113342133431334413345133461334713348133491335013351133521335313354133551335613357133581335913360133611336213363133641336513366133671336813369133701337113372133731337413375133761337713378133791338013381133821338313384133851338613387133881338913390133911339213393133941339513396133971339813399134001340113402134031340413405134061340713408134091341013411134121341313414134151341613417134181341913420134211342213423134241342513426134271342813429134301343113432134331343413435134361343713438134391344013441134421344313444134451344613447134481344913450134511345213453134541345513456134571345813459134601346113462134631346413465134661346713468134691347013471134721347313474134751347613477134781347913480134811348213483134841348513486134871348813489134901349113492134931349413495134961349713498134991350013501135021350313504135051350613507135081350913510135111351213513135141351513516135171351813519135201352113522135231352413525135261352713528135291353013531135321353313534135351353613537135381353913540135411354213543135441354513546135471354813549135501355113552135531355413555135561355713558135591356013561135621356313564135651356613567135681356913570135711357213573135741357513576135771357813579135801358113582135831358413585135861358713588135891359013591135921359313594135951359613597135981359913600136011360213603136041360513606136071360813609136101361113612136131361413615136161361713618136191362013621136221362313624136251362613627136281362913630136311363213633136341363513636136371363813639136401364113642136431364413645136461364713648136491365013651136521365313654136551365613657136581365913660136611366213663136641366513666136671366813669136701367113672136731367413675136761367713678136791368013681136821368313684136851368613687136881368913690136911369213693136941369513696136971369813699137001370113702137031370413705137061370713708137091371013711137121371313714137151371613717137181371913720137211372213723137241372513726137271372813729137301373113732137331373413735137361373713738137391374013741137421374313744137451374613747137481374913750137511375213753137541375513756137571375813759137601376113762137631376413765137661376713768137691377013771137721377313774137751377613777137781377913780137811378213783137841378513786137871378813789137901379113792137931379413795137961379713798137991380013801138021380313804138051380613807138081380913810138111381213813138141381513816138171381813819138201382113822138231382413825138261382713828138291383013831138321383313834138351383613837138381383913840138411384213843138441384513846138471384813849138501385113852138531385413855138561385713858138591386013861138621386313864138651386613867138681386913870138711387213873138741387513876138771387813879138801388113882138831388413885138861388713888138891389013891138921389313894138951389613897138981389913900139011390213903139041390513906139071390813909139101391113912139131391413915139161391713918139191392013921139221392313924139251392613927139281392913930139311393213933139341393513936139371393813939139401394113942139431394413945139461394713948139491395013951139521395313954139551395613957139581395913960139611396213963139641396513966139671396813969139701397113972139731397413975139761397713978139791398013981139821398313984139851398613987139881398913990139911399213993139941399513996139971399813999140001400114002140031400414005140061400714008140091401014011140121401314014140151401614017140181401914020140211402214023140241402514026140271402814029140301403114032140331403414035140361403714038140391404014041140421404314044140451404614047140481404914050140511405214053140541405514056140571405814059140601406114062140631406414065140661406714068140691407014071140721407314074140751407614077140781407914080140811408214083140841408514086140871408814089140901409114092140931409414095140961409714098140991410014101141021410314104141051410614107141081410914110141111411214113141141411514116141171411814119141201412114122141231412414125141261412714128141291413014131141321413314134141351413614137141381413914140141411414214143141441414514146141471414814149141501415114152141531415414155141561415714158141591416014161141621416314164141651416614167141681416914170141711417214173141741417514176141771417814179141801418114182141831418414185141861418714188141891419014191141921419314194141951419614197141981419914200142011420214203142041420514206142071420814209142101421114212142131421414215142161421714218142191422014221142221422314224142251422614227142281422914230142311423214233142341423514236142371423814239142401424114242142431424414245142461424714248142491425014251142521425314254142551425614257142581425914260142611426214263142641426514266142671426814269142701427114272142731427414275142761427714278142791428014281142821428314284142851428614287142881428914290142911429214293142941429514296142971429814299143001430114302143031430414305143061430714308143091431014311143121431314314143151431614317143181431914320143211432214323143241432514326143271432814329143301433114332143331433414335143361433714338143391434014341143421434314344143451434614347143481434914350143511435214353143541435514356143571435814359143601436114362143631436414365143661436714368143691437014371143721437314374143751437614377143781437914380143811438214383143841438514386143871438814389143901439114392143931439414395143961439714398143991440014401144021440314404144051440614407144081440914410144111441214413144141441514416144171441814419144201442114422144231442414425144261442714428144291443014431144321443314434144351443614437144381443914440144411444214443144441444514446144471444814449144501445114452144531445414455144561445714458144591446014461144621446314464144651446614467144681446914470144711447214473144741447514476144771447814479144801448114482144831448414485144861448714488144891449014491144921449314494144951449614497144981449914500145011450214503145041450514506145071450814509145101451114512145131451414515145161451714518145191452014521145221452314524145251452614527145281452914530145311453214533145341453514536145371453814539145401454114542145431454414545145461454714548145491455014551145521455314554145551455614557145581455914560145611456214563145641456514566145671456814569145701457114572145731457414575145761457714578145791458014581145821458314584145851458614587145881458914590145911459214593145941459514596145971459814599146001460114602146031460414605146061460714608146091461014611146121461314614146151461614617146181461914620146211462214623146241462514626146271462814629146301463114632146331463414635146361463714638146391464014641146421464314644146451464614647146481464914650146511465214653146541465514656146571465814659146601466114662146631466414665146661466714668146691467014671146721467314674146751467614677146781467914680146811468214683146841468514686146871468814689146901469114692146931469414695146961469714698146991470014701147021470314704147051470614707147081470914710147111471214713147141471514716147171471814719147201472114722147231472414725147261472714728147291473014731147321473314734147351473614737147381473914740147411474214743147441474514746147471474814749147501475114752147531475414755147561475714758147591476014761147621476314764147651476614767147681476914770147711477214773147741477514776147771477814779147801478114782147831478414785147861478714788147891479014791147921479314794147951479614797147981479914800148011480214803148041480514806148071480814809148101481114812148131481414815148161481714818148191482014821148221482314824148251482614827148281482914830148311483214833148341483514836148371483814839148401484114842148431484414845148461484714848148491485014851148521485314854148551485614857148581485914860148611486214863148641486514866148671486814869148701487114872148731487414875148761487714878148791488014881148821488314884148851488614887148881488914890148911489214893148941489514896148971489814899149001490114902149031490414905149061490714908149091491014911149121491314914149151491614917149181491914920149211492214923149241492514926149271492814929149301493114932149331493414935149361493714938149391494014941149421494314944149451494614947149481494914950149511495214953149541495514956149571495814959149601496114962149631496414965149661496714968149691497014971149721497314974149751497614977149781497914980149811498214983149841498514986149871498814989149901499114992149931499414995149961499714998149991500015001150021500315004150051500615007150081500915010150111501215013150141501515016150171501815019150201502115022150231502415025150261502715028150291503015031150321503315034150351503615037150381503915040150411504215043150441504515046150471504815049150501505115052150531505415055150561505715058150591506015061150621506315064150651506615067150681506915070150711507215073150741507515076150771507815079150801508115082150831508415085150861508715088150891509015091150921509315094150951509615097150981509915100151011510215103151041510515106151071510815109151101511115112151131511415115151161511715118151191512015121151221512315124151251512615127151281512915130151311513215133151341513515136151371513815139151401514115142151431514415145151461514715148151491515015151151521515315154151551515615157151581515915160151611516215163151641516515166151671516815169151701517115172151731517415175151761517715178151791518015181151821518315184151851518615187151881518915190151911519215193151941519515196151971519815199152001520115202152031520415205152061520715208152091521015211152121521315214152151521615217152181521915220152211522215223152241522515226152271522815229152301523115232152331523415235152361523715238152391524015241152421524315244152451524615247152481524915250152511525215253152541525515256152571525815259152601526115262152631526415265152661526715268152691527015271152721527315274152751527615277152781527915280152811528215283152841528515286152871528815289152901529115292152931529415295152961529715298152991530015301153021530315304153051530615307153081530915310153111531215313153141531515316153171531815319153201532115322153231532415325153261532715328153291533015331153321533315334153351533615337153381533915340153411534215343153441534515346153471534815349153501535115352153531535415355153561535715358153591536015361153621536315364153651536615367153681536915370153711537215373153741537515376153771537815379153801538115382153831538415385153861538715388153891539015391153921539315394153951539615397153981539915400154011540215403154041540515406154071540815409154101541115412154131541415415154161541715418154191542015421154221542315424154251542615427154281542915430154311543215433154341543515436154371543815439154401544115442154431544415445154461544715448154491545015451154521545315454154551545615457154581545915460154611546215463154641546515466154671546815469154701547115472154731547415475154761547715478154791548015481154821548315484154851548615487154881548915490154911549215493154941549515496154971549815499155001550115502155031550415505155061550715508155091551015511155121551315514155151551615517155181551915520155211552215523155241552515526155271552815529155301553115532155331553415535155361553715538155391554015541155421554315544155451554615547155481554915550155511555215553155541555515556155571555815559155601556115562155631556415565155661556715568155691557015571155721557315574155751557615577155781557915580155811558215583155841558515586155871558815589155901559115592155931559415595155961559715598155991560015601156021560315604156051560615607156081560915610156111561215613156141561515616156171561815619156201562115622156231562415625156261562715628156291563015631156321563315634156351563615637156381563915640156411564215643156441564515646156471564815649156501565115652156531565415655156561565715658156591566015661156621566315664156651566615667156681566915670156711567215673156741567515676156771567815679156801568115682156831568415685156861568715688156891569015691156921569315694156951569615697156981569915700157011570215703157041570515706157071570815709157101571115712157131571415715157161571715718157191572015721157221572315724157251572615727157281572915730157311573215733157341573515736157371573815739157401574115742157431574415745157461574715748157491575015751157521575315754157551575615757157581575915760157611576215763157641576515766157671576815769157701577115772157731577415775157761577715778157791578015781157821578315784157851578615787157881578915790157911579215793157941579515796157971579815799158001580115802158031580415805158061580715808158091581015811158121581315814158151581615817158181581915820158211582215823158241582515826158271582815829158301583115832158331583415835158361583715838158391584015841158421584315844158451584615847158481584915850158511585215853158541585515856158571585815859158601586115862158631586415865158661586715868158691587015871158721587315874158751587615877158781587915880158811588215883158841588515886158871588815889158901589115892158931589415895158961589715898158991590015901159021590315904159051590615907159081590915910159111591215913159141591515916159171591815919159201592115922159231592415925159261592715928159291593015931159321593315934159351593615937159381593915940159411594215943159441594515946159471594815949159501595115952159531595415955159561595715958159591596015961159621596315964159651596615967159681596915970159711597215973159741597515976159771597815979159801598115982159831598415985159861598715988159891599015991159921599315994159951599615997159981599916000160011600216003160041600516006160071600816009160101601116012160131601416015160161601716018160191602016021160221602316024160251602616027160281602916030160311603216033160341603516036160371603816039160401604116042160431604416045160461604716048160491605016051160521605316054160551605616057160581605916060160611606216063160641606516066160671606816069160701607116072160731607416075160761607716078160791608016081160821608316084160851608616087160881608916090160911609216093160941609516096160971609816099161001610116102161031610416105161061610716108161091611016111161121611316114161151611616117161181611916120161211612216123161241612516126161271612816129161301613116132161331613416135161361613716138161391614016141161421614316144161451614616147161481614916150161511615216153161541615516156161571615816159161601616116162161631616416165161661616716168161691617016171161721617316174161751617616177161781617916180161811618216183161841618516186161871618816189161901619116192161931619416195161961619716198161991620016201162021620316204162051620616207162081620916210162111621216213162141621516216162171621816219162201622116222162231622416225162261622716228162291623016231162321623316234162351623616237162381623916240162411624216243162441624516246162471624816249162501625116252162531625416255162561625716258162591626016261162621626316264162651626616267162681626916270162711627216273162741627516276162771627816279162801628116282162831628416285162861628716288162891629016291162921629316294162951629616297162981629916300163011630216303163041630516306163071630816309163101631116312163131631416315163161631716318163191632016321163221632316324163251632616327163281632916330163311633216333163341633516336163371633816339163401634116342163431634416345163461634716348163491635016351163521635316354163551635616357163581635916360163611636216363163641636516366163671636816369163701637116372163731637416375163761637716378163791638016381163821638316384163851638616387163881638916390163911639216393163941639516396163971639816399164001640116402164031640416405164061640716408164091641016411164121641316414164151641616417164181641916420164211642216423164241642516426164271642816429164301643116432164331643416435164361643716438164391644016441164421644316444164451644616447164481644916450164511645216453164541645516456164571645816459164601646116462164631646416465164661646716468164691647016471164721647316474164751647616477164781647916480164811648216483164841648516486164871648816489164901649116492164931649416495164961649716498164991650016501165021650316504165051650616507165081650916510165111651216513165141651516516165171651816519165201652116522165231652416525165261652716528165291653016531165321653316534165351653616537165381653916540165411654216543165441654516546165471654816549165501655116552165531655416555165561655716558165591656016561165621656316564165651656616567165681656916570165711657216573165741657516576165771657816579165801658116582165831658416585165861658716588165891659016591165921659316594165951659616597165981659916600166011660216603166041660516606166071660816609166101661116612166131661416615166161661716618166191662016621166221662316624166251662616627166281662916630166311663216633166341663516636166371663816639166401664116642166431664416645166461664716648166491665016651166521665316654166551665616657166581665916660166611666216663166641666516666166671666816669166701667116672166731667416675166761667716678166791668016681166821668316684166851668616687166881668916690166911669216693166941669516696166971669816699167001670116702167031670416705167061670716708167091671016711167121671316714167151671616717167181671916720167211672216723167241672516726167271672816729167301673116732167331673416735167361673716738167391674016741167421674316744167451674616747167481674916750167511675216753167541675516756167571675816759167601676116762167631676416765167661676716768167691677016771167721677316774167751677616777167781677916780167811678216783167841678516786167871678816789167901679116792167931679416795167961679716798167991680016801168021680316804168051680616807168081680916810168111681216813168141681516816168171681816819168201682116822168231682416825168261682716828168291683016831168321683316834168351683616837168381683916840168411684216843168441684516846168471684816849168501685116852168531685416855168561685716858168591686016861168621686316864168651686616867168681686916870168711687216873168741687516876168771687816879168801688116882168831688416885168861688716888168891689016891168921689316894168951689616897168981689916900169011690216903169041690516906169071690816909169101691116912169131691416915169161691716918169191692016921169221692316924169251692616927169281692916930169311693216933169341693516936169371693816939169401694116942169431694416945169461694716948169491695016951169521695316954169551695616957169581695916960169611696216963169641696516966169671696816969169701697116972169731697416975169761697716978169791698016981169821698316984169851698616987169881698916990169911699216993169941699516996169971699816999170001700117002170031700417005170061700717008170091701017011170121701317014170151701617017170181701917020170211702217023170241702517026170271702817029170301703117032170331703417035170361703717038170391704017041170421704317044170451704617047170481704917050170511705217053170541705517056170571705817059170601706117062170631706417065170661706717068170691707017071170721707317074170751707617077170781707917080170811708217083170841708517086170871708817089170901709117092170931709417095170961709717098170991710017101171021710317104171051710617107171081710917110171111711217113171141711517116171171711817119171201712117122171231712417125171261712717128171291713017131171321713317134171351713617137171381713917140171411714217143171441714517146171471714817149171501715117152171531715417155171561715717158171591716017161171621716317164171651716617167171681716917170171711717217173171741717517176171771717817179171801718117182171831718417185171861718717188171891719017191171921719317194171951719617197171981719917200172011720217203172041720517206172071720817209172101721117212172131721417215172161721717218172191722017221172221722317224172251722617227172281722917230172311723217233172341723517236172371723817239172401724117242172431724417245172461724717248172491725017251172521725317254172551725617257172581725917260172611726217263172641726517266172671726817269172701727117272172731727417275172761727717278172791728017281172821728317284172851728617287172881728917290172911729217293172941729517296172971729817299173001730117302173031730417305173061730717308173091731017311173121731317314173151731617317173181731917320173211732217323173241732517326173271732817329173301733117332173331733417335173361733717338173391734017341173421734317344173451734617347173481734917350173511735217353173541735517356173571735817359173601736117362173631736417365173661736717368173691737017371173721737317374173751737617377173781737917380173811738217383173841738517386173871738817389173901739117392173931739417395173961739717398173991740017401174021740317404174051740617407174081740917410174111741217413174141741517416174171741817419174201742117422174231742417425174261742717428174291743017431174321743317434174351743617437174381743917440174411744217443174441744517446174471744817449174501745117452174531745417455174561745717458174591746017461174621746317464174651746617467174681746917470174711747217473174741747517476174771747817479174801748117482174831748417485174861748717488174891749017491174921749317494174951749617497174981749917500175011750217503175041750517506175071750817509175101751117512175131751417515175161751717518175191752017521175221752317524175251752617527175281752917530175311753217533175341753517536175371753817539175401754117542175431754417545175461754717548175491755017551175521755317554175551755617557175581755917560175611756217563175641756517566175671756817569175701757117572175731757417575175761757717578175791758017581175821758317584175851758617587175881758917590175911759217593175941759517596175971759817599176001760117602176031760417605176061760717608176091761017611176121761317614176151761617617176181761917620176211762217623176241762517626176271762817629176301763117632176331763417635176361763717638176391764017641176421764317644176451764617647176481764917650176511765217653176541765517656176571765817659176601766117662176631766417665176661766717668176691767017671176721767317674176751767617677176781767917680176811768217683176841768517686176871768817689176901769117692176931769417695176961769717698176991770017701177021770317704177051770617707177081770917710177111771217713177141771517716177171771817719177201772117722177231772417725177261772717728177291773017731177321773317734177351773617737177381773917740177411774217743177441774517746177471774817749177501775117752177531775417755177561775717758177591776017761177621776317764177651776617767177681776917770177711777217773177741777517776177771777817779177801778117782177831778417785177861778717788177891779017791177921779317794177951779617797177981779917800178011780217803178041780517806178071780817809178101781117812178131781417815178161781717818178191782017821178221782317824178251782617827178281782917830178311783217833178341783517836178371783817839178401784117842178431784417845178461784717848178491785017851178521785317854178551785617857178581785917860178611786217863178641786517866178671786817869178701787117872178731787417875178761787717878178791788017881178821788317884178851788617887178881788917890178911789217893178941789517896178971789817899179001790117902179031790417905179061790717908179091791017911179121791317914179151791617917179181791917920179211792217923179241792517926179271792817929179301793117932179331793417935179361793717938179391794017941179421794317944179451794617947179481794917950179511795217953179541795517956179571795817959179601796117962179631796417965179661796717968179691797017971179721797317974179751797617977179781797917980179811798217983179841798517986179871798817989179901799117992179931799417995179961799717998179991800018001180021800318004180051800618007180081800918010180111801218013180141801518016180171801818019180201802118022180231802418025180261802718028180291803018031180321803318034180351803618037180381803918040180411804218043180441804518046180471804818049180501805118052180531805418055180561805718058180591806018061180621806318064180651806618067180681806918070180711807218073180741807518076180771807818079180801808118082180831808418085180861808718088180891809018091180921809318094180951809618097180981809918100181011810218103181041810518106181071810818109181101811118112181131811418115181161811718118181191812018121181221812318124181251812618127181281812918130181311813218133181341813518136181371813818139181401814118142181431814418145181461814718148181491815018151181521815318154181551815618157181581815918160181611816218163181641816518166181671816818169181701817118172181731817418175181761817718178181791818018181181821818318184181851818618187181881818918190181911819218193181941819518196181971819818199182001820118202182031820418205182061820718208182091821018211182121821318214182151821618217182181821918220182211822218223182241822518226182271822818229182301823118232182331823418235182361823718238182391824018241182421824318244182451824618247182481824918250182511825218253182541825518256182571825818259182601826118262182631826418265182661826718268182691827018271182721827318274182751827618277182781827918280182811828218283182841828518286182871828818289182901829118292182931829418295182961829718298182991830018301183021830318304183051830618307183081830918310183111831218313183141831518316183171831818319183201832118322183231832418325183261832718328183291833018331183321833318334183351833618337183381833918340183411834218343183441834518346183471834818349183501835118352183531835418355183561835718358183591836018361183621836318364183651836618367183681836918370183711837218373183741837518376183771837818379183801838118382183831838418385183861838718388183891839018391183921839318394183951839618397183981839918400184011840218403184041840518406184071840818409184101841118412184131841418415184161841718418184191842018421184221842318424184251842618427184281842918430184311843218433184341843518436184371843818439184401844118442184431844418445184461844718448184491845018451184521845318454184551845618457184581845918460184611846218463184641846518466184671846818469184701847118472184731847418475184761847718478184791848018481184821848318484184851848618487184881848918490184911849218493184941849518496184971849818499185001850118502185031850418505185061850718508185091851018511185121851318514185151851618517185181851918520185211852218523185241852518526185271852818529185301853118532185331853418535185361853718538185391854018541185421854318544185451854618547185481854918550185511855218553185541855518556185571855818559185601856118562185631856418565185661856718568185691857018571185721857318574185751857618577185781857918580185811858218583185841858518586185871858818589185901859118592185931859418595185961859718598185991860018601186021860318604186051860618607186081860918610186111861218613186141861518616186171861818619186201862118622186231862418625186261862718628186291863018631186321863318634186351863618637186381863918640186411864218643186441864518646186471864818649186501865118652186531865418655186561865718658186591866018661186621866318664186651866618667186681866918670186711867218673186741867518676186771867818679186801868118682186831868418685186861868718688186891869018691186921869318694186951869618697186981869918700187011870218703187041870518706187071870818709187101871118712187131871418715187161871718718187191872018721187221872318724187251872618727187281872918730187311873218733187341873518736187371873818739187401874118742187431874418745187461874718748187491875018751187521875318754187551875618757187581875918760187611876218763187641876518766187671876818769187701877118772187731877418775187761877718778187791878018781187821878318784187851878618787187881878918790187911879218793187941879518796187971879818799188001880118802188031880418805188061880718808188091881018811188121881318814188151881618817188181881918820188211882218823188241882518826188271882818829188301883118832188331883418835188361883718838188391884018841188421884318844188451884618847188481884918850188511885218853188541885518856188571885818859188601886118862188631886418865188661886718868188691887018871188721887318874188751887618877188781887918880188811888218883188841888518886188871888818889188901889118892188931889418895188961889718898188991890018901189021890318904189051890618907189081890918910189111891218913189141891518916189171891818919189201892118922189231892418925189261892718928189291893018931189321893318934189351893618937189381893918940189411894218943189441894518946189471894818949189501895118952189531895418955189561895718958189591896018961189621896318964189651896618967189681896918970189711897218973189741897518976189771897818979189801898118982189831898418985189861898718988189891899018991189921899318994189951899618997189981899919000190011900219003190041900519006190071900819009190101901119012190131901419015190161901719018190191902019021190221902319024190251902619027190281902919030190311903219033190341903519036190371903819039190401904119042190431904419045190461904719048190491905019051190521905319054190551905619057190581905919060190611906219063190641906519066190671906819069190701907119072190731907419075190761907719078190791908019081190821908319084190851908619087190881908919090190911909219093190941909519096190971909819099191001910119102191031910419105191061910719108191091911019111191121911319114191151911619117191181911919120191211912219123191241912519126191271912819129191301913119132191331913419135191361913719138191391914019141191421914319144191451914619147191481914919150191511915219153191541915519156191571915819159191601916119162191631916419165191661916719168191691917019171191721917319174191751917619177191781917919180191811918219183191841918519186191871918819189191901919119192191931919419195191961919719198191991920019201192021920319204192051920619207192081920919210192111921219213192141921519216192171921819219192201922119222192231922419225192261922719228192291923019231192321923319234192351923619237192381923919240192411924219243192441924519246192471924819249192501925119252192531925419255192561925719258192591926019261192621926319264192651926619267192681926919270192711927219273192741927519276192771927819279192801928119282192831928419285192861928719288192891929019291192921929319294192951929619297192981929919300193011930219303193041930519306193071930819309193101931119312193131931419315193161931719318193191932019321193221932319324193251932619327193281932919330193311933219333193341933519336193371933819339193401934119342193431934419345193461934719348193491935019351193521935319354193551935619357193581935919360193611936219363193641936519366193671936819369193701937119372193731937419375193761937719378193791938019381193821938319384193851938619387193881938919390193911939219393193941939519396193971939819399194001940119402194031940419405194061940719408194091941019411194121941319414194151941619417194181941919420194211942219423194241942519426194271942819429194301943119432194331943419435194361943719438194391944019441194421944319444194451944619447194481944919450194511945219453194541945519456194571945819459194601946119462194631946419465194661946719468194691947019471194721947319474194751947619477194781947919480194811948219483194841948519486194871948819489194901949119492194931949419495194961949719498194991950019501195021950319504195051950619507195081950919510195111951219513195141951519516195171951819519195201952119522195231952419525195261952719528195291953019531195321953319534195351953619537195381953919540195411954219543195441954519546195471954819549195501955119552195531955419555195561955719558195591956019561195621956319564195651956619567195681956919570195711957219573195741957519576195771957819579195801958119582195831958419585195861958719588195891959019591195921959319594195951959619597195981959919600196011960219603196041960519606196071960819609196101961119612196131961419615196161961719618196191962019621196221962319624196251962619627196281962919630196311963219633196341963519636196371963819639196401964119642196431964419645196461964719648196491965019651196521965319654196551965619657196581965919660196611966219663196641966519666196671966819669196701967119672196731967419675196761967719678196791968019681196821968319684196851968619687196881968919690196911969219693196941969519696196971969819699197001970119702197031970419705197061970719708197091971019711197121971319714197151971619717197181971919720197211972219723197241972519726197271972819729197301973119732197331973419735197361973719738197391974019741197421974319744197451974619747197481974919750197511975219753197541975519756197571975819759197601976119762197631976419765197661976719768197691977019771197721977319774197751977619777197781977919780197811978219783197841978519786197871978819789197901979119792197931979419795197961979719798197991980019801198021980319804198051980619807198081980919810198111981219813198141981519816198171981819819198201982119822198231982419825198261982719828198291983019831198321983319834198351983619837198381983919840198411984219843198441984519846198471984819849198501985119852198531985419855198561985719858198591986019861198621986319864198651986619867198681986919870198711987219873198741987519876198771987819879198801988119882198831988419885198861988719888198891989019891198921989319894198951989619897198981989919900199011990219903199041990519906199071990819909199101991119912199131991419915199161991719918199191992019921199221992319924199251992619927199281992919930199311993219933199341993519936199371993819939199401994119942199431994419945199461994719948199491995019951199521995319954199551995619957199581995919960199611996219963199641996519966199671996819969199701997119972199731997419975199761997719978199791998019981199821998319984199851998619987199881998919990199911999219993199941999519996199971999819999200002000120002200032000420005200062000720008200092001020011200122001320014200152001620017200182001920020200212002220023200242002520026200272002820029200302003120032200332003420035200362003720038200392004020041200422004320044200452004620047200482004920050200512005220053200542005520056200572005820059200602006120062200632006420065200662006720068200692007020071200722007320074200752007620077200782007920080200812008220083200842008520086200872008820089200902009120092200932009420095200962009720098200992010020101201022010320104201052010620107201082010920110201112011220113201142011520116201172011820119201202012120122201232012420125201262012720128201292013020131201322013320134201352013620137201382013920140201412014220143201442014520146201472014820149201502015120152201532015420155201562015720158201592016020161201622016320164201652016620167201682016920170201712017220173201742017520176201772017820179201802018120182201832018420185201862018720188201892019020191201922019320194201952019620197201982019920200202012020220203202042020520206202072020820209202102021120212202132021420215202162021720218202192022020221202222022320224202252022620227202282022920230202312023220233202342023520236202372023820239202402024120242202432024420245202462024720248202492025020251202522025320254202552025620257202582025920260202612026220263202642026520266202672026820269202702027120272202732027420275202762027720278202792028020281202822028320284202852028620287202882028920290202912029220293202942029520296202972029820299203002030120302203032030420305203062030720308203092031020311203122031320314203152031620317203182031920320203212032220323203242032520326203272032820329203302033120332203332033420335203362033720338203392034020341203422034320344203452034620347203482034920350203512035220353203542035520356203572035820359203602036120362203632036420365203662036720368203692037020371203722037320374203752037620377203782037920380203812038220383203842038520386203872038820389203902039120392203932039420395203962039720398203992040020401204022040320404204052040620407204082040920410204112041220413204142041520416204172041820419204202042120422204232042420425204262042720428204292043020431204322043320434204352043620437204382043920440204412044220443204442044520446204472044820449204502045120452204532045420455204562045720458204592046020461204622046320464204652046620467204682046920470204712047220473204742047520476204772047820479204802048120482204832048420485204862048720488204892049020491204922049320494204952049620497204982049920500205012050220503205042050520506205072050820509205102051120512205132051420515205162051720518205192052020521205222052320524205252052620527205282052920530205312053220533205342053520536205372053820539205402054120542205432054420545205462054720548205492055020551205522055320554205552055620557205582055920560205612056220563205642056520566205672056820569205702057120572205732057420575205762057720578205792058020581205822058320584205852058620587205882058920590205912059220593205942059520596205972059820599206002060120602206032060420605206062060720608206092061020611206122061320614206152061620617206182061920620206212062220623206242062520626206272062820629206302063120632206332063420635206362063720638206392064020641206422064320644206452064620647206482064920650206512065220653206542065520656206572065820659206602066120662206632066420665206662066720668206692067020671206722067320674206752067620677206782067920680206812068220683206842068520686206872068820689206902069120692206932069420695206962069720698206992070020701207022070320704207052070620707207082070920710207112071220713207142071520716207172071820719207202072120722207232072420725207262072720728207292073020731207322073320734207352073620737207382073920740207412074220743207442074520746207472074820749207502075120752207532075420755207562075720758207592076020761207622076320764207652076620767207682076920770207712077220773207742077520776207772077820779207802078120782207832078420785207862078720788207892079020791207922079320794207952079620797207982079920800208012080220803208042080520806208072080820809208102081120812208132081420815208162081720818208192082020821208222082320824208252082620827208282082920830208312083220833208342083520836208372083820839208402084120842208432084420845208462084720848208492085020851208522085320854208552085620857208582085920860208612086220863208642086520866208672086820869208702087120872208732087420875208762087720878208792088020881208822088320884208852088620887208882088920890208912089220893208942089520896208972089820899209002090120902209032090420905209062090720908209092091020911209122091320914209152091620917209182091920920209212092220923209242092520926209272092820929209302093120932209332093420935209362093720938209392094020941209422094320944209452094620947209482094920950209512095220953209542095520956209572095820959209602096120962209632096420965209662096720968209692097020971209722097320974209752097620977209782097920980209812098220983209842098520986209872098820989209902099120992209932099420995209962099720998209992100021001210022100321004210052100621007210082100921010210112101221013210142101521016210172101821019210202102121022210232102421025210262102721028210292103021031210322103321034210352103621037210382103921040210412104221043210442104521046210472104821049210502105121052210532105421055210562105721058210592106021061210622106321064210652106621067210682106921070210712107221073210742107521076210772107821079210802108121082210832108421085210862108721088210892109021091210922109321094210952109621097210982109921100211012110221103211042110521106211072110821109211102111121112211132111421115211162111721118211192112021121211222112321124211252112621127211282112921130211312113221133211342113521136211372113821139211402114121142211432114421145211462114721148211492115021151211522115321154211552115621157211582115921160211612116221163211642116521166211672116821169211702117121172211732117421175211762117721178211792118021181211822118321184211852118621187211882118921190211912119221193211942119521196211972119821199212002120121202212032120421205212062120721208212092121021211212122121321214212152121621217212182121921220212212122221223212242122521226212272122821229212302123121232212332123421235212362123721238212392124021241212422124321244212452124621247212482124921250212512125221253212542125521256212572125821259212602126121262212632126421265212662126721268212692127021271212722127321274212752127621277212782127921280212812128221283212842128521286212872128821289212902129121292212932129421295212962129721298212992130021301213022130321304213052130621307213082130921310213112131221313213142131521316213172131821319213202132121322213232132421325213262132721328213292133021331213322133321334213352133621337213382133921340213412134221343213442134521346213472134821349213502135121352213532135421355213562135721358213592136021361213622136321364213652136621367213682136921370213712137221373213742137521376213772137821379213802138121382213832138421385213862138721388213892139021391213922139321394213952139621397213982139921400214012140221403214042140521406214072140821409214102141121412214132141421415214162141721418214192142021421214222142321424214252142621427214282142921430214312143221433214342143521436214372143821439214402144121442214432144421445214462144721448214492145021451214522145321454214552145621457214582145921460214612146221463214642146521466214672146821469214702147121472214732147421475214762147721478214792148021481214822148321484214852148621487214882148921490214912149221493214942149521496214972149821499215002150121502215032150421505215062150721508215092151021511215122151321514215152151621517215182151921520215212152221523215242152521526215272152821529215302153121532215332153421535215362153721538215392154021541215422154321544215452154621547215482154921550215512155221553215542155521556215572155821559215602156121562215632156421565215662156721568215692157021571215722157321574215752157621577215782157921580215812158221583215842158521586215872158821589215902159121592215932159421595215962159721598215992160021601216022160321604216052160621607216082160921610216112161221613216142161521616216172161821619216202162121622216232162421625216262162721628216292163021631216322163321634216352163621637216382163921640216412164221643216442164521646216472164821649216502165121652216532165421655216562165721658216592166021661216622166321664216652166621667216682166921670216712167221673216742167521676216772167821679216802168121682216832168421685216862168721688216892169021691216922169321694216952169621697216982169921700217012170221703217042170521706217072170821709217102171121712217132171421715217162171721718217192172021721217222172321724217252172621727217282172921730217312173221733217342173521736217372173821739217402174121742217432174421745217462174721748217492175021751217522175321754217552175621757217582175921760217612176221763217642176521766217672176821769217702177121772217732177421775217762177721778217792178021781217822178321784217852178621787217882178921790217912179221793217942179521796217972179821799218002180121802218032180421805218062180721808218092181021811218122181321814218152181621817218182181921820218212182221823218242182521826218272182821829218302183121832218332183421835218362183721838
  1. /******************************************************************************
  2. *
  3. * Copyright(c) 2017 - 2018 Realtek Corporation. All rights reserved.
  4. *
  5. * This program is free software; you can redistribute it and/or modify it
  6. * under the terms of version 2 of the GNU General Public License as
  7. * published by the Free Software Foundation.
  8. *
  9. * This program is distributed in the hope that it will be useful, but WITHOUT
  10. * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  11. * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
  12. * more details.
  13. *
  14. ******************************************************************************/
  15. #ifndef __INC_HALMAC_BIT_8822C_H
  16. #define __INC_HALMAC_BIT_8822C_H
  17. #define CPU_OPT_WIDTH 0x1F
  18. /* 2 REG_NOT_VALID_8822C */
  19. /* 2 REG_SYS_ISO_CTRL_8822C */
  20. #define BIT_PWC_EV12V_8822C BIT(15)
  21. /* 2 REG_NOT_VALID_8822C */
  22. #define BIT_PA33V_EN_8822C BIT(13)
  23. #define BIT_PA12V_EN_8822C BIT(12)
  24. #define BIT_UA33V_EN_8822C BIT(11)
  25. #define BIT_UA12V_EN_8822C BIT(10)
  26. #define BIT_ISO_RFDIO_8822C BIT(9)
  27. #define BIT_ISO_EB2CORE_8822C BIT(8)
  28. #define BIT_ISO_DIOE_8822C BIT(7)
  29. #define BIT_ISO_WLPON2PP_8822C BIT(6)
  30. #define BIT_ISO_IP2MAC_WA2PP_8822C BIT(5)
  31. #define BIT_ISO_PD2CORE_8822C BIT(4)
  32. #define BIT_ISO_PA2PCIE_8822C BIT(3)
  33. #define BIT_ISO_UD2CORE_8822C BIT(2)
  34. #define BIT_ISO_UA2USB_8822C BIT(1)
  35. #define BIT_ISO_WD2PP_8822C BIT(0)
  36. /* 2 REG_SYS_FUNC_EN_8822C */
  37. #define BIT_FEN_MREGEN_8822C BIT(15)
  38. #define BIT_FEN_HWPDN_8822C BIT(14)
  39. /* 2 REG_NOT_VALID_8822C */
  40. #define BIT_FEN_ELDR_8822C BIT(12)
  41. #define BIT_FEN_DCORE_8822C BIT(11)
  42. #define BIT_FEN_CPUEN_8822C BIT(10)
  43. #define BIT_FEN_DIOE_8822C BIT(9)
  44. #define BIT_FEN_PCIED_8822C BIT(8)
  45. #define BIT_FEN_PPLL_8822C BIT(7)
  46. #define BIT_FEN_PCIEA_8822C BIT(6)
  47. #define BIT_FEN_DIO_PCIE_8822C BIT(5)
  48. #define BIT_FEN_USBD_8822C BIT(4)
  49. #define BIT_FEN_UPLL_8822C BIT(3)
  50. #define BIT_FEN_USBA_8822C BIT(2)
  51. #define BIT_FEN_BB_GLB_RSTN_8822C BIT(1)
  52. #define BIT_FEN_BBRSTB_8822C BIT(0)
  53. /* 2 REG_SYS_PW_CTRL_8822C */
  54. #define BIT_SOP_EABM_8822C BIT(31)
  55. #define BIT_SOP_ACKF_8822C BIT(30)
  56. #define BIT_SOP_ERCK_8822C BIT(29)
  57. #define BIT_SOP_ESWR_8822C BIT(28)
  58. #define BIT_SOP_PWMM_8822C BIT(27)
  59. #define BIT_SOP_EECK_8822C BIT(26)
  60. #define BIT_SOP_ANA_CLK_DIVISION_2_8822C BIT(25)
  61. #define BIT_SOP_EXTL_8822C BIT(24)
  62. #define BIT_SYM_OP_RING_12M_8822C BIT(22)
  63. #define BIT_ROP_SWPR_8822C BIT(21)
  64. #define BIT_DIS_HW_LPLDM_8822C BIT(20)
  65. #define BIT_OPT_SWRST_WLMCU_8822C BIT(19)
  66. #define BIT_RDY_SYSPWR_8822C BIT(17)
  67. #define BIT_EN_WLON_8822C BIT(16)
  68. #define BIT_APDM_HPDN_8822C BIT(15)
  69. #define BIT_AFSM_PCIE_SUS_EN_8822C BIT(12)
  70. #define BIT_AFSM_WLSUS_EN_8822C BIT(11)
  71. #define BIT_APFM_SWLPS_8822C BIT(10)
  72. #define BIT_APFM_OFFMAC_8822C BIT(9)
  73. #define BIT_APFN_ONMAC_8822C BIT(8)
  74. #define BIT_CHIP_PDN_EN_8822C BIT(7)
  75. #define BIT_RDY_MACDIS_8822C BIT(6)
  76. /* 2 REG_NOT_VALID_8822C */
  77. #define BIT_PFM_WOWL_8822C BIT(3)
  78. #define BIT_PFM_LDKP_8822C BIT(2)
  79. #define BIT_WL_HCI_ALD_8822C BIT(1)
  80. #define BIT_PFM_LDALL_8822C BIT(0)
  81. /* 2 REG_SYS_CLK_CTRL_8822C */
  82. /* 2 REG_NOT_VALID_8822C */
  83. #define BIT_CPU_CLK_EN_8822C BIT(14)
  84. #define BIT_SYMREG_CLK_EN_8822C BIT(13)
  85. #define BIT_HCI_CLK_EN_8822C BIT(12)
  86. #define BIT_MAC_CLK_EN_8822C BIT(11)
  87. #define BIT_SEC_CLK_EN_8822C BIT(10)
  88. #define BIT_PHY_SSC_RSTB_8822C BIT(9)
  89. #define BIT_EXT_32K_EN_8822C BIT(8)
  90. #define BIT_WL_CLK_TEST_8822C BIT(7)
  91. #define BIT_OP_SPS_PWM_EN_8822C BIT(6)
  92. #define BIT_LOADER_CLK_EN_8822C BIT(5)
  93. #define BIT_MACSLP_8822C BIT(4)
  94. #define BIT_WAKEPAD_EN_8822C BIT(3)
  95. #define BIT_ROMD16V_EN_8822C BIT(2)
  96. #define BIT_ANA_CLK_DIVISION_2_8822C BIT(1)
  97. #define BIT_CNTD16V_EN_8822C BIT(0)
  98. /* 2 REG_SYS_EEPROM_CTRL_8822C */
  99. #define BIT_SHIFT_VPDIDX_8822C 8
  100. #define BIT_MASK_VPDIDX_8822C 0xff
  101. #define BIT_VPDIDX_8822C(x) \
  102. (((x) & BIT_MASK_VPDIDX_8822C) << BIT_SHIFT_VPDIDX_8822C)
  103. #define BITS_VPDIDX_8822C (BIT_MASK_VPDIDX_8822C << BIT_SHIFT_VPDIDX_8822C)
  104. #define BIT_CLEAR_VPDIDX_8822C(x) ((x) & (~BITS_VPDIDX_8822C))
  105. #define BIT_GET_VPDIDX_8822C(x) \
  106. (((x) >> BIT_SHIFT_VPDIDX_8822C) & BIT_MASK_VPDIDX_8822C)
  107. #define BIT_SET_VPDIDX_8822C(x, v) \
  108. (BIT_CLEAR_VPDIDX_8822C(x) | BIT_VPDIDX_8822C(v))
  109. #define BIT_SHIFT_EEM1_0_8822C 6
  110. #define BIT_MASK_EEM1_0_8822C 0x3
  111. #define BIT_EEM1_0_8822C(x) \
  112. (((x) & BIT_MASK_EEM1_0_8822C) << BIT_SHIFT_EEM1_0_8822C)
  113. #define BITS_EEM1_0_8822C (BIT_MASK_EEM1_0_8822C << BIT_SHIFT_EEM1_0_8822C)
  114. #define BIT_CLEAR_EEM1_0_8822C(x) ((x) & (~BITS_EEM1_0_8822C))
  115. #define BIT_GET_EEM1_0_8822C(x) \
  116. (((x) >> BIT_SHIFT_EEM1_0_8822C) & BIT_MASK_EEM1_0_8822C)
  117. #define BIT_SET_EEM1_0_8822C(x, v) \
  118. (BIT_CLEAR_EEM1_0_8822C(x) | BIT_EEM1_0_8822C(v))
  119. #define BIT_AUTOLOAD_SUS_8822C BIT(5)
  120. #define BIT_EERPOMSEL_8822C BIT(4)
  121. #define BIT_EECS_V1_8822C BIT(3)
  122. #define BIT_EESK_V1_8822C BIT(2)
  123. #define BIT_EEDI_V1_8822C BIT(1)
  124. #define BIT_EEDO_V1_8822C BIT(0)
  125. /* 2 REG_EE_VPD_8822C */
  126. #define BIT_SHIFT_VPD_DATA_8822C 0
  127. #define BIT_MASK_VPD_DATA_8822C 0xffffffffL
  128. #define BIT_VPD_DATA_8822C(x) \
  129. (((x) & BIT_MASK_VPD_DATA_8822C) << BIT_SHIFT_VPD_DATA_8822C)
  130. #define BITS_VPD_DATA_8822C \
  131. (BIT_MASK_VPD_DATA_8822C << BIT_SHIFT_VPD_DATA_8822C)
  132. #define BIT_CLEAR_VPD_DATA_8822C(x) ((x) & (~BITS_VPD_DATA_8822C))
  133. #define BIT_GET_VPD_DATA_8822C(x) \
  134. (((x) >> BIT_SHIFT_VPD_DATA_8822C) & BIT_MASK_VPD_DATA_8822C)
  135. #define BIT_SET_VPD_DATA_8822C(x, v) \
  136. (BIT_CLEAR_VPD_DATA_8822C(x) | BIT_VPD_DATA_8822C(v))
  137. /* 2 REG_SYS_SWR_CTRL1_8822C */
  138. /* 2 REG_NOT_VALID_8822C */
  139. /* 2 REG_NOT_VALID_8822C */
  140. /* 2 REG_NOT_VALID_8822C */
  141. /* 2 REG_NOT_VALID_8822C */
  142. /* 2 REG_NOT_VALID_8822C */
  143. /* 2 REG_NOT_VALID_8822C */
  144. /* 2 REG_NOT_VALID_8822C */
  145. /* 2 REG_NOT_VALID_8822C */
  146. /* 2 REG_NOT_VALID_8822C */
  147. /* 2 REG_NOT_VALID_8822C */
  148. /* 2 REG_NOT_VALID_8822C */
  149. /* 2 REG_NOT_VALID_8822C */
  150. #define BIT_HW_AUTO_CTRL_EXT_SWR_8822C BIT(9)
  151. #define BIT_USE_INTERNAL_SWR_AND_LDO_8822C BIT(8)
  152. #define BIT_MAC_ID_EN_8822C BIT(7)
  153. /* 2 REG_NOT_VALID_8822C */
  154. /* 2 REG_SYS_SWR_CTRL2_8822C */
  155. /* 2 REG_NOT_VALID_8822C */
  156. /* 2 REG_NOT_VALID_8822C */
  157. /* 2 REG_NOT_VALID_8822C */
  158. /* 2 REG_NOT_VALID_8822C */
  159. /* 2 REG_NOT_VALID_8822C */
  160. /* 2 REG_NOT_VALID_8822C */
  161. /* 2 REG_NOT_VALID_8822C */
  162. #define BIT_SW18_SEL_8822C BIT(13)
  163. /* 2 REG_NOT_VALID_8822C */
  164. #define BIT_SW18_SD_8822C BIT(10)
  165. /* 2 REG_NOT_VALID_8822C */
  166. /* 2 REG_NOT_VALID_8822C */
  167. /* 2 REG_NOT_VALID_8822C */
  168. /* 2 REG_NOT_VALID_8822C */
  169. /* 2 REG_NOT_VALID_8822C */
  170. /* 2 REG_NOT_VALID_8822C */
  171. /* 2 REG_SYS_SWR_CTRL3_8822C */
  172. #define BIT_SPS18_OCP_DIS_8822C BIT(31)
  173. #define BIT_SHIFT_SPS18_OCP_TH_8822C 16
  174. #define BIT_MASK_SPS18_OCP_TH_8822C 0x7fff
  175. #define BIT_SPS18_OCP_TH_8822C(x) \
  176. (((x) & BIT_MASK_SPS18_OCP_TH_8822C) << BIT_SHIFT_SPS18_OCP_TH_8822C)
  177. #define BITS_SPS18_OCP_TH_8822C \
  178. (BIT_MASK_SPS18_OCP_TH_8822C << BIT_SHIFT_SPS18_OCP_TH_8822C)
  179. #define BIT_CLEAR_SPS18_OCP_TH_8822C(x) ((x) & (~BITS_SPS18_OCP_TH_8822C))
  180. #define BIT_GET_SPS18_OCP_TH_8822C(x) \
  181. (((x) >> BIT_SHIFT_SPS18_OCP_TH_8822C) & BIT_MASK_SPS18_OCP_TH_8822C)
  182. #define BIT_SET_SPS18_OCP_TH_8822C(x, v) \
  183. (BIT_CLEAR_SPS18_OCP_TH_8822C(x) | BIT_SPS18_OCP_TH_8822C(v))
  184. #define BIT_SHIFT_OCP_WINDOW_8822C 0
  185. #define BIT_MASK_OCP_WINDOW_8822C 0xffff
  186. #define BIT_OCP_WINDOW_8822C(x) \
  187. (((x) & BIT_MASK_OCP_WINDOW_8822C) << BIT_SHIFT_OCP_WINDOW_8822C)
  188. #define BITS_OCP_WINDOW_8822C \
  189. (BIT_MASK_OCP_WINDOW_8822C << BIT_SHIFT_OCP_WINDOW_8822C)
  190. #define BIT_CLEAR_OCP_WINDOW_8822C(x) ((x) & (~BITS_OCP_WINDOW_8822C))
  191. #define BIT_GET_OCP_WINDOW_8822C(x) \
  192. (((x) >> BIT_SHIFT_OCP_WINDOW_8822C) & BIT_MASK_OCP_WINDOW_8822C)
  193. #define BIT_SET_OCP_WINDOW_8822C(x, v) \
  194. (BIT_CLEAR_OCP_WINDOW_8822C(x) | BIT_OCP_WINDOW_8822C(v))
  195. /* 2 REG_RSV_CTRL_8822C */
  196. #define BIT_HREG_DBG_8822C BIT(23)
  197. #define BIT_WLMCUIOIF_8822C BIT(8)
  198. #define BIT_LOCK_ALL_EN_8822C BIT(7)
  199. #define BIT_R_DIS_PRST_8822C BIT(6)
  200. #define BIT_WLOCK_1C_B6_8822C BIT(5)
  201. #define BIT_WLOCK_40_8822C BIT(4)
  202. #define BIT_WLOCK_08_8822C BIT(3)
  203. #define BIT_WLOCK_04_8822C BIT(2)
  204. #define BIT_WLOCK_00_8822C BIT(1)
  205. #define BIT_WLOCK_ALL_8822C BIT(0)
  206. /* 2 REG_RF_CTRL_8822C */
  207. #define BIT_RF_SDMRSTB_8822C BIT(2)
  208. #define BIT_RF_RSTB_8822C BIT(1)
  209. #define BIT_RF_EN_8822C BIT(0)
  210. /* 2 REG_AFE_LDO_CTRL_8822C */
  211. #define BIT_R_SYM_WLBBOFF1_P4_EN_8822C BIT(9)
  212. #define BIT_R_SYM_WLBBOFF1_P3_EN_8822C BIT(8)
  213. #define BIT_R_SYM_WLBBOFF1_P2_EN_8822C BIT(7)
  214. #define BIT_R_SYM_WLBBOFF1_P1_EN_8822C BIT(6)
  215. #define BIT_R_SYM_WLBBOFF_P4_EN_8822C BIT(4)
  216. #define BIT_R_SYM_WLBBOFF_P3_EN_8822C BIT(3)
  217. #define BIT_R_SYM_WLBBOFF_P2_EN_8822C BIT(2)
  218. #define BIT_R_SYM_WLBBOFF_P1_EN_8822C BIT(1)
  219. #define BIT_R_SYM_WLBBOFF_EN_8822C BIT(0)
  220. /* 2 REG_AFE_CTRL1_8822C */
  221. /* 2 REG_NOT_VALID_8822C */
  222. /* 2 REG_NOT_VALID_8822C */
  223. /* 2 REG_NOT_VALID_8822C */
  224. /* 2 REG_NOT_VALID_8822C */
  225. #define BIT_SHIFT_MAC_CLK_SEL_8822C 20
  226. #define BIT_MASK_MAC_CLK_SEL_8822C 0x3
  227. #define BIT_MAC_CLK_SEL_8822C(x) \
  228. (((x) & BIT_MASK_MAC_CLK_SEL_8822C) << BIT_SHIFT_MAC_CLK_SEL_8822C)
  229. #define BITS_MAC_CLK_SEL_8822C \
  230. (BIT_MASK_MAC_CLK_SEL_8822C << BIT_SHIFT_MAC_CLK_SEL_8822C)
  231. #define BIT_CLEAR_MAC_CLK_SEL_8822C(x) ((x) & (~BITS_MAC_CLK_SEL_8822C))
  232. #define BIT_GET_MAC_CLK_SEL_8822C(x) \
  233. (((x) >> BIT_SHIFT_MAC_CLK_SEL_8822C) & BIT_MASK_MAC_CLK_SEL_8822C)
  234. #define BIT_SET_MAC_CLK_SEL_8822C(x, v) \
  235. (BIT_CLEAR_MAC_CLK_SEL_8822C(x) | BIT_MAC_CLK_SEL_8822C(v))
  236. /* 2 REG_NOT_VALID_8822C */
  237. /* 2 REG_NOT_VALID_8822C */
  238. /* 2 REG_NOT_VALID_8822C */
  239. /* 2 REG_NOT_VALID_8822C */
  240. /* 2 REG_NOT_VALID_8822C */
  241. /* 2 REG_NOT_VALID_8822C */
  242. /* 2 REG_NOT_VALID_8822C */
  243. /* 2 REG_NOT_VALID_8822C */
  244. /* 2 REG_NOT_VALID_8822C */
  245. /* 2 REG_NOT_VALID_8822C */
  246. /* 2 REG_NOT_VALID_8822C */
  247. /* 2 REG_NOT_VALID_8822C */
  248. /* 2 REG_NOT_VALID_8822C */
  249. /* 2 REG_ANAPARSW_POW_MAC_8822C */
  250. #define BIT_POW_LDO15_8822C BIT(2)
  251. #define BIT_POW_SW_8822C BIT(1)
  252. #define BIT_POW_LDO14_8822C BIT(0)
  253. /* 2 REG_ANAPARLDO_POW_MAC_8822C */
  254. #define BIT_LDOE25_POW_L_8822C BIT(0)
  255. /* 2 REG_ANAPAR_POW_MAC_8822C */
  256. #define BIT_DUMMY_V4_8822C BIT(7)
  257. #define BIT_DUMMY_V3_8822C BIT(6)
  258. #define BIT_DUMMY_V2_8822C BIT(5)
  259. #define BIT_DUMMY_V1_8822C BIT(4)
  260. #define BIT_POW_PC_LDO_PORT1_8822C BIT(3)
  261. #define BIT_POW_PC_LDO_PORT0_8822C BIT(2)
  262. #define BIT_POW_PLL_V1_8822C BIT(1)
  263. #define BIT_POW_POWER_CUT_POW_LDO_8822C BIT(0)
  264. /* 2 REG_ANAPAR_POW_XTAL_8822C */
  265. #define BIT_POW_XTAL_8822C BIT(1)
  266. #define BIT_POW_BG_8822C BIT(0)
  267. /* 2 REG_ANAPARLDO_MAC_8822C */
  268. /* 2 REG_NOT_VALID_8822C */
  269. #define BIT_REG_STANDBY_L_8822C BIT(19)
  270. #define BIT_PD_REGU_L_8822C BIT(18)
  271. #define BIT_EN_PC_BT_L_8822C BIT(17)
  272. #define BIT_SHIFT_REG_LDOADJ_L_8822C 13
  273. #define BIT_MASK_REG_LDOADJ_L_8822C 0xf
  274. #define BIT_REG_LDOADJ_L_8822C(x) \
  275. (((x) & BIT_MASK_REG_LDOADJ_L_8822C) << BIT_SHIFT_REG_LDOADJ_L_8822C)
  276. #define BITS_REG_LDOADJ_L_8822C \
  277. (BIT_MASK_REG_LDOADJ_L_8822C << BIT_SHIFT_REG_LDOADJ_L_8822C)
  278. #define BIT_CLEAR_REG_LDOADJ_L_8822C(x) ((x) & (~BITS_REG_LDOADJ_L_8822C))
  279. #define BIT_GET_REG_LDOADJ_L_8822C(x) \
  280. (((x) >> BIT_SHIFT_REG_LDOADJ_L_8822C) & BIT_MASK_REG_LDOADJ_L_8822C)
  281. #define BIT_SET_REG_LDOADJ_L_8822C(x, v) \
  282. (BIT_CLEAR_REG_LDOADJ_L_8822C(x) | BIT_REG_LDOADJ_L_8822C(v))
  283. #define BIT_CK12M_EN_8822C BIT(11)
  284. #define BIT_CK12M_SEL_8822C BIT(10)
  285. #define BIT_EN_25_L_8822C BIT(9)
  286. #define BIT_EN_SLEEP_8822C BIT(8)
  287. #define BIT_SHIFT_LDOH12_V12ADJ_L_8822C 4
  288. #define BIT_MASK_LDOH12_V12ADJ_L_8822C 0xf
  289. #define BIT_LDOH12_V12ADJ_L_8822C(x) \
  290. (((x) & BIT_MASK_LDOH12_V12ADJ_L_8822C) \
  291. << BIT_SHIFT_LDOH12_V12ADJ_L_8822C)
  292. #define BITS_LDOH12_V12ADJ_L_8822C \
  293. (BIT_MASK_LDOH12_V12ADJ_L_8822C << BIT_SHIFT_LDOH12_V12ADJ_L_8822C)
  294. #define BIT_CLEAR_LDOH12_V12ADJ_L_8822C(x) ((x) & (~BITS_LDOH12_V12ADJ_L_8822C))
  295. #define BIT_GET_LDOH12_V12ADJ_L_8822C(x) \
  296. (((x) >> BIT_SHIFT_LDOH12_V12ADJ_L_8822C) & \
  297. BIT_MASK_LDOH12_V12ADJ_L_8822C)
  298. #define BIT_SET_LDOH12_V12ADJ_L_8822C(x, v) \
  299. (BIT_CLEAR_LDOH12_V12ADJ_L_8822C(x) | BIT_LDOH12_V12ADJ_L_8822C(v))
  300. #define BIT_SHIFT_LDOE25_V12ADJ_L_V1_8822C 0
  301. #define BIT_MASK_LDOE25_V12ADJ_L_V1_8822C 0xf
  302. #define BIT_LDOE25_V12ADJ_L_V1_8822C(x) \
  303. (((x) & BIT_MASK_LDOE25_V12ADJ_L_V1_8822C) \
  304. << BIT_SHIFT_LDOE25_V12ADJ_L_V1_8822C)
  305. #define BITS_LDOE25_V12ADJ_L_V1_8822C \
  306. (BIT_MASK_LDOE25_V12ADJ_L_V1_8822C \
  307. << BIT_SHIFT_LDOE25_V12ADJ_L_V1_8822C)
  308. #define BIT_CLEAR_LDOE25_V12ADJ_L_V1_8822C(x) \
  309. ((x) & (~BITS_LDOE25_V12ADJ_L_V1_8822C))
  310. #define BIT_GET_LDOE25_V12ADJ_L_V1_8822C(x) \
  311. (((x) >> BIT_SHIFT_LDOE25_V12ADJ_L_V1_8822C) & \
  312. BIT_MASK_LDOE25_V12ADJ_L_V1_8822C)
  313. #define BIT_SET_LDOE25_V12ADJ_L_V1_8822C(x, v) \
  314. (BIT_CLEAR_LDOE25_V12ADJ_L_V1_8822C(x) | \
  315. BIT_LDOE25_V12ADJ_L_V1_8822C(v))
  316. /* 2 REG_EFUSE_CTRL_8822C */
  317. #define BIT_EF_FLAG_8822C BIT(31)
  318. #define BIT_SHIFT_EF_PGPD_8822C 28
  319. #define BIT_MASK_EF_PGPD_8822C 0x7
  320. #define BIT_EF_PGPD_8822C(x) \
  321. (((x) & BIT_MASK_EF_PGPD_8822C) << BIT_SHIFT_EF_PGPD_8822C)
  322. #define BITS_EF_PGPD_8822C (BIT_MASK_EF_PGPD_8822C << BIT_SHIFT_EF_PGPD_8822C)
  323. #define BIT_CLEAR_EF_PGPD_8822C(x) ((x) & (~BITS_EF_PGPD_8822C))
  324. #define BIT_GET_EF_PGPD_8822C(x) \
  325. (((x) >> BIT_SHIFT_EF_PGPD_8822C) & BIT_MASK_EF_PGPD_8822C)
  326. #define BIT_SET_EF_PGPD_8822C(x, v) \
  327. (BIT_CLEAR_EF_PGPD_8822C(x) | BIT_EF_PGPD_8822C(v))
  328. #define BIT_SHIFT_EF_RDT_8822C 24
  329. #define BIT_MASK_EF_RDT_8822C 0xf
  330. #define BIT_EF_RDT_8822C(x) \
  331. (((x) & BIT_MASK_EF_RDT_8822C) << BIT_SHIFT_EF_RDT_8822C)
  332. #define BITS_EF_RDT_8822C (BIT_MASK_EF_RDT_8822C << BIT_SHIFT_EF_RDT_8822C)
  333. #define BIT_CLEAR_EF_RDT_8822C(x) ((x) & (~BITS_EF_RDT_8822C))
  334. #define BIT_GET_EF_RDT_8822C(x) \
  335. (((x) >> BIT_SHIFT_EF_RDT_8822C) & BIT_MASK_EF_RDT_8822C)
  336. #define BIT_SET_EF_RDT_8822C(x, v) \
  337. (BIT_CLEAR_EF_RDT_8822C(x) | BIT_EF_RDT_8822C(v))
  338. #define BIT_SHIFT_EF_PGTS_8822C 20
  339. #define BIT_MASK_EF_PGTS_8822C 0xf
  340. #define BIT_EF_PGTS_8822C(x) \
  341. (((x) & BIT_MASK_EF_PGTS_8822C) << BIT_SHIFT_EF_PGTS_8822C)
  342. #define BITS_EF_PGTS_8822C (BIT_MASK_EF_PGTS_8822C << BIT_SHIFT_EF_PGTS_8822C)
  343. #define BIT_CLEAR_EF_PGTS_8822C(x) ((x) & (~BITS_EF_PGTS_8822C))
  344. #define BIT_GET_EF_PGTS_8822C(x) \
  345. (((x) >> BIT_SHIFT_EF_PGTS_8822C) & BIT_MASK_EF_PGTS_8822C)
  346. #define BIT_SET_EF_PGTS_8822C(x, v) \
  347. (BIT_CLEAR_EF_PGTS_8822C(x) | BIT_EF_PGTS_8822C(v))
  348. #define BIT_EF_PDWN_8822C BIT(19)
  349. #define BIT_EF_ALDEN_8822C BIT(18)
  350. #define BIT_SHIFT_EF_ADDR_8822C 8
  351. #define BIT_MASK_EF_ADDR_8822C 0x3ff
  352. #define BIT_EF_ADDR_8822C(x) \
  353. (((x) & BIT_MASK_EF_ADDR_8822C) << BIT_SHIFT_EF_ADDR_8822C)
  354. #define BITS_EF_ADDR_8822C (BIT_MASK_EF_ADDR_8822C << BIT_SHIFT_EF_ADDR_8822C)
  355. #define BIT_CLEAR_EF_ADDR_8822C(x) ((x) & (~BITS_EF_ADDR_8822C))
  356. #define BIT_GET_EF_ADDR_8822C(x) \
  357. (((x) >> BIT_SHIFT_EF_ADDR_8822C) & BIT_MASK_EF_ADDR_8822C)
  358. #define BIT_SET_EF_ADDR_8822C(x, v) \
  359. (BIT_CLEAR_EF_ADDR_8822C(x) | BIT_EF_ADDR_8822C(v))
  360. #define BIT_SHIFT_EF_DATA_8822C 0
  361. #define BIT_MASK_EF_DATA_8822C 0xff
  362. #define BIT_EF_DATA_8822C(x) \
  363. (((x) & BIT_MASK_EF_DATA_8822C) << BIT_SHIFT_EF_DATA_8822C)
  364. #define BITS_EF_DATA_8822C (BIT_MASK_EF_DATA_8822C << BIT_SHIFT_EF_DATA_8822C)
  365. #define BIT_CLEAR_EF_DATA_8822C(x) ((x) & (~BITS_EF_DATA_8822C))
  366. #define BIT_GET_EF_DATA_8822C(x) \
  367. (((x) >> BIT_SHIFT_EF_DATA_8822C) & BIT_MASK_EF_DATA_8822C)
  368. #define BIT_SET_EF_DATA_8822C(x, v) \
  369. (BIT_CLEAR_EF_DATA_8822C(x) | BIT_EF_DATA_8822C(v))
  370. /* 2 REG_LDO_EFUSE_CTRL_8822C */
  371. /* 2 REG_NOT_VALID_8822C */
  372. /* 2 REG_NOT_VALID_8822C */
  373. #define BIT_EF_CRES_SEL_8822C BIT(26)
  374. #define BIT_SHIFT_EF_SCAN_START_V1_8822C 16
  375. #define BIT_MASK_EF_SCAN_START_V1_8822C 0x3ff
  376. #define BIT_EF_SCAN_START_V1_8822C(x) \
  377. (((x) & BIT_MASK_EF_SCAN_START_V1_8822C) \
  378. << BIT_SHIFT_EF_SCAN_START_V1_8822C)
  379. #define BITS_EF_SCAN_START_V1_8822C \
  380. (BIT_MASK_EF_SCAN_START_V1_8822C << BIT_SHIFT_EF_SCAN_START_V1_8822C)
  381. #define BIT_CLEAR_EF_SCAN_START_V1_8822C(x) \
  382. ((x) & (~BITS_EF_SCAN_START_V1_8822C))
  383. #define BIT_GET_EF_SCAN_START_V1_8822C(x) \
  384. (((x) >> BIT_SHIFT_EF_SCAN_START_V1_8822C) & \
  385. BIT_MASK_EF_SCAN_START_V1_8822C)
  386. #define BIT_SET_EF_SCAN_START_V1_8822C(x, v) \
  387. (BIT_CLEAR_EF_SCAN_START_V1_8822C(x) | BIT_EF_SCAN_START_V1_8822C(v))
  388. #define BIT_SHIFT_EF_SCAN_END_8822C 12
  389. #define BIT_MASK_EF_SCAN_END_8822C 0xf
  390. #define BIT_EF_SCAN_END_8822C(x) \
  391. (((x) & BIT_MASK_EF_SCAN_END_8822C) << BIT_SHIFT_EF_SCAN_END_8822C)
  392. #define BITS_EF_SCAN_END_8822C \
  393. (BIT_MASK_EF_SCAN_END_8822C << BIT_SHIFT_EF_SCAN_END_8822C)
  394. #define BIT_CLEAR_EF_SCAN_END_8822C(x) ((x) & (~BITS_EF_SCAN_END_8822C))
  395. #define BIT_GET_EF_SCAN_END_8822C(x) \
  396. (((x) >> BIT_SHIFT_EF_SCAN_END_8822C) & BIT_MASK_EF_SCAN_END_8822C)
  397. #define BIT_SET_EF_SCAN_END_8822C(x, v) \
  398. (BIT_CLEAR_EF_SCAN_END_8822C(x) | BIT_EF_SCAN_END_8822C(v))
  399. #define BIT_EF_PD_DIS_8822C BIT(11)
  400. #define BIT_SHIFT_EF_CELL_SEL_8822C 8
  401. #define BIT_MASK_EF_CELL_SEL_8822C 0x3
  402. #define BIT_EF_CELL_SEL_8822C(x) \
  403. (((x) & BIT_MASK_EF_CELL_SEL_8822C) << BIT_SHIFT_EF_CELL_SEL_8822C)
  404. #define BITS_EF_CELL_SEL_8822C \
  405. (BIT_MASK_EF_CELL_SEL_8822C << BIT_SHIFT_EF_CELL_SEL_8822C)
  406. #define BIT_CLEAR_EF_CELL_SEL_8822C(x) ((x) & (~BITS_EF_CELL_SEL_8822C))
  407. #define BIT_GET_EF_CELL_SEL_8822C(x) \
  408. (((x) >> BIT_SHIFT_EF_CELL_SEL_8822C) & BIT_MASK_EF_CELL_SEL_8822C)
  409. #define BIT_SET_EF_CELL_SEL_8822C(x, v) \
  410. (BIT_CLEAR_EF_CELL_SEL_8822C(x) | BIT_EF_CELL_SEL_8822C(v))
  411. #define BIT_EF_TRPT_8822C BIT(7)
  412. #define BIT_SHIFT_EF_TTHD_8822C 0
  413. #define BIT_MASK_EF_TTHD_8822C 0x7f
  414. #define BIT_EF_TTHD_8822C(x) \
  415. (((x) & BIT_MASK_EF_TTHD_8822C) << BIT_SHIFT_EF_TTHD_8822C)
  416. #define BITS_EF_TTHD_8822C (BIT_MASK_EF_TTHD_8822C << BIT_SHIFT_EF_TTHD_8822C)
  417. #define BIT_CLEAR_EF_TTHD_8822C(x) ((x) & (~BITS_EF_TTHD_8822C))
  418. #define BIT_GET_EF_TTHD_8822C(x) \
  419. (((x) >> BIT_SHIFT_EF_TTHD_8822C) & BIT_MASK_EF_TTHD_8822C)
  420. #define BIT_SET_EF_TTHD_8822C(x, v) \
  421. (BIT_CLEAR_EF_TTHD_8822C(x) | BIT_EF_TTHD_8822C(v))
  422. /* 2 REG_PWR_OPTION_CTRL_8822C */
  423. #define BIT_SHIFT_DBG_SEL_V1_8822C 16
  424. #define BIT_MASK_DBG_SEL_V1_8822C 0xff
  425. #define BIT_DBG_SEL_V1_8822C(x) \
  426. (((x) & BIT_MASK_DBG_SEL_V1_8822C) << BIT_SHIFT_DBG_SEL_V1_8822C)
  427. #define BITS_DBG_SEL_V1_8822C \
  428. (BIT_MASK_DBG_SEL_V1_8822C << BIT_SHIFT_DBG_SEL_V1_8822C)
  429. #define BIT_CLEAR_DBG_SEL_V1_8822C(x) ((x) & (~BITS_DBG_SEL_V1_8822C))
  430. #define BIT_GET_DBG_SEL_V1_8822C(x) \
  431. (((x) >> BIT_SHIFT_DBG_SEL_V1_8822C) & BIT_MASK_DBG_SEL_V1_8822C)
  432. #define BIT_SET_DBG_SEL_V1_8822C(x, v) \
  433. (BIT_CLEAR_DBG_SEL_V1_8822C(x) | BIT_DBG_SEL_V1_8822C(v))
  434. #define BIT_SHIFT_DBG_SEL_BYTE_8822C 14
  435. #define BIT_MASK_DBG_SEL_BYTE_8822C 0x3
  436. #define BIT_DBG_SEL_BYTE_8822C(x) \
  437. (((x) & BIT_MASK_DBG_SEL_BYTE_8822C) << BIT_SHIFT_DBG_SEL_BYTE_8822C)
  438. #define BITS_DBG_SEL_BYTE_8822C \
  439. (BIT_MASK_DBG_SEL_BYTE_8822C << BIT_SHIFT_DBG_SEL_BYTE_8822C)
  440. #define BIT_CLEAR_DBG_SEL_BYTE_8822C(x) ((x) & (~BITS_DBG_SEL_BYTE_8822C))
  441. #define BIT_GET_DBG_SEL_BYTE_8822C(x) \
  442. (((x) >> BIT_SHIFT_DBG_SEL_BYTE_8822C) & BIT_MASK_DBG_SEL_BYTE_8822C)
  443. #define BIT_SET_DBG_SEL_BYTE_8822C(x, v) \
  444. (BIT_CLEAR_DBG_SEL_BYTE_8822C(x) | BIT_DBG_SEL_BYTE_8822C(v))
  445. /* 2 REG_NOT_VALID_8822C */
  446. #define BIT_SYSON_DBG_PAD_E2_8822C BIT(11)
  447. #define BIT_SYSON_LED_PAD_E2_8822C BIT(10)
  448. #define BIT_SYSON_GPEE_PAD_E2_8822C BIT(9)
  449. #define BIT_SYSON_PCI_PAD_E2_8822C BIT(8)
  450. #define BIT_AUTO_SW_LDO_VOL_EN_8822C BIT(7)
  451. #define BIT_SHIFT_SYSON_SPS0WWV_WT_8822C 4
  452. #define BIT_MASK_SYSON_SPS0WWV_WT_8822C 0x3
  453. #define BIT_SYSON_SPS0WWV_WT_8822C(x) \
  454. (((x) & BIT_MASK_SYSON_SPS0WWV_WT_8822C) \
  455. << BIT_SHIFT_SYSON_SPS0WWV_WT_8822C)
  456. #define BITS_SYSON_SPS0WWV_WT_8822C \
  457. (BIT_MASK_SYSON_SPS0WWV_WT_8822C << BIT_SHIFT_SYSON_SPS0WWV_WT_8822C)
  458. #define BIT_CLEAR_SYSON_SPS0WWV_WT_8822C(x) \
  459. ((x) & (~BITS_SYSON_SPS0WWV_WT_8822C))
  460. #define BIT_GET_SYSON_SPS0WWV_WT_8822C(x) \
  461. (((x) >> BIT_SHIFT_SYSON_SPS0WWV_WT_8822C) & \
  462. BIT_MASK_SYSON_SPS0WWV_WT_8822C)
  463. #define BIT_SET_SYSON_SPS0WWV_WT_8822C(x, v) \
  464. (BIT_CLEAR_SYSON_SPS0WWV_WT_8822C(x) | BIT_SYSON_SPS0WWV_WT_8822C(v))
  465. #define BIT_SHIFT_SYSON_SPS0LDO_WT_8822C 2
  466. #define BIT_MASK_SYSON_SPS0LDO_WT_8822C 0x3
  467. #define BIT_SYSON_SPS0LDO_WT_8822C(x) \
  468. (((x) & BIT_MASK_SYSON_SPS0LDO_WT_8822C) \
  469. << BIT_SHIFT_SYSON_SPS0LDO_WT_8822C)
  470. #define BITS_SYSON_SPS0LDO_WT_8822C \
  471. (BIT_MASK_SYSON_SPS0LDO_WT_8822C << BIT_SHIFT_SYSON_SPS0LDO_WT_8822C)
  472. #define BIT_CLEAR_SYSON_SPS0LDO_WT_8822C(x) \
  473. ((x) & (~BITS_SYSON_SPS0LDO_WT_8822C))
  474. #define BIT_GET_SYSON_SPS0LDO_WT_8822C(x) \
  475. (((x) >> BIT_SHIFT_SYSON_SPS0LDO_WT_8822C) & \
  476. BIT_MASK_SYSON_SPS0LDO_WT_8822C)
  477. #define BIT_SET_SYSON_SPS0LDO_WT_8822C(x, v) \
  478. (BIT_CLEAR_SYSON_SPS0LDO_WT_8822C(x) | BIT_SYSON_SPS0LDO_WT_8822C(v))
  479. #define BIT_SHIFT_SYSON_RCLK_SCALE_8822C 0
  480. #define BIT_MASK_SYSON_RCLK_SCALE_8822C 0x3
  481. #define BIT_SYSON_RCLK_SCALE_8822C(x) \
  482. (((x) & BIT_MASK_SYSON_RCLK_SCALE_8822C) \
  483. << BIT_SHIFT_SYSON_RCLK_SCALE_8822C)
  484. #define BITS_SYSON_RCLK_SCALE_8822C \
  485. (BIT_MASK_SYSON_RCLK_SCALE_8822C << BIT_SHIFT_SYSON_RCLK_SCALE_8822C)
  486. #define BIT_CLEAR_SYSON_RCLK_SCALE_8822C(x) \
  487. ((x) & (~BITS_SYSON_RCLK_SCALE_8822C))
  488. #define BIT_GET_SYSON_RCLK_SCALE_8822C(x) \
  489. (((x) >> BIT_SHIFT_SYSON_RCLK_SCALE_8822C) & \
  490. BIT_MASK_SYSON_RCLK_SCALE_8822C)
  491. #define BIT_SET_SYSON_RCLK_SCALE_8822C(x, v) \
  492. (BIT_CLEAR_SYSON_RCLK_SCALE_8822C(x) | BIT_SYSON_RCLK_SCALE_8822C(v))
  493. /* 2 REG_CAL_TIMER_8822C */
  494. #define BIT_SHIFT_MATCH_CNT_8822C 8
  495. #define BIT_MASK_MATCH_CNT_8822C 0xff
  496. #define BIT_MATCH_CNT_8822C(x) \
  497. (((x) & BIT_MASK_MATCH_CNT_8822C) << BIT_SHIFT_MATCH_CNT_8822C)
  498. #define BITS_MATCH_CNT_8822C \
  499. (BIT_MASK_MATCH_CNT_8822C << BIT_SHIFT_MATCH_CNT_8822C)
  500. #define BIT_CLEAR_MATCH_CNT_8822C(x) ((x) & (~BITS_MATCH_CNT_8822C))
  501. #define BIT_GET_MATCH_CNT_8822C(x) \
  502. (((x) >> BIT_SHIFT_MATCH_CNT_8822C) & BIT_MASK_MATCH_CNT_8822C)
  503. #define BIT_SET_MATCH_CNT_8822C(x, v) \
  504. (BIT_CLEAR_MATCH_CNT_8822C(x) | BIT_MATCH_CNT_8822C(v))
  505. #define BIT_SHIFT_CAL_SCAL_8822C 0
  506. #define BIT_MASK_CAL_SCAL_8822C 0xff
  507. #define BIT_CAL_SCAL_8822C(x) \
  508. (((x) & BIT_MASK_CAL_SCAL_8822C) << BIT_SHIFT_CAL_SCAL_8822C)
  509. #define BITS_CAL_SCAL_8822C \
  510. (BIT_MASK_CAL_SCAL_8822C << BIT_SHIFT_CAL_SCAL_8822C)
  511. #define BIT_CLEAR_CAL_SCAL_8822C(x) ((x) & (~BITS_CAL_SCAL_8822C))
  512. #define BIT_GET_CAL_SCAL_8822C(x) \
  513. (((x) >> BIT_SHIFT_CAL_SCAL_8822C) & BIT_MASK_CAL_SCAL_8822C)
  514. #define BIT_SET_CAL_SCAL_8822C(x, v) \
  515. (BIT_CLEAR_CAL_SCAL_8822C(x) | BIT_CAL_SCAL_8822C(v))
  516. /* 2 REG_ACLK_MON_8822C */
  517. #define BIT_SHIFT_RCLK_MON_8822C 5
  518. #define BIT_MASK_RCLK_MON_8822C 0x7ff
  519. #define BIT_RCLK_MON_8822C(x) \
  520. (((x) & BIT_MASK_RCLK_MON_8822C) << BIT_SHIFT_RCLK_MON_8822C)
  521. #define BITS_RCLK_MON_8822C \
  522. (BIT_MASK_RCLK_MON_8822C << BIT_SHIFT_RCLK_MON_8822C)
  523. #define BIT_CLEAR_RCLK_MON_8822C(x) ((x) & (~BITS_RCLK_MON_8822C))
  524. #define BIT_GET_RCLK_MON_8822C(x) \
  525. (((x) >> BIT_SHIFT_RCLK_MON_8822C) & BIT_MASK_RCLK_MON_8822C)
  526. #define BIT_SET_RCLK_MON_8822C(x, v) \
  527. (BIT_CLEAR_RCLK_MON_8822C(x) | BIT_RCLK_MON_8822C(v))
  528. #define BIT_CAL_EN_8822C BIT(4)
  529. #define BIT_SHIFT_DPSTU_8822C 2
  530. #define BIT_MASK_DPSTU_8822C 0x3
  531. #define BIT_DPSTU_8822C(x) \
  532. (((x) & BIT_MASK_DPSTU_8822C) << BIT_SHIFT_DPSTU_8822C)
  533. #define BITS_DPSTU_8822C (BIT_MASK_DPSTU_8822C << BIT_SHIFT_DPSTU_8822C)
  534. #define BIT_CLEAR_DPSTU_8822C(x) ((x) & (~BITS_DPSTU_8822C))
  535. #define BIT_GET_DPSTU_8822C(x) \
  536. (((x) >> BIT_SHIFT_DPSTU_8822C) & BIT_MASK_DPSTU_8822C)
  537. #define BIT_SET_DPSTU_8822C(x, v) \
  538. (BIT_CLEAR_DPSTU_8822C(x) | BIT_DPSTU_8822C(v))
  539. #define BIT_SUS_16X_8822C BIT(1)
  540. /* 2 REG_GPIO_MUXCFG_2_8822C */
  541. #define BIT_SOUT_GPIO8_8822C BIT(7)
  542. #define BIT_SOUT_GPIO5_8822C BIT(6)
  543. #define BIT_RFE_CTRL_5_GPIO14_V1_8822C BIT(5)
  544. #define BIT_RFE_CTRL_10_GPIO13_V1_8822C BIT(4)
  545. #define BIT_RFE_CTRL_11_GPIO4_V1_8822C BIT(3)
  546. #define BIT_RFE_CTRL_5_GPIO14_8822C BIT(2)
  547. #define BIT_RFE_CTRL_10_GPIO13_8822C BIT(1)
  548. #define BIT_RFE_CTRL_11_GPIO4_8822C BIT(0)
  549. /* 2 REG_GPIO_MUXCFG_8822C */
  550. #define BIT_RFE_CTRL_3_GPIO12_8822C BIT(31)
  551. #define BIT_BT_RFE_CTRL_5_GPIO12_8822C BIT(30)
  552. #define BIT_S0_TRSW_GPIO12_8822C BIT(29)
  553. #define BIT_RFE_CTRL_9_GPIO13_8822C BIT(28)
  554. #define BIT_RFE_CTRL_9_GPIO12_8822C BIT(27)
  555. #define BIT_RFE_CTRL_8_GPIO4_8822C BIT(26)
  556. #define BIT_BT_RFE_CTRL_1_GPIO13_8822C BIT(25)
  557. #define BIT_BT_RFE_CTRL_1_GPIO12_8822C BIT(24)
  558. #define BIT_BT_RFE_CTRL_0_GPIO4_8822C BIT(23)
  559. #define BIT_ANTSW_GPIO13_8822C BIT(22)
  560. #define BIT_ANTSW_GPIO12_8822C BIT(21)
  561. #define BIT_ANTSWB_GPIO4_8822C BIT(20)
  562. #define BIT_FSPI_EN_8822C BIT(19)
  563. #define BIT_WL_RTS_EXT_32K_SEL_8822C BIT(18)
  564. #define BIT_WLBT_DPDT_SEL_EN_8822C BIT(17)
  565. #define BIT_WLBT_LNAON_SEL_EN_8822C BIT(16)
  566. #define BIT_SIC_LBK_8822C BIT(15)
  567. #define BIT_ENHTP_8822C BIT(14)
  568. #define BIT_BT_AOD_GPIO3_8822C BIT(13)
  569. #define BIT_ENSIC_8822C BIT(12)
  570. #define BIT_SIC_SWRST_8822C BIT(11)
  571. #define BIT_PO_WIFI_PTA_PINS_8822C BIT(10)
  572. #define BIT_PO_BT_PTA_PINS_8822C BIT(9)
  573. #define BIT_ENUART_8822C BIT(8)
  574. #define BIT_SHIFT_BTMODE_8822C 6
  575. #define BIT_MASK_BTMODE_8822C 0x3
  576. #define BIT_BTMODE_8822C(x) \
  577. (((x) & BIT_MASK_BTMODE_8822C) << BIT_SHIFT_BTMODE_8822C)
  578. #define BITS_BTMODE_8822C (BIT_MASK_BTMODE_8822C << BIT_SHIFT_BTMODE_8822C)
  579. #define BIT_CLEAR_BTMODE_8822C(x) ((x) & (~BITS_BTMODE_8822C))
  580. #define BIT_GET_BTMODE_8822C(x) \
  581. (((x) >> BIT_SHIFT_BTMODE_8822C) & BIT_MASK_BTMODE_8822C)
  582. #define BIT_SET_BTMODE_8822C(x, v) \
  583. (BIT_CLEAR_BTMODE_8822C(x) | BIT_BTMODE_8822C(v))
  584. #define BIT_ENBT_8822C BIT(5)
  585. #define BIT_EROM_EN_8822C BIT(4)
  586. #define BIT_WLRFE_6_7_EN_8822C BIT(3)
  587. #define BIT_WLRFE_4_5_EN_8822C BIT(2)
  588. #define BIT_SHIFT_GPIOSEL_8822C 0
  589. #define BIT_MASK_GPIOSEL_8822C 0x3
  590. #define BIT_GPIOSEL_8822C(x) \
  591. (((x) & BIT_MASK_GPIOSEL_8822C) << BIT_SHIFT_GPIOSEL_8822C)
  592. #define BITS_GPIOSEL_8822C (BIT_MASK_GPIOSEL_8822C << BIT_SHIFT_GPIOSEL_8822C)
  593. #define BIT_CLEAR_GPIOSEL_8822C(x) ((x) & (~BITS_GPIOSEL_8822C))
  594. #define BIT_GET_GPIOSEL_8822C(x) \
  595. (((x) >> BIT_SHIFT_GPIOSEL_8822C) & BIT_MASK_GPIOSEL_8822C)
  596. #define BIT_SET_GPIOSEL_8822C(x, v) \
  597. (BIT_CLEAR_GPIOSEL_8822C(x) | BIT_GPIOSEL_8822C(v))
  598. /* 2 REG_GPIO_PIN_CTRL_8822C */
  599. #define BIT_SHIFT_GPIO_MOD_7_TO_0_8822C 24
  600. #define BIT_MASK_GPIO_MOD_7_TO_0_8822C 0xff
  601. #define BIT_GPIO_MOD_7_TO_0_8822C(x) \
  602. (((x) & BIT_MASK_GPIO_MOD_7_TO_0_8822C) \
  603. << BIT_SHIFT_GPIO_MOD_7_TO_0_8822C)
  604. #define BITS_GPIO_MOD_7_TO_0_8822C \
  605. (BIT_MASK_GPIO_MOD_7_TO_0_8822C << BIT_SHIFT_GPIO_MOD_7_TO_0_8822C)
  606. #define BIT_CLEAR_GPIO_MOD_7_TO_0_8822C(x) ((x) & (~BITS_GPIO_MOD_7_TO_0_8822C))
  607. #define BIT_GET_GPIO_MOD_7_TO_0_8822C(x) \
  608. (((x) >> BIT_SHIFT_GPIO_MOD_7_TO_0_8822C) & \
  609. BIT_MASK_GPIO_MOD_7_TO_0_8822C)
  610. #define BIT_SET_GPIO_MOD_7_TO_0_8822C(x, v) \
  611. (BIT_CLEAR_GPIO_MOD_7_TO_0_8822C(x) | BIT_GPIO_MOD_7_TO_0_8822C(v))
  612. #define BIT_SHIFT_GPIO_IO_SEL_7_TO_0_8822C 16
  613. #define BIT_MASK_GPIO_IO_SEL_7_TO_0_8822C 0xff
  614. #define BIT_GPIO_IO_SEL_7_TO_0_8822C(x) \
  615. (((x) & BIT_MASK_GPIO_IO_SEL_7_TO_0_8822C) \
  616. << BIT_SHIFT_GPIO_IO_SEL_7_TO_0_8822C)
  617. #define BITS_GPIO_IO_SEL_7_TO_0_8822C \
  618. (BIT_MASK_GPIO_IO_SEL_7_TO_0_8822C \
  619. << BIT_SHIFT_GPIO_IO_SEL_7_TO_0_8822C)
  620. #define BIT_CLEAR_GPIO_IO_SEL_7_TO_0_8822C(x) \
  621. ((x) & (~BITS_GPIO_IO_SEL_7_TO_0_8822C))
  622. #define BIT_GET_GPIO_IO_SEL_7_TO_0_8822C(x) \
  623. (((x) >> BIT_SHIFT_GPIO_IO_SEL_7_TO_0_8822C) & \
  624. BIT_MASK_GPIO_IO_SEL_7_TO_0_8822C)
  625. #define BIT_SET_GPIO_IO_SEL_7_TO_0_8822C(x, v) \
  626. (BIT_CLEAR_GPIO_IO_SEL_7_TO_0_8822C(x) | \
  627. BIT_GPIO_IO_SEL_7_TO_0_8822C(v))
  628. #define BIT_SHIFT_GPIO_OUT_7_TO_0_8822C 8
  629. #define BIT_MASK_GPIO_OUT_7_TO_0_8822C 0xff
  630. #define BIT_GPIO_OUT_7_TO_0_8822C(x) \
  631. (((x) & BIT_MASK_GPIO_OUT_7_TO_0_8822C) \
  632. << BIT_SHIFT_GPIO_OUT_7_TO_0_8822C)
  633. #define BITS_GPIO_OUT_7_TO_0_8822C \
  634. (BIT_MASK_GPIO_OUT_7_TO_0_8822C << BIT_SHIFT_GPIO_OUT_7_TO_0_8822C)
  635. #define BIT_CLEAR_GPIO_OUT_7_TO_0_8822C(x) ((x) & (~BITS_GPIO_OUT_7_TO_0_8822C))
  636. #define BIT_GET_GPIO_OUT_7_TO_0_8822C(x) \
  637. (((x) >> BIT_SHIFT_GPIO_OUT_7_TO_0_8822C) & \
  638. BIT_MASK_GPIO_OUT_7_TO_0_8822C)
  639. #define BIT_SET_GPIO_OUT_7_TO_0_8822C(x, v) \
  640. (BIT_CLEAR_GPIO_OUT_7_TO_0_8822C(x) | BIT_GPIO_OUT_7_TO_0_8822C(v))
  641. #define BIT_SHIFT_GPIO_IN_7_TO_0_8822C 0
  642. #define BIT_MASK_GPIO_IN_7_TO_0_8822C 0xff
  643. #define BIT_GPIO_IN_7_TO_0_8822C(x) \
  644. (((x) & BIT_MASK_GPIO_IN_7_TO_0_8822C) \
  645. << BIT_SHIFT_GPIO_IN_7_TO_0_8822C)
  646. #define BITS_GPIO_IN_7_TO_0_8822C \
  647. (BIT_MASK_GPIO_IN_7_TO_0_8822C << BIT_SHIFT_GPIO_IN_7_TO_0_8822C)
  648. #define BIT_CLEAR_GPIO_IN_7_TO_0_8822C(x) ((x) & (~BITS_GPIO_IN_7_TO_0_8822C))
  649. #define BIT_GET_GPIO_IN_7_TO_0_8822C(x) \
  650. (((x) >> BIT_SHIFT_GPIO_IN_7_TO_0_8822C) & \
  651. BIT_MASK_GPIO_IN_7_TO_0_8822C)
  652. #define BIT_SET_GPIO_IN_7_TO_0_8822C(x, v) \
  653. (BIT_CLEAR_GPIO_IN_7_TO_0_8822C(x) | BIT_GPIO_IN_7_TO_0_8822C(v))
  654. /* 2 REG_GPIO_INTM_8822C */
  655. #define BIT_SHIFT_MUXDBG_SEL_8822C 30
  656. #define BIT_MASK_MUXDBG_SEL_8822C 0x3
  657. #define BIT_MUXDBG_SEL_8822C(x) \
  658. (((x) & BIT_MASK_MUXDBG_SEL_8822C) << BIT_SHIFT_MUXDBG_SEL_8822C)
  659. #define BITS_MUXDBG_SEL_8822C \
  660. (BIT_MASK_MUXDBG_SEL_8822C << BIT_SHIFT_MUXDBG_SEL_8822C)
  661. #define BIT_CLEAR_MUXDBG_SEL_8822C(x) ((x) & (~BITS_MUXDBG_SEL_8822C))
  662. #define BIT_GET_MUXDBG_SEL_8822C(x) \
  663. (((x) >> BIT_SHIFT_MUXDBG_SEL_8822C) & BIT_MASK_MUXDBG_SEL_8822C)
  664. #define BIT_SET_MUXDBG_SEL_8822C(x, v) \
  665. (BIT_CLEAR_MUXDBG_SEL_8822C(x) | BIT_MUXDBG_SEL_8822C(v))
  666. #define BIT_EXTWOL_SEL_8822C BIT(17)
  667. #define BIT_EXTWOL_EN_8822C BIT(16)
  668. #define BIT_GPIOF_INT_MD_8822C BIT(15)
  669. #define BIT_GPIOE_INT_MD_8822C BIT(14)
  670. #define BIT_GPIOD_INT_MD_8822C BIT(13)
  671. #define BIT_GPIOF_INT_MD_8822C BIT(15)
  672. #define BIT_GPIOE_INT_MD_8822C BIT(14)
  673. #define BIT_GPIOD_INT_MD_8822C BIT(13)
  674. #define BIT_GPIOC_INT_MD_8822C BIT(12)
  675. #define BIT_GPIOB_INT_MD_8822C BIT(11)
  676. #define BIT_GPIOA_INT_MD_8822C BIT(10)
  677. #define BIT_GPIO9_INT_MD_8822C BIT(9)
  678. #define BIT_GPIO8_INT_MD_8822C BIT(8)
  679. #define BIT_GPIO7_INT_MD_8822C BIT(7)
  680. #define BIT_GPIO6_INT_MD_8822C BIT(6)
  681. #define BIT_GPIO5_INT_MD_8822C BIT(5)
  682. #define BIT_GPIO4_INT_MD_8822C BIT(4)
  683. #define BIT_GPIO3_INT_MD_8822C BIT(3)
  684. #define BIT_GPIO2_INT_MD_8822C BIT(2)
  685. #define BIT_GPIO1_INT_MD_8822C BIT(1)
  686. #define BIT_GPIO0_INT_MD_8822C BIT(0)
  687. /* 2 REG_LED_CFG_8822C */
  688. #define BIT_MAILBOX_1WIRE_GPIO_CFG_8822C BIT(31)
  689. #define BIT_BT_RF_GPIO_CFG_8822C BIT(30)
  690. #define BIT_BT_SDIO_INT_GPIO_CFG_8822C BIT(29)
  691. #define BIT_MAILBOX_3WIRE_GPIO_CFG_8822C BIT(28)
  692. #define BIT_WLBT_PAPE_SEL_EN_8822C BIT(27)
  693. #define BIT_LNAON_SEL_EN_8822C BIT(26)
  694. #define BIT_PAPE_SEL_EN_8822C BIT(25)
  695. #define BIT_DPDT_WLBT_SEL_8822C BIT(24)
  696. #define BIT_DPDT_SEL_EN_8822C BIT(23)
  697. #define BIT_GPIO13_14_WL_CTRL_EN_8822C BIT(22)
  698. #define BIT_LED2DIS_8822C BIT(21)
  699. #define BIT_LED2PL_8822C BIT(20)
  700. #define BIT_LED2SV_8822C BIT(19)
  701. #define BIT_SHIFT_LED2CM_8822C 16
  702. #define BIT_MASK_LED2CM_8822C 0x7
  703. #define BIT_LED2CM_8822C(x) \
  704. (((x) & BIT_MASK_LED2CM_8822C) << BIT_SHIFT_LED2CM_8822C)
  705. #define BITS_LED2CM_8822C (BIT_MASK_LED2CM_8822C << BIT_SHIFT_LED2CM_8822C)
  706. #define BIT_CLEAR_LED2CM_8822C(x) ((x) & (~BITS_LED2CM_8822C))
  707. #define BIT_GET_LED2CM_8822C(x) \
  708. (((x) >> BIT_SHIFT_LED2CM_8822C) & BIT_MASK_LED2CM_8822C)
  709. #define BIT_SET_LED2CM_8822C(x, v) \
  710. (BIT_CLEAR_LED2CM_8822C(x) | BIT_LED2CM_8822C(v))
  711. #define BIT_LED1DIS_8822C BIT(15)
  712. #define BIT_LED1PL_8822C BIT(12)
  713. #define BIT_LED1SV_8822C BIT(11)
  714. #define BIT_SHIFT_LED1CM_8822C 8
  715. #define BIT_MASK_LED1CM_8822C 0x7
  716. #define BIT_LED1CM_8822C(x) \
  717. (((x) & BIT_MASK_LED1CM_8822C) << BIT_SHIFT_LED1CM_8822C)
  718. #define BITS_LED1CM_8822C (BIT_MASK_LED1CM_8822C << BIT_SHIFT_LED1CM_8822C)
  719. #define BIT_CLEAR_LED1CM_8822C(x) ((x) & (~BITS_LED1CM_8822C))
  720. #define BIT_GET_LED1CM_8822C(x) \
  721. (((x) >> BIT_SHIFT_LED1CM_8822C) & BIT_MASK_LED1CM_8822C)
  722. #define BIT_SET_LED1CM_8822C(x, v) \
  723. (BIT_CLEAR_LED1CM_8822C(x) | BIT_LED1CM_8822C(v))
  724. #define BIT_LED0DIS_8822C BIT(7)
  725. #define BIT_SHIFT_AFE_LDO_SWR_CHECK_8822C 5
  726. #define BIT_MASK_AFE_LDO_SWR_CHECK_8822C 0x3
  727. #define BIT_AFE_LDO_SWR_CHECK_8822C(x) \
  728. (((x) & BIT_MASK_AFE_LDO_SWR_CHECK_8822C) \
  729. << BIT_SHIFT_AFE_LDO_SWR_CHECK_8822C)
  730. #define BITS_AFE_LDO_SWR_CHECK_8822C \
  731. (BIT_MASK_AFE_LDO_SWR_CHECK_8822C << BIT_SHIFT_AFE_LDO_SWR_CHECK_8822C)
  732. #define BIT_CLEAR_AFE_LDO_SWR_CHECK_8822C(x) \
  733. ((x) & (~BITS_AFE_LDO_SWR_CHECK_8822C))
  734. #define BIT_GET_AFE_LDO_SWR_CHECK_8822C(x) \
  735. (((x) >> BIT_SHIFT_AFE_LDO_SWR_CHECK_8822C) & \
  736. BIT_MASK_AFE_LDO_SWR_CHECK_8822C)
  737. #define BIT_SET_AFE_LDO_SWR_CHECK_8822C(x, v) \
  738. (BIT_CLEAR_AFE_LDO_SWR_CHECK_8822C(x) | BIT_AFE_LDO_SWR_CHECK_8822C(v))
  739. #define BIT_LED0PL_8822C BIT(4)
  740. #define BIT_LED0SV_8822C BIT(3)
  741. #define BIT_SHIFT_LED0CM_8822C 0
  742. #define BIT_MASK_LED0CM_8822C 0x7
  743. #define BIT_LED0CM_8822C(x) \
  744. (((x) & BIT_MASK_LED0CM_8822C) << BIT_SHIFT_LED0CM_8822C)
  745. #define BITS_LED0CM_8822C (BIT_MASK_LED0CM_8822C << BIT_SHIFT_LED0CM_8822C)
  746. #define BIT_CLEAR_LED0CM_8822C(x) ((x) & (~BITS_LED0CM_8822C))
  747. #define BIT_GET_LED0CM_8822C(x) \
  748. (((x) >> BIT_SHIFT_LED0CM_8822C) & BIT_MASK_LED0CM_8822C)
  749. #define BIT_SET_LED0CM_8822C(x, v) \
  750. (BIT_CLEAR_LED0CM_8822C(x) | BIT_LED0CM_8822C(v))
  751. /* 2 REG_FSIMR_8822C */
  752. #define BIT_FS_PDNINT_EN_8822C BIT(31)
  753. #define BIT_FS_SPS_OCP_INT_EN_8822C BIT(29)
  754. #define BIT_FS_PWMERR_INT_EN_8822C BIT(28)
  755. #define BIT_FS_GPIOF_INT_EN_8822C BIT(27)
  756. #define BIT_FS_GPIOE_INT_EN_8822C BIT(26)
  757. #define BIT_FS_GPIOD_INT_EN_8822C BIT(25)
  758. #define BIT_FS_GPIOC_INT_EN_8822C BIT(24)
  759. #define BIT_FS_GPIOB_INT_EN_8822C BIT(23)
  760. #define BIT_FS_GPIOA_INT_EN_8822C BIT(22)
  761. #define BIT_FS_GPIO9_INT_EN_8822C BIT(21)
  762. #define BIT_FS_GPIO8_INT_EN_8822C BIT(20)
  763. #define BIT_FS_GPIO7_INT_EN_8822C BIT(19)
  764. #define BIT_FS_GPIO6_INT_EN_8822C BIT(18)
  765. #define BIT_FS_GPIO5_INT_EN_8822C BIT(17)
  766. #define BIT_FS_GPIO4_INT_EN_8822C BIT(16)
  767. #define BIT_FS_GPIO3_INT_EN_8822C BIT(15)
  768. #define BIT_FS_GPIO2_INT_EN_8822C BIT(14)
  769. #define BIT_FS_GPIO1_INT_EN_8822C BIT(13)
  770. #define BIT_FS_GPIO0_INT_EN_8822C BIT(12)
  771. #define BIT_FS_HCI_SUS_EN_8822C BIT(11)
  772. #define BIT_FS_HCI_RES_EN_8822C BIT(10)
  773. #define BIT_FS_HCI_RESET_EN_8822C BIT(9)
  774. #define BIT_USB_SCSI_CMD_EN_8822C BIT(8)
  775. #define BIT_FS_BTON_STS_UPDATE_MSK_EN_8822C BIT(7)
  776. #define BIT_ACT2RECOVERY_INT_EN_V1_8822C BIT(6)
  777. #define BIT_GEN1GEN2_SWITCH_8822C BIT(5)
  778. #define BIT_HCI_TXDMA_REQ_HIMR_8822C BIT(4)
  779. #define BIT_FS_32K_LEAVE_SETTING_MAK_8822C BIT(3)
  780. #define BIT_FS_32K_ENTER_SETTING_MAK_8822C BIT(2)
  781. #define BIT_FS_USB_LPMRSM_MSK_8822C BIT(1)
  782. #define BIT_FS_USB_LPMINT_MSK_8822C BIT(0)
  783. /* 2 REG_FSISR_8822C */
  784. #define BIT_FS_PDNINT_8822C BIT(31)
  785. #define BIT_FS_SPS_OCP_INT_8822C BIT(29)
  786. #define BIT_FS_PWMERR_INT_8822C BIT(28)
  787. #define BIT_FS_GPIOF_INT_8822C BIT(27)
  788. #define BIT_FS_GPIOE_INT_8822C BIT(26)
  789. #define BIT_FS_GPIOD_INT_8822C BIT(25)
  790. #define BIT_FS_GPIOC_INT_8822C BIT(24)
  791. #define BIT_FS_GPIOB_INT_8822C BIT(23)
  792. #define BIT_FS_GPIOA_INT_8822C BIT(22)
  793. #define BIT_FS_GPIO9_INT_8822C BIT(21)
  794. #define BIT_FS_GPIO8_INT_8822C BIT(20)
  795. #define BIT_FS_GPIO7_INT_8822C BIT(19)
  796. #define BIT_FS_GPIO6_INT_8822C BIT(18)
  797. #define BIT_FS_GPIO5_INT_8822C BIT(17)
  798. #define BIT_FS_GPIO4_INT_8822C BIT(16)
  799. #define BIT_FS_GPIO3_INT_8822C BIT(15)
  800. #define BIT_FS_GPIO2_INT_8822C BIT(14)
  801. #define BIT_FS_GPIO1_INT_8822C BIT(13)
  802. #define BIT_FS_GPIO0_INT_8822C BIT(12)
  803. #define BIT_FS_HCI_SUS_INT_8822C BIT(11)
  804. #define BIT_FS_HCI_RES_INT_8822C BIT(10)
  805. #define BIT_FS_HCI_RESET_INT_8822C BIT(9)
  806. #define BIT_USB_SCSI_CMD_INT_8822C BIT(8)
  807. #define BIT_ACT2RECOVERY_8822C BIT(6)
  808. #define BIT_GEN1GEN2_SWITCH_8822C BIT(5)
  809. #define BIT_HCI_TXDMA_REQ_HISR_8822C BIT(4)
  810. #define BIT_FS_32K_LEAVE_SETTING_INT_8822C BIT(3)
  811. #define BIT_FS_32K_ENTER_SETTING_INT_8822C BIT(2)
  812. #define BIT_FS_USB_LPMRSM_INT_8822C BIT(1)
  813. #define BIT_FS_USB_LPMINT_INT_8822C BIT(0)
  814. /* 2 REG_HSIMR_8822C */
  815. #define BIT_GPIOF_INT_EN_8822C BIT(31)
  816. #define BIT_GPIOE_INT_EN_8822C BIT(30)
  817. #define BIT_GPIOD_INT_EN_8822C BIT(29)
  818. #define BIT_GPIOC_INT_EN_8822C BIT(28)
  819. #define BIT_GPIOB_INT_EN_8822C BIT(27)
  820. #define BIT_GPIOA_INT_EN_8822C BIT(26)
  821. #define BIT_GPIO9_INT_EN_8822C BIT(25)
  822. #define BIT_GPIO8_INT_EN_8822C BIT(24)
  823. #define BIT_GPIO7_INT_EN_8822C BIT(23)
  824. #define BIT_GPIO6_INT_EN_8822C BIT(22)
  825. #define BIT_GPIO5_INT_EN_8822C BIT(21)
  826. #define BIT_GPIO4_INT_EN_8822C BIT(20)
  827. #define BIT_GPIO3_INT_EN_8822C BIT(19)
  828. #define BIT_GPIO2_INT_EN_V1_8822C BIT(18)
  829. #define BIT_GPIO1_INT_EN_8822C BIT(17)
  830. #define BIT_GPIO0_INT_EN_8822C BIT(16)
  831. #define BIT_PDNINT_EN_8822C BIT(7)
  832. #define BIT_RON_INT_EN_8822C BIT(6)
  833. #define BIT_SPS_OCP_INT_EN_8822C BIT(5)
  834. #define BIT_GPIO15_0_INT_EN_8822C BIT(0)
  835. /* 2 REG_HSISR_8822C */
  836. #define BIT_GPIOF_INT_8822C BIT(31)
  837. #define BIT_GPIOE_INT_8822C BIT(30)
  838. #define BIT_GPIOD_INT_8822C BIT(29)
  839. #define BIT_GPIOC_INT_8822C BIT(28)
  840. #define BIT_GPIOB_INT_8822C BIT(27)
  841. #define BIT_GPIOA_INT_8822C BIT(26)
  842. #define BIT_GPIO9_INT_8822C BIT(25)
  843. #define BIT_GPIO8_INT_8822C BIT(24)
  844. #define BIT_GPIO7_INT_8822C BIT(23)
  845. #define BIT_GPIO6_INT_8822C BIT(22)
  846. #define BIT_GPIO5_INT_8822C BIT(21)
  847. #define BIT_GPIO4_INT_8822C BIT(20)
  848. #define BIT_GPIO3_INT_8822C BIT(19)
  849. #define BIT_GPIO2_INT_V1_8822C BIT(18)
  850. #define BIT_GPIO1_INT_8822C BIT(17)
  851. #define BIT_GPIO0_INT_8822C BIT(16)
  852. #define BIT_PDNINT_8822C BIT(7)
  853. #define BIT_RON_INT_8822C BIT(6)
  854. #define BIT_SPS_OCP_INT_8822C BIT(5)
  855. #define BIT_GPIO15_0_INT_8822C BIT(0)
  856. /* 2 REG_GPIO_EXT_CTRL_8822C */
  857. #define BIT_SHIFT_GPIO_MOD_15_TO_8_8822C 24
  858. #define BIT_MASK_GPIO_MOD_15_TO_8_8822C 0xff
  859. #define BIT_GPIO_MOD_15_TO_8_8822C(x) \
  860. (((x) & BIT_MASK_GPIO_MOD_15_TO_8_8822C) \
  861. << BIT_SHIFT_GPIO_MOD_15_TO_8_8822C)
  862. #define BITS_GPIO_MOD_15_TO_8_8822C \
  863. (BIT_MASK_GPIO_MOD_15_TO_8_8822C << BIT_SHIFT_GPIO_MOD_15_TO_8_8822C)
  864. #define BIT_CLEAR_GPIO_MOD_15_TO_8_8822C(x) \
  865. ((x) & (~BITS_GPIO_MOD_15_TO_8_8822C))
  866. #define BIT_GET_GPIO_MOD_15_TO_8_8822C(x) \
  867. (((x) >> BIT_SHIFT_GPIO_MOD_15_TO_8_8822C) & \
  868. BIT_MASK_GPIO_MOD_15_TO_8_8822C)
  869. #define BIT_SET_GPIO_MOD_15_TO_8_8822C(x, v) \
  870. (BIT_CLEAR_GPIO_MOD_15_TO_8_8822C(x) | BIT_GPIO_MOD_15_TO_8_8822C(v))
  871. #define BIT_SHIFT_GPIO_IO_SEL_15_TO_8_8822C 16
  872. #define BIT_MASK_GPIO_IO_SEL_15_TO_8_8822C 0xff
  873. #define BIT_GPIO_IO_SEL_15_TO_8_8822C(x) \
  874. (((x) & BIT_MASK_GPIO_IO_SEL_15_TO_8_8822C) \
  875. << BIT_SHIFT_GPIO_IO_SEL_15_TO_8_8822C)
  876. #define BITS_GPIO_IO_SEL_15_TO_8_8822C \
  877. (BIT_MASK_GPIO_IO_SEL_15_TO_8_8822C \
  878. << BIT_SHIFT_GPIO_IO_SEL_15_TO_8_8822C)
  879. #define BIT_CLEAR_GPIO_IO_SEL_15_TO_8_8822C(x) \
  880. ((x) & (~BITS_GPIO_IO_SEL_15_TO_8_8822C))
  881. #define BIT_GET_GPIO_IO_SEL_15_TO_8_8822C(x) \
  882. (((x) >> BIT_SHIFT_GPIO_IO_SEL_15_TO_8_8822C) & \
  883. BIT_MASK_GPIO_IO_SEL_15_TO_8_8822C)
  884. #define BIT_SET_GPIO_IO_SEL_15_TO_8_8822C(x, v) \
  885. (BIT_CLEAR_GPIO_IO_SEL_15_TO_8_8822C(x) | \
  886. BIT_GPIO_IO_SEL_15_TO_8_8822C(v))
  887. #define BIT_SHIFT_GPIO_OUT_15_TO_8_8822C 8
  888. #define BIT_MASK_GPIO_OUT_15_TO_8_8822C 0xff
  889. #define BIT_GPIO_OUT_15_TO_8_8822C(x) \
  890. (((x) & BIT_MASK_GPIO_OUT_15_TO_8_8822C) \
  891. << BIT_SHIFT_GPIO_OUT_15_TO_8_8822C)
  892. #define BITS_GPIO_OUT_15_TO_8_8822C \
  893. (BIT_MASK_GPIO_OUT_15_TO_8_8822C << BIT_SHIFT_GPIO_OUT_15_TO_8_8822C)
  894. #define BIT_CLEAR_GPIO_OUT_15_TO_8_8822C(x) \
  895. ((x) & (~BITS_GPIO_OUT_15_TO_8_8822C))
  896. #define BIT_GET_GPIO_OUT_15_TO_8_8822C(x) \
  897. (((x) >> BIT_SHIFT_GPIO_OUT_15_TO_8_8822C) & \
  898. BIT_MASK_GPIO_OUT_15_TO_8_8822C)
  899. #define BIT_SET_GPIO_OUT_15_TO_8_8822C(x, v) \
  900. (BIT_CLEAR_GPIO_OUT_15_TO_8_8822C(x) | BIT_GPIO_OUT_15_TO_8_8822C(v))
  901. #define BIT_SHIFT_GPIO_IN_15_TO_8_8822C 0
  902. #define BIT_MASK_GPIO_IN_15_TO_8_8822C 0xff
  903. #define BIT_GPIO_IN_15_TO_8_8822C(x) \
  904. (((x) & BIT_MASK_GPIO_IN_15_TO_8_8822C) \
  905. << BIT_SHIFT_GPIO_IN_15_TO_8_8822C)
  906. #define BITS_GPIO_IN_15_TO_8_8822C \
  907. (BIT_MASK_GPIO_IN_15_TO_8_8822C << BIT_SHIFT_GPIO_IN_15_TO_8_8822C)
  908. #define BIT_CLEAR_GPIO_IN_15_TO_8_8822C(x) ((x) & (~BITS_GPIO_IN_15_TO_8_8822C))
  909. #define BIT_GET_GPIO_IN_15_TO_8_8822C(x) \
  910. (((x) >> BIT_SHIFT_GPIO_IN_15_TO_8_8822C) & \
  911. BIT_MASK_GPIO_IN_15_TO_8_8822C)
  912. #define BIT_SET_GPIO_IN_15_TO_8_8822C(x, v) \
  913. (BIT_CLEAR_GPIO_IN_15_TO_8_8822C(x) | BIT_GPIO_IN_15_TO_8_8822C(v))
  914. /* 2 REG_PAD_CTRL1_8822C */
  915. #define BIT_PAPE_WLBT_SEL_8822C BIT(29)
  916. #define BIT_LNAON_WLBT_SEL_8822C BIT(28)
  917. #define BIT_BT_BQB_GPIO_SEL_8822C BIT(27)
  918. #define BIT_BTGP_GPG3_FEN_8822C BIT(26)
  919. #define BIT_BTGP_GPG2_FEN_8822C BIT(25)
  920. #define BIT_BTGP_JTAG_EN_8822C BIT(24)
  921. #define BIT_XTAL_CLK_EXTARNAL_EN_8822C BIT(23)
  922. #define BIT_BTGP_UART0_EN_8822C BIT(22)
  923. #define BIT_BTGP_UART1_EN_8822C BIT(21)
  924. #define BIT_BTGP_SPI_EN_8822C BIT(20)
  925. #define BIT_BTGP_GPIO_E2_8822C BIT(19)
  926. #define BIT_BTGP_GPIO_EN_8822C BIT(18)
  927. #define BIT_SHIFT_BTGP_GPIO_SL_8822C 16
  928. #define BIT_MASK_BTGP_GPIO_SL_8822C 0x3
  929. #define BIT_BTGP_GPIO_SL_8822C(x) \
  930. (((x) & BIT_MASK_BTGP_GPIO_SL_8822C) << BIT_SHIFT_BTGP_GPIO_SL_8822C)
  931. #define BITS_BTGP_GPIO_SL_8822C \
  932. (BIT_MASK_BTGP_GPIO_SL_8822C << BIT_SHIFT_BTGP_GPIO_SL_8822C)
  933. #define BIT_CLEAR_BTGP_GPIO_SL_8822C(x) ((x) & (~BITS_BTGP_GPIO_SL_8822C))
  934. #define BIT_GET_BTGP_GPIO_SL_8822C(x) \
  935. (((x) >> BIT_SHIFT_BTGP_GPIO_SL_8822C) & BIT_MASK_BTGP_GPIO_SL_8822C)
  936. #define BIT_SET_BTGP_GPIO_SL_8822C(x, v) \
  937. (BIT_CLEAR_BTGP_GPIO_SL_8822C(x) | BIT_BTGP_GPIO_SL_8822C(v))
  938. #define BIT_PAD_SDIO_SR_8822C BIT(14)
  939. #define BIT_GPIO14_OUTPUT_PL_8822C BIT(13)
  940. #define BIT_HOST_WAKE_PAD_PULL_EN_8822C BIT(12)
  941. #define BIT_HOST_WAKE_PAD_SL_8822C BIT(11)
  942. #define BIT_PAD_LNAON_SR_8822C BIT(10)
  943. #define BIT_PAD_LNAON_E2_8822C BIT(9)
  944. #define BIT_SW_LNAON_G_SEL_DATA_8822C BIT(8)
  945. #define BIT_SW_LNAON_A_SEL_DATA_8822C BIT(7)
  946. #define BIT_PAD_PAPE_SR_8822C BIT(6)
  947. #define BIT_PAD_PAPE_E2_8822C BIT(5)
  948. #define BIT_SW_PAPE_G_SEL_DATA_8822C BIT(4)
  949. #define BIT_SW_PAPE_A_SEL_DATA_8822C BIT(3)
  950. #define BIT_PAD_DPDT_SR_8822C BIT(2)
  951. #define BIT_PAD_DPDT_PAD_E2_8822C BIT(1)
  952. #define BIT_SW_DPDT_SEL_DATA_8822C BIT(0)
  953. /* 2 REG_WL_BT_PWR_CTRL_8822C */
  954. #define BIT_ISO_BD2PP_8822C BIT(31)
  955. #define BIT_LDOV12B_EN_8822C BIT(30)
  956. #define BIT_CKEN_BTGPS_8822C BIT(29)
  957. #define BIT_FEN_BTGPS_8822C BIT(28)
  958. #define BIT_BTCPU_BOOTSEL_8822C BIT(27)
  959. #define BIT_SPI_SPEEDUP_8822C BIT(26)
  960. #define BIT_BT_LDO_MODE_8822C BIT(25)
  961. #define BIT_DEVWAKE_PAD_TYPE_SEL_8822C BIT(24)
  962. #define BIT_CLKREQ_PAD_TYPE_SEL_8822C BIT(23)
  963. #define BIT_ISO_BTPON2PP_8822C BIT(22)
  964. #define BIT_BT_HWROF_EN_8822C BIT(19)
  965. #define BIT_BT_FUNC_EN_8822C BIT(18)
  966. #define BIT_BT_HWPDN_SL_8822C BIT(17)
  967. #define BIT_BT_DISN_EN_8822C BIT(16)
  968. #define BIT_BT_PDN_PULL_EN_8822C BIT(15)
  969. #define BIT_WL_PDN_PULL_EN_8822C BIT(14)
  970. #define BIT_EXTERNAL_REQUEST_PL_8822C BIT(13)
  971. #define BIT_GPIO0_2_3_PULL_LOW_EN_8822C BIT(12)
  972. #define BIT_ISO_BA2PP_8822C BIT(11)
  973. #define BIT_BT_AFE_LDO_EN_8822C BIT(10)
  974. #define BIT_BT_AFE_PLL_EN_8822C BIT(9)
  975. #define BIT_BT_DIG_CLK_EN_8822C BIT(8)
  976. #define BIT_WLAN_32K_SEL_8822C BIT(6)
  977. #define BIT_WL_DRV_EXIST_IDX_8822C BIT(5)
  978. #define BIT_DOP_EHPAD_8822C BIT(4)
  979. #define BIT_WL_HWROF_EN_8822C BIT(3)
  980. #define BIT_WL_FUNC_EN_8822C BIT(2)
  981. #define BIT_WL_HWPDN_SL_8822C BIT(1)
  982. #define BIT_WL_HWPDN_EN_8822C BIT(0)
  983. /* 2 REG_SDM_DEBUG_8822C */
  984. #define BIT_GPIO_IE_V18_8822C BIT(10)
  985. #define BIT_PCIE_IE_V18_8822C BIT(9)
  986. #define BIT_UART_IE_V18_8822C BIT(8)
  987. /* 2 REG_NOT_VALID_8822C */
  988. #define BIT_SHIFT_WLCLK_PHASE_8822C 0
  989. #define BIT_MASK_WLCLK_PHASE_8822C 0x1f
  990. #define BIT_WLCLK_PHASE_8822C(x) \
  991. (((x) & BIT_MASK_WLCLK_PHASE_8822C) << BIT_SHIFT_WLCLK_PHASE_8822C)
  992. #define BITS_WLCLK_PHASE_8822C \
  993. (BIT_MASK_WLCLK_PHASE_8822C << BIT_SHIFT_WLCLK_PHASE_8822C)
  994. #define BIT_CLEAR_WLCLK_PHASE_8822C(x) ((x) & (~BITS_WLCLK_PHASE_8822C))
  995. #define BIT_GET_WLCLK_PHASE_8822C(x) \
  996. (((x) >> BIT_SHIFT_WLCLK_PHASE_8822C) & BIT_MASK_WLCLK_PHASE_8822C)
  997. #define BIT_SET_WLCLK_PHASE_8822C(x, v) \
  998. (BIT_CLEAR_WLCLK_PHASE_8822C(x) | BIT_WLCLK_PHASE_8822C(v))
  999. /* 2 REG_SYS_SDIO_CTRL_8822C */
  1000. #define BIT_DBG_GNT_WL_BT_8822C BIT(27)
  1001. #define BIT_LTE_MUX_CTRL_PATH_8822C BIT(26)
  1002. #define BIT_LTE_COEX_UART_8822C BIT(25)
  1003. #define BIT_3W_LTE_WL_GPIO_8822C BIT(24)
  1004. #define BIT_SDIO_INT_POLARITY_8822C BIT(19)
  1005. #define BIT_SDIO_INT_8822C BIT(18)
  1006. #define BIT_SDIO_OFF_EN_8822C BIT(17)
  1007. #define BIT_SDIO_ON_EN_8822C BIT(16)
  1008. #define BIT_PCIE_FORCE_PWR_NGAT_8822C BIT(13)
  1009. #define BIT_PCIE_CALIB_EN_V1_8822C BIT(12)
  1010. #define BIT_PAGE3_AUXCLK_GATE_8822C BIT(11)
  1011. #define BIT_PCIE_WAIT_TIMEOUT_EVENT_8822C BIT(10)
  1012. #define BIT_PCIE_WAIT_TIME_8822C BIT(9)
  1013. #define BIT_MPCIE_REFCLK_XTAL_SEL_8822C BIT(8)
  1014. #define BIT_BT_CTRL_USB_PWR_BACKDOOR_8822C BIT(5)
  1015. #define BIT_USB_D_STATE_HOLD_8822C BIT(4)
  1016. #define BIT_REG_FORCE_DP_8822C BIT(3)
  1017. #define BIT_REG_DP_MODE_8822C BIT(2)
  1018. #define BIT_RES_USB_MASS_STORAGE_DESC_8822C BIT(1)
  1019. #define BIT_USB_WAIT_TIME_8822C BIT(0)
  1020. /* 2 REG_HCI_OPT_CTRL_8822C */
  1021. #define BIT_SHIFT_TSFT_SEL_8822C 29
  1022. #define BIT_MASK_TSFT_SEL_8822C 0x7
  1023. #define BIT_TSFT_SEL_8822C(x) \
  1024. (((x) & BIT_MASK_TSFT_SEL_8822C) << BIT_SHIFT_TSFT_SEL_8822C)
  1025. #define BITS_TSFT_SEL_8822C \
  1026. (BIT_MASK_TSFT_SEL_8822C << BIT_SHIFT_TSFT_SEL_8822C)
  1027. #define BIT_CLEAR_TSFT_SEL_8822C(x) ((x) & (~BITS_TSFT_SEL_8822C))
  1028. #define BIT_GET_TSFT_SEL_8822C(x) \
  1029. (((x) >> BIT_SHIFT_TSFT_SEL_8822C) & BIT_MASK_TSFT_SEL_8822C)
  1030. #define BIT_SET_TSFT_SEL_8822C(x, v) \
  1031. (BIT_CLEAR_TSFT_SEL_8822C(x) | BIT_TSFT_SEL_8822C(v))
  1032. #define BIT_SDIO_PAD_E5_8822C BIT(18)
  1033. #define BIT_USB_HOST_PWR_OFF_EN_8822C BIT(12)
  1034. #define BIT_SYM_LPS_BLOCK_EN_8822C BIT(11)
  1035. #define BIT_USB_LPM_ACT_EN_8822C BIT(10)
  1036. #define BIT_USB_LPM_NY_8822C BIT(9)
  1037. #define BIT_USB_SUS_DIS_8822C BIT(8)
  1038. #define BIT_SHIFT_SDIO_PAD_E_8822C 5
  1039. #define BIT_MASK_SDIO_PAD_E_8822C 0x7
  1040. #define BIT_SDIO_PAD_E_8822C(x) \
  1041. (((x) & BIT_MASK_SDIO_PAD_E_8822C) << BIT_SHIFT_SDIO_PAD_E_8822C)
  1042. #define BITS_SDIO_PAD_E_8822C \
  1043. (BIT_MASK_SDIO_PAD_E_8822C << BIT_SHIFT_SDIO_PAD_E_8822C)
  1044. #define BIT_CLEAR_SDIO_PAD_E_8822C(x) ((x) & (~BITS_SDIO_PAD_E_8822C))
  1045. #define BIT_GET_SDIO_PAD_E_8822C(x) \
  1046. (((x) >> BIT_SHIFT_SDIO_PAD_E_8822C) & BIT_MASK_SDIO_PAD_E_8822C)
  1047. #define BIT_SET_SDIO_PAD_E_8822C(x, v) \
  1048. (BIT_CLEAR_SDIO_PAD_E_8822C(x) | BIT_SDIO_PAD_E_8822C(v))
  1049. #define BIT_USB_LPPLL_EN_8822C BIT(4)
  1050. #define BIT_USB1_1_USB2_0_DECISION_8822C BIT(3)
  1051. #define BIT_ROP_SW15_8822C BIT(2)
  1052. #define BIT_PCI_CKRDY_OPT_8822C BIT(1)
  1053. #define BIT_PCI_VAUX_EN_8822C BIT(0)
  1054. /* 2 REG_HCI_BG_CTRL_8822C */
  1055. /* 2 REG_NOT_VALID_8822C */
  1056. #define BIT_IBX_EN_VALUE_8822C BIT(9)
  1057. #define BIT_IB_EN_VALUE_8822C BIT(8)
  1058. /* 2 REG_NOT_VALID_8822C */
  1059. #define BIT_FORCED_IB_EN_8822C BIT(4)
  1060. #define BIT_EN_REGBG_8822C BIT(3)
  1061. #define BIT_REG_BG_LPF_8822C BIT(2)
  1062. #define BIT_SHIFT_REG_BG_8822C 0
  1063. #define BIT_MASK_REG_BG_8822C 0x3
  1064. #define BIT_REG_BG_8822C(x) \
  1065. (((x) & BIT_MASK_REG_BG_8822C) << BIT_SHIFT_REG_BG_8822C)
  1066. #define BITS_REG_BG_8822C (BIT_MASK_REG_BG_8822C << BIT_SHIFT_REG_BG_8822C)
  1067. #define BIT_CLEAR_REG_BG_8822C(x) ((x) & (~BITS_REG_BG_8822C))
  1068. #define BIT_GET_REG_BG_8822C(x) \
  1069. (((x) >> BIT_SHIFT_REG_BG_8822C) & BIT_MASK_REG_BG_8822C)
  1070. #define BIT_SET_REG_BG_8822C(x, v) \
  1071. (BIT_CLEAR_REG_BG_8822C(x) | BIT_REG_BG_8822C(v))
  1072. /* 2 REG_HCI_LDO_CTRL_8822C */
  1073. /* 2 REG_NOT_VALID_8822C */
  1074. /* 2 REG_NOT_VALID_8822C */
  1075. #define BIT_EN_LW_PWR_8822C BIT(6)
  1076. #define BIT_EN_REGU_8822C BIT(5)
  1077. #define BIT_EN_PC_8822C BIT(4)
  1078. #define BIT_SHIFT_REG_VADJ_8822C 0
  1079. #define BIT_MASK_REG_VADJ_8822C 0xf
  1080. #define BIT_REG_VADJ_8822C(x) \
  1081. (((x) & BIT_MASK_REG_VADJ_8822C) << BIT_SHIFT_REG_VADJ_8822C)
  1082. #define BITS_REG_VADJ_8822C \
  1083. (BIT_MASK_REG_VADJ_8822C << BIT_SHIFT_REG_VADJ_8822C)
  1084. #define BIT_CLEAR_REG_VADJ_8822C(x) ((x) & (~BITS_REG_VADJ_8822C))
  1085. #define BIT_GET_REG_VADJ_8822C(x) \
  1086. (((x) >> BIT_SHIFT_REG_VADJ_8822C) & BIT_MASK_REG_VADJ_8822C)
  1087. #define BIT_SET_REG_VADJ_8822C(x, v) \
  1088. (BIT_CLEAR_REG_VADJ_8822C(x) | BIT_REG_VADJ_8822C(v))
  1089. /* 2 REG_LDO_SWR_CTRL_8822C */
  1090. #define BIT_EXT_SWR_CTRL_EN_8822C BIT(31)
  1091. #define BIT_ZCD_HW_AUTO_EN_8822C BIT(27)
  1092. #define BIT_ZCD_REGSEL_8822C BIT(26)
  1093. #define BIT_SHIFT_AUTO_ZCD_IN_CODE_8822C 21
  1094. #define BIT_MASK_AUTO_ZCD_IN_CODE_8822C 0x1f
  1095. #define BIT_AUTO_ZCD_IN_CODE_8822C(x) \
  1096. (((x) & BIT_MASK_AUTO_ZCD_IN_CODE_8822C) \
  1097. << BIT_SHIFT_AUTO_ZCD_IN_CODE_8822C)
  1098. #define BITS_AUTO_ZCD_IN_CODE_8822C \
  1099. (BIT_MASK_AUTO_ZCD_IN_CODE_8822C << BIT_SHIFT_AUTO_ZCD_IN_CODE_8822C)
  1100. #define BIT_CLEAR_AUTO_ZCD_IN_CODE_8822C(x) \
  1101. ((x) & (~BITS_AUTO_ZCD_IN_CODE_8822C))
  1102. #define BIT_GET_AUTO_ZCD_IN_CODE_8822C(x) \
  1103. (((x) >> BIT_SHIFT_AUTO_ZCD_IN_CODE_8822C) & \
  1104. BIT_MASK_AUTO_ZCD_IN_CODE_8822C)
  1105. #define BIT_SET_AUTO_ZCD_IN_CODE_8822C(x, v) \
  1106. (BIT_CLEAR_AUTO_ZCD_IN_CODE_8822C(x) | BIT_AUTO_ZCD_IN_CODE_8822C(v))
  1107. #define BIT_SHIFT_ZCD_CODE_IN_L_8822C 16
  1108. #define BIT_MASK_ZCD_CODE_IN_L_8822C 0x1f
  1109. #define BIT_ZCD_CODE_IN_L_8822C(x) \
  1110. (((x) & BIT_MASK_ZCD_CODE_IN_L_8822C) << BIT_SHIFT_ZCD_CODE_IN_L_8822C)
  1111. #define BITS_ZCD_CODE_IN_L_8822C \
  1112. (BIT_MASK_ZCD_CODE_IN_L_8822C << BIT_SHIFT_ZCD_CODE_IN_L_8822C)
  1113. #define BIT_CLEAR_ZCD_CODE_IN_L_8822C(x) ((x) & (~BITS_ZCD_CODE_IN_L_8822C))
  1114. #define BIT_GET_ZCD_CODE_IN_L_8822C(x) \
  1115. (((x) >> BIT_SHIFT_ZCD_CODE_IN_L_8822C) & BIT_MASK_ZCD_CODE_IN_L_8822C)
  1116. #define BIT_SET_ZCD_CODE_IN_L_8822C(x, v) \
  1117. (BIT_CLEAR_ZCD_CODE_IN_L_8822C(x) | BIT_ZCD_CODE_IN_L_8822C(v))
  1118. /* 2 REG_NOT_VALID_8822C */
  1119. /* 2 REG_NOT_VALID_8822C */
  1120. /* 2 REG_NOT_VALID_8822C */
  1121. /* 2 REG_NOT_VALID_8822C */
  1122. /* 2 REG_NOT_VALID_8822C */
  1123. /* 2 REG_NOT_VALID_8822C */
  1124. /* 2 REG_NOT_VALID_8822C */
  1125. /* 2 REG_NOT_VALID_8822C */
  1126. /* 2 REG_NOT_VALID_8822C */
  1127. /* 2 REG_NOT_VALID_8822C */
  1128. /* 2 REG_NOT_VALID_8822C */
  1129. /* 2 REG_MCUFW_CTRL_8822C */
  1130. #define BIT_SHIFT_RPWM_8822C 24
  1131. #define BIT_MASK_RPWM_8822C 0xff
  1132. #define BIT_RPWM_8822C(x) (((x) & BIT_MASK_RPWM_8822C) << BIT_SHIFT_RPWM_8822C)
  1133. #define BITS_RPWM_8822C (BIT_MASK_RPWM_8822C << BIT_SHIFT_RPWM_8822C)
  1134. #define BIT_CLEAR_RPWM_8822C(x) ((x) & (~BITS_RPWM_8822C))
  1135. #define BIT_GET_RPWM_8822C(x) \
  1136. (((x) >> BIT_SHIFT_RPWM_8822C) & BIT_MASK_RPWM_8822C)
  1137. #define BIT_SET_RPWM_8822C(x, v) (BIT_CLEAR_RPWM_8822C(x) | BIT_RPWM_8822C(v))
  1138. #define BIT_ANA_PORT_EN_8822C BIT(22)
  1139. #define BIT_MAC_PORT_EN_8822C BIT(21)
  1140. #define BIT_BOOT_FSPI_EN_8822C BIT(20)
  1141. #define BIT_ROM_DLEN_8822C BIT(19)
  1142. #define BIT_SHIFT_ROM_PGE_8822C 16
  1143. #define BIT_MASK_ROM_PGE_8822C 0x7
  1144. #define BIT_ROM_PGE_8822C(x) \
  1145. (((x) & BIT_MASK_ROM_PGE_8822C) << BIT_SHIFT_ROM_PGE_8822C)
  1146. #define BITS_ROM_PGE_8822C (BIT_MASK_ROM_PGE_8822C << BIT_SHIFT_ROM_PGE_8822C)
  1147. #define BIT_CLEAR_ROM_PGE_8822C(x) ((x) & (~BITS_ROM_PGE_8822C))
  1148. #define BIT_GET_ROM_PGE_8822C(x) \
  1149. (((x) >> BIT_SHIFT_ROM_PGE_8822C) & BIT_MASK_ROM_PGE_8822C)
  1150. #define BIT_SET_ROM_PGE_8822C(x, v) \
  1151. (BIT_CLEAR_ROM_PGE_8822C(x) | BIT_ROM_PGE_8822C(v))
  1152. #define BIT_FW_INIT_RDY_8822C BIT(15)
  1153. #define BIT_FW_DW_RDY_8822C BIT(14)
  1154. #define BIT_SHIFT_CPU_CLK_SEL_8822C 12
  1155. #define BIT_MASK_CPU_CLK_SEL_8822C 0x3
  1156. #define BIT_CPU_CLK_SEL_8822C(x) \
  1157. (((x) & BIT_MASK_CPU_CLK_SEL_8822C) << BIT_SHIFT_CPU_CLK_SEL_8822C)
  1158. #define BITS_CPU_CLK_SEL_8822C \
  1159. (BIT_MASK_CPU_CLK_SEL_8822C << BIT_SHIFT_CPU_CLK_SEL_8822C)
  1160. #define BIT_CLEAR_CPU_CLK_SEL_8822C(x) ((x) & (~BITS_CPU_CLK_SEL_8822C))
  1161. #define BIT_GET_CPU_CLK_SEL_8822C(x) \
  1162. (((x) >> BIT_SHIFT_CPU_CLK_SEL_8822C) & BIT_MASK_CPU_CLK_SEL_8822C)
  1163. #define BIT_SET_CPU_CLK_SEL_8822C(x, v) \
  1164. (BIT_CLEAR_CPU_CLK_SEL_8822C(x) | BIT_CPU_CLK_SEL_8822C(v))
  1165. #define BIT_CCLK_CHG_MASK_8822C BIT(11)
  1166. #define BIT_EMEM__TXBUF_CHKSUM_OK_8822C BIT(10)
  1167. #define BIT_EMEM_TXBUF_DW_RDY_8822C BIT(9)
  1168. #define BIT_EMEM_CHKSUM_OK_8822C BIT(8)
  1169. #define BIT_EMEM_DW_OK_8822C BIT(7)
  1170. #define BIT_DMEM_CHKSUM_OK_8822C BIT(6)
  1171. #define BIT_DMEM_DW_OK_8822C BIT(5)
  1172. #define BIT_IMEM_CHKSUM_OK_8822C BIT(4)
  1173. #define BIT_IMEM_DW_OK_8822C BIT(3)
  1174. #define BIT_IMEM_BOOT_LOAD_CHKSUM_OK_8822C BIT(2)
  1175. #define BIT_IMEM_BOOT_LOAD_DW_OK_8822C BIT(1)
  1176. #define BIT_MCUFWDL_EN_8822C BIT(0)
  1177. /* 2 REG_MCU_TST_CFG_8822C */
  1178. #define BIT_SHIFT_LBKTST_8822C 0
  1179. #define BIT_MASK_LBKTST_8822C 0xffff
  1180. #define BIT_LBKTST_8822C(x) \
  1181. (((x) & BIT_MASK_LBKTST_8822C) << BIT_SHIFT_LBKTST_8822C)
  1182. #define BITS_LBKTST_8822C (BIT_MASK_LBKTST_8822C << BIT_SHIFT_LBKTST_8822C)
  1183. #define BIT_CLEAR_LBKTST_8822C(x) ((x) & (~BITS_LBKTST_8822C))
  1184. #define BIT_GET_LBKTST_8822C(x) \
  1185. (((x) >> BIT_SHIFT_LBKTST_8822C) & BIT_MASK_LBKTST_8822C)
  1186. #define BIT_SET_LBKTST_8822C(x, v) \
  1187. (BIT_CLEAR_LBKTST_8822C(x) | BIT_LBKTST_8822C(v))
  1188. /* 2 REG_HMEBOX_E0_E1_8822C */
  1189. #define BIT_SHIFT_HOST_MSG_E1_8822C 16
  1190. #define BIT_MASK_HOST_MSG_E1_8822C 0xffff
  1191. #define BIT_HOST_MSG_E1_8822C(x) \
  1192. (((x) & BIT_MASK_HOST_MSG_E1_8822C) << BIT_SHIFT_HOST_MSG_E1_8822C)
  1193. #define BITS_HOST_MSG_E1_8822C \
  1194. (BIT_MASK_HOST_MSG_E1_8822C << BIT_SHIFT_HOST_MSG_E1_8822C)
  1195. #define BIT_CLEAR_HOST_MSG_E1_8822C(x) ((x) & (~BITS_HOST_MSG_E1_8822C))
  1196. #define BIT_GET_HOST_MSG_E1_8822C(x) \
  1197. (((x) >> BIT_SHIFT_HOST_MSG_E1_8822C) & BIT_MASK_HOST_MSG_E1_8822C)
  1198. #define BIT_SET_HOST_MSG_E1_8822C(x, v) \
  1199. (BIT_CLEAR_HOST_MSG_E1_8822C(x) | BIT_HOST_MSG_E1_8822C(v))
  1200. #define BIT_SHIFT_HOST_MSG_E0_8822C 0
  1201. #define BIT_MASK_HOST_MSG_E0_8822C 0xffff
  1202. #define BIT_HOST_MSG_E0_8822C(x) \
  1203. (((x) & BIT_MASK_HOST_MSG_E0_8822C) << BIT_SHIFT_HOST_MSG_E0_8822C)
  1204. #define BITS_HOST_MSG_E0_8822C \
  1205. (BIT_MASK_HOST_MSG_E0_8822C << BIT_SHIFT_HOST_MSG_E0_8822C)
  1206. #define BIT_CLEAR_HOST_MSG_E0_8822C(x) ((x) & (~BITS_HOST_MSG_E0_8822C))
  1207. #define BIT_GET_HOST_MSG_E0_8822C(x) \
  1208. (((x) >> BIT_SHIFT_HOST_MSG_E0_8822C) & BIT_MASK_HOST_MSG_E0_8822C)
  1209. #define BIT_SET_HOST_MSG_E0_8822C(x, v) \
  1210. (BIT_CLEAR_HOST_MSG_E0_8822C(x) | BIT_HOST_MSG_E0_8822C(v))
  1211. /* 2 REG_HMEBOX_E2_E3_8822C */
  1212. #define BIT_SHIFT_HOST_MSG_E3_8822C 16
  1213. #define BIT_MASK_HOST_MSG_E3_8822C 0xffff
  1214. #define BIT_HOST_MSG_E3_8822C(x) \
  1215. (((x) & BIT_MASK_HOST_MSG_E3_8822C) << BIT_SHIFT_HOST_MSG_E3_8822C)
  1216. #define BITS_HOST_MSG_E3_8822C \
  1217. (BIT_MASK_HOST_MSG_E3_8822C << BIT_SHIFT_HOST_MSG_E3_8822C)
  1218. #define BIT_CLEAR_HOST_MSG_E3_8822C(x) ((x) & (~BITS_HOST_MSG_E3_8822C))
  1219. #define BIT_GET_HOST_MSG_E3_8822C(x) \
  1220. (((x) >> BIT_SHIFT_HOST_MSG_E3_8822C) & BIT_MASK_HOST_MSG_E3_8822C)
  1221. #define BIT_SET_HOST_MSG_E3_8822C(x, v) \
  1222. (BIT_CLEAR_HOST_MSG_E3_8822C(x) | BIT_HOST_MSG_E3_8822C(v))
  1223. #define BIT_SHIFT_HOST_MSG_E2_8822C 0
  1224. #define BIT_MASK_HOST_MSG_E2_8822C 0xffff
  1225. #define BIT_HOST_MSG_E2_8822C(x) \
  1226. (((x) & BIT_MASK_HOST_MSG_E2_8822C) << BIT_SHIFT_HOST_MSG_E2_8822C)
  1227. #define BITS_HOST_MSG_E2_8822C \
  1228. (BIT_MASK_HOST_MSG_E2_8822C << BIT_SHIFT_HOST_MSG_E2_8822C)
  1229. #define BIT_CLEAR_HOST_MSG_E2_8822C(x) ((x) & (~BITS_HOST_MSG_E2_8822C))
  1230. #define BIT_GET_HOST_MSG_E2_8822C(x) \
  1231. (((x) >> BIT_SHIFT_HOST_MSG_E2_8822C) & BIT_MASK_HOST_MSG_E2_8822C)
  1232. #define BIT_SET_HOST_MSG_E2_8822C(x, v) \
  1233. (BIT_CLEAR_HOST_MSG_E2_8822C(x) | BIT_HOST_MSG_E2_8822C(v))
  1234. /* 2 REG_WLLPS_CTRL_8822C */
  1235. #define BIT_WLLPSOP_EABM_8822C BIT(31)
  1236. #define BIT_WLLPSOP_ACKF_8822C BIT(30)
  1237. #define BIT_WLLPSOP_DLDM_8822C BIT(29)
  1238. #define BIT_WLLPSOP_ESWR_8822C BIT(28)
  1239. #define BIT_WLLPSOP_PWMM_8822C BIT(27)
  1240. #define BIT_WLLPSOP_EECK_8822C BIT(26)
  1241. #define BIT_WLLPSOP_WLMACOFF_8822C BIT(25)
  1242. #define BIT_WLLPSOP_EXTAL_8822C BIT(24)
  1243. #define BIT_WL_SYNPON_VOLTSPDN_8822C BIT(23)
  1244. #define BIT_WLLPSOP_WLBBOFF_8822C BIT(22)
  1245. #define BIT_WLLPSOP_WLMEM_DS_8822C BIT(21)
  1246. #define BIT_WLLPSOP_LDO_WAIT_TIME_8822C BIT(20)
  1247. #define BIT_WLLPSOP_ANA_CLK_DIVISION_2_8822C BIT(19)
  1248. #define BIT_AFE_BCN_8822C BIT(18)
  1249. #define BIT_SHIFT_LPLDH12_VADJ_STEP_DN_8822C 12
  1250. #define BIT_MASK_LPLDH12_VADJ_STEP_DN_8822C 0xf
  1251. #define BIT_LPLDH12_VADJ_STEP_DN_8822C(x) \
  1252. (((x) & BIT_MASK_LPLDH12_VADJ_STEP_DN_8822C) \
  1253. << BIT_SHIFT_LPLDH12_VADJ_STEP_DN_8822C)
  1254. #define BITS_LPLDH12_VADJ_STEP_DN_8822C \
  1255. (BIT_MASK_LPLDH12_VADJ_STEP_DN_8822C \
  1256. << BIT_SHIFT_LPLDH12_VADJ_STEP_DN_8822C)
  1257. #define BIT_CLEAR_LPLDH12_VADJ_STEP_DN_8822C(x) \
  1258. ((x) & (~BITS_LPLDH12_VADJ_STEP_DN_8822C))
  1259. #define BIT_GET_LPLDH12_VADJ_STEP_DN_8822C(x) \
  1260. (((x) >> BIT_SHIFT_LPLDH12_VADJ_STEP_DN_8822C) & \
  1261. BIT_MASK_LPLDH12_VADJ_STEP_DN_8822C)
  1262. #define BIT_SET_LPLDH12_VADJ_STEP_DN_8822C(x, v) \
  1263. (BIT_CLEAR_LPLDH12_VADJ_STEP_DN_8822C(x) | \
  1264. BIT_LPLDH12_VADJ_STEP_DN_8822C(v))
  1265. #define BIT_SHIFT_V15ADJ_L1_STEP_DN_V1_8822C 8
  1266. #define BIT_MASK_V15ADJ_L1_STEP_DN_V1_8822C 0xf
  1267. #define BIT_V15ADJ_L1_STEP_DN_V1_8822C(x) \
  1268. (((x) & BIT_MASK_V15ADJ_L1_STEP_DN_V1_8822C) \
  1269. << BIT_SHIFT_V15ADJ_L1_STEP_DN_V1_8822C)
  1270. #define BITS_V15ADJ_L1_STEP_DN_V1_8822C \
  1271. (BIT_MASK_V15ADJ_L1_STEP_DN_V1_8822C \
  1272. << BIT_SHIFT_V15ADJ_L1_STEP_DN_V1_8822C)
  1273. #define BIT_CLEAR_V15ADJ_L1_STEP_DN_V1_8822C(x) \
  1274. ((x) & (~BITS_V15ADJ_L1_STEP_DN_V1_8822C))
  1275. #define BIT_GET_V15ADJ_L1_STEP_DN_V1_8822C(x) \
  1276. (((x) >> BIT_SHIFT_V15ADJ_L1_STEP_DN_V1_8822C) & \
  1277. BIT_MASK_V15ADJ_L1_STEP_DN_V1_8822C)
  1278. #define BIT_SET_V15ADJ_L1_STEP_DN_V1_8822C(x, v) \
  1279. (BIT_CLEAR_V15ADJ_L1_STEP_DN_V1_8822C(x) | \
  1280. BIT_V15ADJ_L1_STEP_DN_V1_8822C(v))
  1281. #define BIT_FORCE_LEAVE_LPS_8822C BIT(3)
  1282. #define BIT_SW_AFE_MODE_8822C BIT(2)
  1283. #define BIT_REGU_32K_CLK_EN_8822C BIT(1)
  1284. #define BIT_WL_LPS_EN_8822C BIT(0)
  1285. /* 2 REG_NOT_VALID_8822C */
  1286. /* 2 REG_GPIO_DEBOUNCE_CTRL_8822C */
  1287. #define BIT_WLGP_DBC1EN_8822C BIT(15)
  1288. #define BIT_SHIFT_WLGP_DBC1_8822C 8
  1289. #define BIT_MASK_WLGP_DBC1_8822C 0xf
  1290. #define BIT_WLGP_DBC1_8822C(x) \
  1291. (((x) & BIT_MASK_WLGP_DBC1_8822C) << BIT_SHIFT_WLGP_DBC1_8822C)
  1292. #define BITS_WLGP_DBC1_8822C \
  1293. (BIT_MASK_WLGP_DBC1_8822C << BIT_SHIFT_WLGP_DBC1_8822C)
  1294. #define BIT_CLEAR_WLGP_DBC1_8822C(x) ((x) & (~BITS_WLGP_DBC1_8822C))
  1295. #define BIT_GET_WLGP_DBC1_8822C(x) \
  1296. (((x) >> BIT_SHIFT_WLGP_DBC1_8822C) & BIT_MASK_WLGP_DBC1_8822C)
  1297. #define BIT_SET_WLGP_DBC1_8822C(x, v) \
  1298. (BIT_CLEAR_WLGP_DBC1_8822C(x) | BIT_WLGP_DBC1_8822C(v))
  1299. #define BIT_WLGP_DBC0EN_8822C BIT(7)
  1300. #define BIT_SHIFT_WLGP_DBC0_8822C 0
  1301. #define BIT_MASK_WLGP_DBC0_8822C 0xf
  1302. #define BIT_WLGP_DBC0_8822C(x) \
  1303. (((x) & BIT_MASK_WLGP_DBC0_8822C) << BIT_SHIFT_WLGP_DBC0_8822C)
  1304. #define BITS_WLGP_DBC0_8822C \
  1305. (BIT_MASK_WLGP_DBC0_8822C << BIT_SHIFT_WLGP_DBC0_8822C)
  1306. #define BIT_CLEAR_WLGP_DBC0_8822C(x) ((x) & (~BITS_WLGP_DBC0_8822C))
  1307. #define BIT_GET_WLGP_DBC0_8822C(x) \
  1308. (((x) >> BIT_SHIFT_WLGP_DBC0_8822C) & BIT_MASK_WLGP_DBC0_8822C)
  1309. #define BIT_SET_WLGP_DBC0_8822C(x, v) \
  1310. (BIT_CLEAR_WLGP_DBC0_8822C(x) | BIT_WLGP_DBC0_8822C(v))
  1311. /* 2 REG_RPWM2_8822C */
  1312. #define BIT_SHIFT_RPWM2_8822C 16
  1313. #define BIT_MASK_RPWM2_8822C 0xffff
  1314. #define BIT_RPWM2_8822C(x) \
  1315. (((x) & BIT_MASK_RPWM2_8822C) << BIT_SHIFT_RPWM2_8822C)
  1316. #define BITS_RPWM2_8822C (BIT_MASK_RPWM2_8822C << BIT_SHIFT_RPWM2_8822C)
  1317. #define BIT_CLEAR_RPWM2_8822C(x) ((x) & (~BITS_RPWM2_8822C))
  1318. #define BIT_GET_RPWM2_8822C(x) \
  1319. (((x) >> BIT_SHIFT_RPWM2_8822C) & BIT_MASK_RPWM2_8822C)
  1320. #define BIT_SET_RPWM2_8822C(x, v) \
  1321. (BIT_CLEAR_RPWM2_8822C(x) | BIT_RPWM2_8822C(v))
  1322. /* 2 REG_SYSON_FSM_MON_8822C */
  1323. #define BIT_SHIFT_FSM_MON_SEL_8822C 24
  1324. #define BIT_MASK_FSM_MON_SEL_8822C 0x7
  1325. #define BIT_FSM_MON_SEL_8822C(x) \
  1326. (((x) & BIT_MASK_FSM_MON_SEL_8822C) << BIT_SHIFT_FSM_MON_SEL_8822C)
  1327. #define BITS_FSM_MON_SEL_8822C \
  1328. (BIT_MASK_FSM_MON_SEL_8822C << BIT_SHIFT_FSM_MON_SEL_8822C)
  1329. #define BIT_CLEAR_FSM_MON_SEL_8822C(x) ((x) & (~BITS_FSM_MON_SEL_8822C))
  1330. #define BIT_GET_FSM_MON_SEL_8822C(x) \
  1331. (((x) >> BIT_SHIFT_FSM_MON_SEL_8822C) & BIT_MASK_FSM_MON_SEL_8822C)
  1332. #define BIT_SET_FSM_MON_SEL_8822C(x, v) \
  1333. (BIT_CLEAR_FSM_MON_SEL_8822C(x) | BIT_FSM_MON_SEL_8822C(v))
  1334. #define BIT_DOP_ELDO_8822C BIT(23)
  1335. #define BIT_FSM_MON_UPD_8822C BIT(15)
  1336. #define BIT_SHIFT_FSM_PAR_8822C 0
  1337. #define BIT_MASK_FSM_PAR_8822C 0x7fff
  1338. #define BIT_FSM_PAR_8822C(x) \
  1339. (((x) & BIT_MASK_FSM_PAR_8822C) << BIT_SHIFT_FSM_PAR_8822C)
  1340. #define BITS_FSM_PAR_8822C (BIT_MASK_FSM_PAR_8822C << BIT_SHIFT_FSM_PAR_8822C)
  1341. #define BIT_CLEAR_FSM_PAR_8822C(x) ((x) & (~BITS_FSM_PAR_8822C))
  1342. #define BIT_GET_FSM_PAR_8822C(x) \
  1343. (((x) >> BIT_SHIFT_FSM_PAR_8822C) & BIT_MASK_FSM_PAR_8822C)
  1344. #define BIT_SET_FSM_PAR_8822C(x, v) \
  1345. (BIT_CLEAR_FSM_PAR_8822C(x) | BIT_FSM_PAR_8822C(v))
  1346. /* 2 REG_NOT_VALID_8822C */
  1347. /* 2 REG_PMC_DBG_CTRL1_8822C */
  1348. #define BIT_BT_INT_EN_8822C BIT(31)
  1349. #define BIT_SHIFT_RD_WR_WIFI_BT_INFO_8822C 16
  1350. #define BIT_MASK_RD_WR_WIFI_BT_INFO_8822C 0x7fff
  1351. #define BIT_RD_WR_WIFI_BT_INFO_8822C(x) \
  1352. (((x) & BIT_MASK_RD_WR_WIFI_BT_INFO_8822C) \
  1353. << BIT_SHIFT_RD_WR_WIFI_BT_INFO_8822C)
  1354. #define BITS_RD_WR_WIFI_BT_INFO_8822C \
  1355. (BIT_MASK_RD_WR_WIFI_BT_INFO_8822C \
  1356. << BIT_SHIFT_RD_WR_WIFI_BT_INFO_8822C)
  1357. #define BIT_CLEAR_RD_WR_WIFI_BT_INFO_8822C(x) \
  1358. ((x) & (~BITS_RD_WR_WIFI_BT_INFO_8822C))
  1359. #define BIT_GET_RD_WR_WIFI_BT_INFO_8822C(x) \
  1360. (((x) >> BIT_SHIFT_RD_WR_WIFI_BT_INFO_8822C) & \
  1361. BIT_MASK_RD_WR_WIFI_BT_INFO_8822C)
  1362. #define BIT_SET_RD_WR_WIFI_BT_INFO_8822C(x, v) \
  1363. (BIT_CLEAR_RD_WR_WIFI_BT_INFO_8822C(x) | \
  1364. BIT_RD_WR_WIFI_BT_INFO_8822C(v))
  1365. #define BIT_PMC_WR_OVF_8822C BIT(8)
  1366. #define BIT_SHIFT_WLPMC_ERRINT_8822C 0
  1367. #define BIT_MASK_WLPMC_ERRINT_8822C 0xff
  1368. #define BIT_WLPMC_ERRINT_8822C(x) \
  1369. (((x) & BIT_MASK_WLPMC_ERRINT_8822C) << BIT_SHIFT_WLPMC_ERRINT_8822C)
  1370. #define BITS_WLPMC_ERRINT_8822C \
  1371. (BIT_MASK_WLPMC_ERRINT_8822C << BIT_SHIFT_WLPMC_ERRINT_8822C)
  1372. #define BIT_CLEAR_WLPMC_ERRINT_8822C(x) ((x) & (~BITS_WLPMC_ERRINT_8822C))
  1373. #define BIT_GET_WLPMC_ERRINT_8822C(x) \
  1374. (((x) >> BIT_SHIFT_WLPMC_ERRINT_8822C) & BIT_MASK_WLPMC_ERRINT_8822C)
  1375. #define BIT_SET_WLPMC_ERRINT_8822C(x, v) \
  1376. (BIT_CLEAR_WLPMC_ERRINT_8822C(x) | BIT_WLPMC_ERRINT_8822C(v))
  1377. /* 2 REG_NOT_VALID_8822C */
  1378. /* 2 REG_HIMR0_8822C */
  1379. #define BIT_TIMEOUT_INTERRUPT2_MASK_8822C BIT(31)
  1380. #define BIT_TIMEOUT_INTERRUTP1_MASK_8822C BIT(30)
  1381. #define BIT_PSTIMEOUT_MSK_8822C BIT(29)
  1382. #define BIT_GTINT4_MSK_8822C BIT(28)
  1383. #define BIT_GTINT3_MSK_8822C BIT(27)
  1384. #define BIT_TXBCN0ERR_MSK_8822C BIT(26)
  1385. #define BIT_TXBCN0OK_MSK_8822C BIT(25)
  1386. #define BIT_TSF_BIT32_TOGGLE_MSK_8822C BIT(24)
  1387. #define BIT_BCNDMAINT0_MSK_8822C BIT(20)
  1388. #define BIT_BCNDERR0_MSK_8822C BIT(16)
  1389. #define BIT_HSISR_IND_ON_INT_MSK_8822C BIT(15)
  1390. #define BIT_BCNDMAINT_E_MSK_8822C BIT(14)
  1391. #define BIT_CTWEND_MSK_8822C BIT(12)
  1392. #define BIT_HISR1_IND_MSK_8822C BIT(11)
  1393. #define BIT_C2HCMD_MSK_8822C BIT(10)
  1394. #define BIT_CPWM2_MSK_8822C BIT(9)
  1395. #define BIT_CPWM_MSK_8822C BIT(8)
  1396. #define BIT_HIGHDOK_MSK_8822C BIT(7)
  1397. #define BIT_MGTDOK_MSK_8822C BIT(6)
  1398. #define BIT_BKDOK_MSK_8822C BIT(5)
  1399. #define BIT_BEDOK_MSK_8822C BIT(4)
  1400. #define BIT_VIDOK_MSK_8822C BIT(3)
  1401. #define BIT_VODOK_MSK_8822C BIT(2)
  1402. #define BIT_RDU_MSK_8822C BIT(1)
  1403. #define BIT_RXOK_MSK_8822C BIT(0)
  1404. /* 2 REG_HISR0_8822C */
  1405. #define BIT_PSTIMEOUT2_8822C BIT(31)
  1406. #define BIT_PSTIMEOUT1_8822C BIT(30)
  1407. #define BIT_PSTIMEOUT_8822C BIT(29)
  1408. #define BIT_GTINT4_8822C BIT(28)
  1409. #define BIT_GTINT3_8822C BIT(27)
  1410. #define BIT_TXBCN0ERR_8822C BIT(26)
  1411. #define BIT_TXBCN0OK_8822C BIT(25)
  1412. #define BIT_TSF_BIT32_TOGGLE_8822C BIT(24)
  1413. #define BIT_BCNDMAINT0_8822C BIT(20)
  1414. #define BIT_BCNDERR0_8822C BIT(16)
  1415. #define BIT_HSISR_IND_ON_INT_8822C BIT(15)
  1416. #define BIT_BCNDMAINT_E_8822C BIT(14)
  1417. #define BIT_CTWEND_8822C BIT(12)
  1418. #define BIT_HISR1_IND_INT_8822C BIT(11)
  1419. #define BIT_C2HCMD_8822C BIT(10)
  1420. #define BIT_CPWM2_8822C BIT(9)
  1421. #define BIT_CPWM_8822C BIT(8)
  1422. #define BIT_HIGHDOK_8822C BIT(7)
  1423. #define BIT_MGTDOK_8822C BIT(6)
  1424. #define BIT_BKDOK_8822C BIT(5)
  1425. #define BIT_BEDOK_8822C BIT(4)
  1426. #define BIT_VIDOK_8822C BIT(3)
  1427. #define BIT_VODOK_8822C BIT(2)
  1428. #define BIT_RDU_8822C BIT(1)
  1429. #define BIT_RXOK_8822C BIT(0)
  1430. /* 2 REG_HIMR1_8822C */
  1431. #define BIT_TXFIFO_TH_INT_8822C BIT(30)
  1432. #define BIT_BTON_STS_UPDATE_MASK_8822C BIT(29)
  1433. #define BIT_MCU_ERR_MASK_8822C BIT(28)
  1434. #define BIT_BCNDMAINT7__MSK_8822C BIT(27)
  1435. #define BIT_BCNDMAINT6__MSK_8822C BIT(26)
  1436. #define BIT_BCNDMAINT5__MSK_8822C BIT(25)
  1437. #define BIT_BCNDMAINT4__MSK_8822C BIT(24)
  1438. #define BIT_BCNDMAINT3_MSK_8822C BIT(23)
  1439. #define BIT_BCNDMAINT2_MSK_8822C BIT(22)
  1440. #define BIT_BCNDMAINT1_MSK_8822C BIT(21)
  1441. #define BIT_BCNDERR7_MSK_8822C BIT(20)
  1442. #define BIT_BCNDERR6_MSK_8822C BIT(19)
  1443. #define BIT_BCNDERR5_MSK_8822C BIT(18)
  1444. #define BIT_BCNDERR4_MSK_8822C BIT(17)
  1445. #define BIT_BCNDERR3_MSK_8822C BIT(16)
  1446. #define BIT_BCNDERR2_MSK_8822C BIT(15)
  1447. #define BIT_BCNDERR1_MSK_8822C BIT(14)
  1448. #define BIT_ATIMEND_E_MSK_8822C BIT(13)
  1449. #define BIT_ATIMEND__MSK_8822C BIT(12)
  1450. #define BIT_TXERR_MSK_8822C BIT(11)
  1451. #define BIT_RXERR_MSK_8822C BIT(10)
  1452. #define BIT_TXFOVW_MSK_8822C BIT(9)
  1453. #define BIT_FOVW_MSK_8822C BIT(8)
  1454. #define BIT_CPU_MGQ_TXDONE_MSK_8822C BIT(5)
  1455. #define BIT_PS_TIMER_C_MSK_8822C BIT(4)
  1456. #define BIT_PS_TIMER_B_MSK_8822C BIT(3)
  1457. #define BIT_PS_TIMER_A_MSK_8822C BIT(2)
  1458. #define BIT_CPUMGQ_TX_TIMER_MSK_8822C BIT(1)
  1459. /* 2 REG_HISR1_8822C */
  1460. #define BIT_TXFIFO_TH_INT_8822C BIT(30)
  1461. #define BIT_BTON_STS_UPDATE_INT_8822C BIT(29)
  1462. #define BIT_MCU_ERR_8822C BIT(28)
  1463. #define BIT_BCNDMAINT7_8822C BIT(27)
  1464. #define BIT_BCNDMAINT6_8822C BIT(26)
  1465. #define BIT_BCNDMAINT5_8822C BIT(25)
  1466. #define BIT_BCNDMAINT4_8822C BIT(24)
  1467. #define BIT_BCNDMAINT3_8822C BIT(23)
  1468. #define BIT_BCNDMAINT2_8822C BIT(22)
  1469. #define BIT_BCNDMAINT1_8822C BIT(21)
  1470. #define BIT_BCNDERR7_8822C BIT(20)
  1471. #define BIT_BCNDERR6_8822C BIT(19)
  1472. #define BIT_BCNDERR5_8822C BIT(18)
  1473. #define BIT_BCNDERR4_8822C BIT(17)
  1474. #define BIT_BCNDERR3_8822C BIT(16)
  1475. #define BIT_BCNDERR2_8822C BIT(15)
  1476. #define BIT_BCNDERR1_8822C BIT(14)
  1477. #define BIT_ATIMEND_E_8822C BIT(13)
  1478. #define BIT_ATIMEND_8822C BIT(12)
  1479. #define BIT_TXERR_INT_8822C BIT(11)
  1480. #define BIT_RXERR_INT_8822C BIT(10)
  1481. #define BIT_TXFOVW_8822C BIT(9)
  1482. #define BIT_FOVW_8822C BIT(8)
  1483. /* 2 REG_NOT_VALID_8822C */
  1484. #define BIT_CPU_MGQ_TXDONE_8822C BIT(5)
  1485. #define BIT_PS_TIMER_C_8822C BIT(4)
  1486. #define BIT_PS_TIMER_B_8822C BIT(3)
  1487. #define BIT_PS_TIMER_A_8822C BIT(2)
  1488. #define BIT_CPUMGQ_TX_TIMER_8822C BIT(1)
  1489. /* 2 REG_DBG_PORT_SEL_8822C */
  1490. #define BIT_SHIFT_DEBUG_ST_8822C 0
  1491. #define BIT_MASK_DEBUG_ST_8822C 0xffffffffL
  1492. #define BIT_DEBUG_ST_8822C(x) \
  1493. (((x) & BIT_MASK_DEBUG_ST_8822C) << BIT_SHIFT_DEBUG_ST_8822C)
  1494. #define BITS_DEBUG_ST_8822C \
  1495. (BIT_MASK_DEBUG_ST_8822C << BIT_SHIFT_DEBUG_ST_8822C)
  1496. #define BIT_CLEAR_DEBUG_ST_8822C(x) ((x) & (~BITS_DEBUG_ST_8822C))
  1497. #define BIT_GET_DEBUG_ST_8822C(x) \
  1498. (((x) >> BIT_SHIFT_DEBUG_ST_8822C) & BIT_MASK_DEBUG_ST_8822C)
  1499. #define BIT_SET_DEBUG_ST_8822C(x, v) \
  1500. (BIT_CLEAR_DEBUG_ST_8822C(x) | BIT_DEBUG_ST_8822C(v))
  1501. /* 2 REG_PAD_CTRL2_8822C */
  1502. #define BIT_USB3_USB2_TRANSITION_8822C BIT(20)
  1503. #define BIT_SHIFT_USB23_SW_MODE_V1_8822C 18
  1504. #define BIT_MASK_USB23_SW_MODE_V1_8822C 0x3
  1505. #define BIT_USB23_SW_MODE_V1_8822C(x) \
  1506. (((x) & BIT_MASK_USB23_SW_MODE_V1_8822C) \
  1507. << BIT_SHIFT_USB23_SW_MODE_V1_8822C)
  1508. #define BITS_USB23_SW_MODE_V1_8822C \
  1509. (BIT_MASK_USB23_SW_MODE_V1_8822C << BIT_SHIFT_USB23_SW_MODE_V1_8822C)
  1510. #define BIT_CLEAR_USB23_SW_MODE_V1_8822C(x) \
  1511. ((x) & (~BITS_USB23_SW_MODE_V1_8822C))
  1512. #define BIT_GET_USB23_SW_MODE_V1_8822C(x) \
  1513. (((x) >> BIT_SHIFT_USB23_SW_MODE_V1_8822C) & \
  1514. BIT_MASK_USB23_SW_MODE_V1_8822C)
  1515. #define BIT_SET_USB23_SW_MODE_V1_8822C(x, v) \
  1516. (BIT_CLEAR_USB23_SW_MODE_V1_8822C(x) | BIT_USB23_SW_MODE_V1_8822C(v))
  1517. #define BIT_NO_PDN_CHIPOFF_V1_8822C BIT(17)
  1518. #define BIT_RSM_EN_V1_8822C BIT(16)
  1519. #define BIT_SHIFT_MATCH_CNT_8822C 8
  1520. #define BIT_MASK_MATCH_CNT_8822C 0xff
  1521. #define BIT_MATCH_CNT_8822C(x) \
  1522. (((x) & BIT_MASK_MATCH_CNT_8822C) << BIT_SHIFT_MATCH_CNT_8822C)
  1523. #define BITS_MATCH_CNT_8822C \
  1524. (BIT_MASK_MATCH_CNT_8822C << BIT_SHIFT_MATCH_CNT_8822C)
  1525. #define BIT_CLEAR_MATCH_CNT_8822C(x) ((x) & (~BITS_MATCH_CNT_8822C))
  1526. #define BIT_GET_MATCH_CNT_8822C(x) \
  1527. (((x) >> BIT_SHIFT_MATCH_CNT_8822C) & BIT_MASK_MATCH_CNT_8822C)
  1528. #define BIT_SET_MATCH_CNT_8822C(x, v) \
  1529. (BIT_CLEAR_MATCH_CNT_8822C(x) | BIT_MATCH_CNT_8822C(v))
  1530. #define BIT_LD_B12V_EN_8822C BIT(7)
  1531. #define BIT_EECS_IOSEL_V1_8822C BIT(6)
  1532. #define BIT_EECS_DATA_O_V1_8822C BIT(5)
  1533. #define BIT_EECS_DATA_I_V1_8822C BIT(4)
  1534. #define BIT_EESK_IOSEL_V1_8822C BIT(2)
  1535. #define BIT_EESK_DATA_O_V1_8822C BIT(1)
  1536. #define BIT_EESK_DATA_I_V1_8822C BIT(0)
  1537. /* 2 REG_NOT_VALID_8822C */
  1538. /* 2 REG_PMC_DBG_CTRL2_8822C */
  1539. #define BIT_SHIFT_EFUSE_BURN_GNT_8822C 24
  1540. #define BIT_MASK_EFUSE_BURN_GNT_8822C 0xff
  1541. #define BIT_EFUSE_BURN_GNT_8822C(x) \
  1542. (((x) & BIT_MASK_EFUSE_BURN_GNT_8822C) \
  1543. << BIT_SHIFT_EFUSE_BURN_GNT_8822C)
  1544. #define BITS_EFUSE_BURN_GNT_8822C \
  1545. (BIT_MASK_EFUSE_BURN_GNT_8822C << BIT_SHIFT_EFUSE_BURN_GNT_8822C)
  1546. #define BIT_CLEAR_EFUSE_BURN_GNT_8822C(x) ((x) & (~BITS_EFUSE_BURN_GNT_8822C))
  1547. #define BIT_GET_EFUSE_BURN_GNT_8822C(x) \
  1548. (((x) >> BIT_SHIFT_EFUSE_BURN_GNT_8822C) & \
  1549. BIT_MASK_EFUSE_BURN_GNT_8822C)
  1550. #define BIT_SET_EFUSE_BURN_GNT_8822C(x, v) \
  1551. (BIT_CLEAR_EFUSE_BURN_GNT_8822C(x) | BIT_EFUSE_BURN_GNT_8822C(v))
  1552. #define BIT_STOP_WL_PMC_8822C BIT(9)
  1553. #define BIT_STOP_SYM_PMC_8822C BIT(8)
  1554. #define BIT_BT_ACCESS_WL_PAGE0_8822C BIT(6)
  1555. #define BIT_REG_RST_WLPMC_8822C BIT(5)
  1556. #define BIT_REG_RST_PD12N_8822C BIT(4)
  1557. #define BIT_SYSON_DIS_WLREG_WRMSK_8822C BIT(3)
  1558. #define BIT_SYSON_DIS_PMCREG_WRMSK_8822C BIT(2)
  1559. #define BIT_SHIFT_SYSON_REG_ARB_8822C 0
  1560. #define BIT_MASK_SYSON_REG_ARB_8822C 0x3
  1561. #define BIT_SYSON_REG_ARB_8822C(x) \
  1562. (((x) & BIT_MASK_SYSON_REG_ARB_8822C) << BIT_SHIFT_SYSON_REG_ARB_8822C)
  1563. #define BITS_SYSON_REG_ARB_8822C \
  1564. (BIT_MASK_SYSON_REG_ARB_8822C << BIT_SHIFT_SYSON_REG_ARB_8822C)
  1565. #define BIT_CLEAR_SYSON_REG_ARB_8822C(x) ((x) & (~BITS_SYSON_REG_ARB_8822C))
  1566. #define BIT_GET_SYSON_REG_ARB_8822C(x) \
  1567. (((x) >> BIT_SHIFT_SYSON_REG_ARB_8822C) & BIT_MASK_SYSON_REG_ARB_8822C)
  1568. #define BIT_SET_SYSON_REG_ARB_8822C(x, v) \
  1569. (BIT_CLEAR_SYSON_REG_ARB_8822C(x) | BIT_SYSON_REG_ARB_8822C(v))
  1570. /* 2 REG_BIST_CTRL_8822C */
  1571. #define BIT_BIST_USB_DIS_8822C BIT(27)
  1572. #define BIT_BIST_PCI_DIS_8822C BIT(26)
  1573. #define BIT_BIST_BT_DIS_8822C BIT(25)
  1574. #define BIT_BIST_WL_DIS_8822C BIT(24)
  1575. #define BIT_SHIFT_BIST_RPT_SEL_8822C 16
  1576. #define BIT_MASK_BIST_RPT_SEL_8822C 0xf
  1577. #define BIT_BIST_RPT_SEL_8822C(x) \
  1578. (((x) & BIT_MASK_BIST_RPT_SEL_8822C) << BIT_SHIFT_BIST_RPT_SEL_8822C)
  1579. #define BITS_BIST_RPT_SEL_8822C \
  1580. (BIT_MASK_BIST_RPT_SEL_8822C << BIT_SHIFT_BIST_RPT_SEL_8822C)
  1581. #define BIT_CLEAR_BIST_RPT_SEL_8822C(x) ((x) & (~BITS_BIST_RPT_SEL_8822C))
  1582. #define BIT_GET_BIST_RPT_SEL_8822C(x) \
  1583. (((x) >> BIT_SHIFT_BIST_RPT_SEL_8822C) & BIT_MASK_BIST_RPT_SEL_8822C)
  1584. #define BIT_SET_BIST_RPT_SEL_8822C(x, v) \
  1585. (BIT_CLEAR_BIST_RPT_SEL_8822C(x) | BIT_BIST_RPT_SEL_8822C(v))
  1586. #define BIT_BIST_RESUME_PS_8822C BIT(4)
  1587. #define BIT_BIST_RESUME_8822C BIT(3)
  1588. #define BIT_BIST_NORMAL_8822C BIT(2)
  1589. #define BIT_BIST_RSTN_8822C BIT(1)
  1590. #define BIT_BIST_CLK_EN_8822C BIT(0)
  1591. /* 2 REG_BIST_RPT_8822C */
  1592. #define BIT_SHIFT_MBIST_REPORT_8822C 0
  1593. #define BIT_MASK_MBIST_REPORT_8822C 0xffffffffL
  1594. #define BIT_MBIST_REPORT_8822C(x) \
  1595. (((x) & BIT_MASK_MBIST_REPORT_8822C) << BIT_SHIFT_MBIST_REPORT_8822C)
  1596. #define BITS_MBIST_REPORT_8822C \
  1597. (BIT_MASK_MBIST_REPORT_8822C << BIT_SHIFT_MBIST_REPORT_8822C)
  1598. #define BIT_CLEAR_MBIST_REPORT_8822C(x) ((x) & (~BITS_MBIST_REPORT_8822C))
  1599. #define BIT_GET_MBIST_REPORT_8822C(x) \
  1600. (((x) >> BIT_SHIFT_MBIST_REPORT_8822C) & BIT_MASK_MBIST_REPORT_8822C)
  1601. #define BIT_SET_MBIST_REPORT_8822C(x, v) \
  1602. (BIT_CLEAR_MBIST_REPORT_8822C(x) | BIT_MBIST_REPORT_8822C(v))
  1603. /* 2 REG_MEM_CTRL_8822C */
  1604. #define BIT_UMEM_RME_8822C BIT(31)
  1605. #define BIT_SHIFT_BT_SPRAM_8822C 28
  1606. #define BIT_MASK_BT_SPRAM_8822C 0x3
  1607. #define BIT_BT_SPRAM_8822C(x) \
  1608. (((x) & BIT_MASK_BT_SPRAM_8822C) << BIT_SHIFT_BT_SPRAM_8822C)
  1609. #define BITS_BT_SPRAM_8822C \
  1610. (BIT_MASK_BT_SPRAM_8822C << BIT_SHIFT_BT_SPRAM_8822C)
  1611. #define BIT_CLEAR_BT_SPRAM_8822C(x) ((x) & (~BITS_BT_SPRAM_8822C))
  1612. #define BIT_GET_BT_SPRAM_8822C(x) \
  1613. (((x) >> BIT_SHIFT_BT_SPRAM_8822C) & BIT_MASK_BT_SPRAM_8822C)
  1614. #define BIT_SET_BT_SPRAM_8822C(x, v) \
  1615. (BIT_CLEAR_BT_SPRAM_8822C(x) | BIT_BT_SPRAM_8822C(v))
  1616. #define BIT_SHIFT_BT_ROM_8822C 24
  1617. #define BIT_MASK_BT_ROM_8822C 0xf
  1618. #define BIT_BT_ROM_8822C(x) \
  1619. (((x) & BIT_MASK_BT_ROM_8822C) << BIT_SHIFT_BT_ROM_8822C)
  1620. #define BITS_BT_ROM_8822C (BIT_MASK_BT_ROM_8822C << BIT_SHIFT_BT_ROM_8822C)
  1621. #define BIT_CLEAR_BT_ROM_8822C(x) ((x) & (~BITS_BT_ROM_8822C))
  1622. #define BIT_GET_BT_ROM_8822C(x) \
  1623. (((x) >> BIT_SHIFT_BT_ROM_8822C) & BIT_MASK_BT_ROM_8822C)
  1624. #define BIT_SET_BT_ROM_8822C(x, v) \
  1625. (BIT_CLEAR_BT_ROM_8822C(x) | BIT_BT_ROM_8822C(v))
  1626. #define BIT_SHIFT_PCI_DPRAM_8822C 10
  1627. #define BIT_MASK_PCI_DPRAM_8822C 0x3
  1628. #define BIT_PCI_DPRAM_8822C(x) \
  1629. (((x) & BIT_MASK_PCI_DPRAM_8822C) << BIT_SHIFT_PCI_DPRAM_8822C)
  1630. #define BITS_PCI_DPRAM_8822C \
  1631. (BIT_MASK_PCI_DPRAM_8822C << BIT_SHIFT_PCI_DPRAM_8822C)
  1632. #define BIT_CLEAR_PCI_DPRAM_8822C(x) ((x) & (~BITS_PCI_DPRAM_8822C))
  1633. #define BIT_GET_PCI_DPRAM_8822C(x) \
  1634. (((x) >> BIT_SHIFT_PCI_DPRAM_8822C) & BIT_MASK_PCI_DPRAM_8822C)
  1635. #define BIT_SET_PCI_DPRAM_8822C(x, v) \
  1636. (BIT_CLEAR_PCI_DPRAM_8822C(x) | BIT_PCI_DPRAM_8822C(v))
  1637. #define BIT_SHIFT_PCI_SPRAM_8822C 8
  1638. #define BIT_MASK_PCI_SPRAM_8822C 0x3
  1639. #define BIT_PCI_SPRAM_8822C(x) \
  1640. (((x) & BIT_MASK_PCI_SPRAM_8822C) << BIT_SHIFT_PCI_SPRAM_8822C)
  1641. #define BITS_PCI_SPRAM_8822C \
  1642. (BIT_MASK_PCI_SPRAM_8822C << BIT_SHIFT_PCI_SPRAM_8822C)
  1643. #define BIT_CLEAR_PCI_SPRAM_8822C(x) ((x) & (~BITS_PCI_SPRAM_8822C))
  1644. #define BIT_GET_PCI_SPRAM_8822C(x) \
  1645. (((x) >> BIT_SHIFT_PCI_SPRAM_8822C) & BIT_MASK_PCI_SPRAM_8822C)
  1646. #define BIT_SET_PCI_SPRAM_8822C(x, v) \
  1647. (BIT_CLEAR_PCI_SPRAM_8822C(x) | BIT_PCI_SPRAM_8822C(v))
  1648. #define BIT_SHIFT_USB_SPRAM_8822C 6
  1649. #define BIT_MASK_USB_SPRAM_8822C 0x3
  1650. #define BIT_USB_SPRAM_8822C(x) \
  1651. (((x) & BIT_MASK_USB_SPRAM_8822C) << BIT_SHIFT_USB_SPRAM_8822C)
  1652. #define BITS_USB_SPRAM_8822C \
  1653. (BIT_MASK_USB_SPRAM_8822C << BIT_SHIFT_USB_SPRAM_8822C)
  1654. #define BIT_CLEAR_USB_SPRAM_8822C(x) ((x) & (~BITS_USB_SPRAM_8822C))
  1655. #define BIT_GET_USB_SPRAM_8822C(x) \
  1656. (((x) >> BIT_SHIFT_USB_SPRAM_8822C) & BIT_MASK_USB_SPRAM_8822C)
  1657. #define BIT_SET_USB_SPRAM_8822C(x, v) \
  1658. (BIT_CLEAR_USB_SPRAM_8822C(x) | BIT_USB_SPRAM_8822C(v))
  1659. #define BIT_SHIFT_USB_SPRF_8822C 4
  1660. #define BIT_MASK_USB_SPRF_8822C 0x3
  1661. #define BIT_USB_SPRF_8822C(x) \
  1662. (((x) & BIT_MASK_USB_SPRF_8822C) << BIT_SHIFT_USB_SPRF_8822C)
  1663. #define BITS_USB_SPRF_8822C \
  1664. (BIT_MASK_USB_SPRF_8822C << BIT_SHIFT_USB_SPRF_8822C)
  1665. #define BIT_CLEAR_USB_SPRF_8822C(x) ((x) & (~BITS_USB_SPRF_8822C))
  1666. #define BIT_GET_USB_SPRF_8822C(x) \
  1667. (((x) >> BIT_SHIFT_USB_SPRF_8822C) & BIT_MASK_USB_SPRF_8822C)
  1668. #define BIT_SET_USB_SPRF_8822C(x, v) \
  1669. (BIT_CLEAR_USB_SPRF_8822C(x) | BIT_USB_SPRF_8822C(v))
  1670. #define BIT_SHIFT_MCU_ROM_8822C 0
  1671. #define BIT_MASK_MCU_ROM_8822C 0xf
  1672. #define BIT_MCU_ROM_8822C(x) \
  1673. (((x) & BIT_MASK_MCU_ROM_8822C) << BIT_SHIFT_MCU_ROM_8822C)
  1674. #define BITS_MCU_ROM_8822C (BIT_MASK_MCU_ROM_8822C << BIT_SHIFT_MCU_ROM_8822C)
  1675. #define BIT_CLEAR_MCU_ROM_8822C(x) ((x) & (~BITS_MCU_ROM_8822C))
  1676. #define BIT_GET_MCU_ROM_8822C(x) \
  1677. (((x) >> BIT_SHIFT_MCU_ROM_8822C) & BIT_MASK_MCU_ROM_8822C)
  1678. #define BIT_SET_MCU_ROM_8822C(x, v) \
  1679. (BIT_CLEAR_MCU_ROM_8822C(x) | BIT_MCU_ROM_8822C(v))
  1680. /* 2 REG_NOT_VALID_8822C */
  1681. /* 2 REG_USB_SIE_INTF_8822C */
  1682. #define BIT_RD_SEL_8822C BIT(31)
  1683. #define BIT_USB_SIE_INTF_WE_V1_8822C BIT(30)
  1684. #define BIT_USB_SIE_INTF_BYIOREG_V1_8822C BIT(29)
  1685. #define BIT_USB_SIE_SELECT_8822C BIT(28)
  1686. #define BIT_SHIFT_USB_SIE_INTF_ADDR_V1_8822C 16
  1687. #define BIT_MASK_USB_SIE_INTF_ADDR_V1_8822C 0x1ff
  1688. #define BIT_USB_SIE_INTF_ADDR_V1_8822C(x) \
  1689. (((x) & BIT_MASK_USB_SIE_INTF_ADDR_V1_8822C) \
  1690. << BIT_SHIFT_USB_SIE_INTF_ADDR_V1_8822C)
  1691. #define BITS_USB_SIE_INTF_ADDR_V1_8822C \
  1692. (BIT_MASK_USB_SIE_INTF_ADDR_V1_8822C \
  1693. << BIT_SHIFT_USB_SIE_INTF_ADDR_V1_8822C)
  1694. #define BIT_CLEAR_USB_SIE_INTF_ADDR_V1_8822C(x) \
  1695. ((x) & (~BITS_USB_SIE_INTF_ADDR_V1_8822C))
  1696. #define BIT_GET_USB_SIE_INTF_ADDR_V1_8822C(x) \
  1697. (((x) >> BIT_SHIFT_USB_SIE_INTF_ADDR_V1_8822C) & \
  1698. BIT_MASK_USB_SIE_INTF_ADDR_V1_8822C)
  1699. #define BIT_SET_USB_SIE_INTF_ADDR_V1_8822C(x, v) \
  1700. (BIT_CLEAR_USB_SIE_INTF_ADDR_V1_8822C(x) | \
  1701. BIT_USB_SIE_INTF_ADDR_V1_8822C(v))
  1702. #define BIT_SHIFT_USB_SIE_INTF_RD_8822C 8
  1703. #define BIT_MASK_USB_SIE_INTF_RD_8822C 0xff
  1704. #define BIT_USB_SIE_INTF_RD_8822C(x) \
  1705. (((x) & BIT_MASK_USB_SIE_INTF_RD_8822C) \
  1706. << BIT_SHIFT_USB_SIE_INTF_RD_8822C)
  1707. #define BITS_USB_SIE_INTF_RD_8822C \
  1708. (BIT_MASK_USB_SIE_INTF_RD_8822C << BIT_SHIFT_USB_SIE_INTF_RD_8822C)
  1709. #define BIT_CLEAR_USB_SIE_INTF_RD_8822C(x) ((x) & (~BITS_USB_SIE_INTF_RD_8822C))
  1710. #define BIT_GET_USB_SIE_INTF_RD_8822C(x) \
  1711. (((x) >> BIT_SHIFT_USB_SIE_INTF_RD_8822C) & \
  1712. BIT_MASK_USB_SIE_INTF_RD_8822C)
  1713. #define BIT_SET_USB_SIE_INTF_RD_8822C(x, v) \
  1714. (BIT_CLEAR_USB_SIE_INTF_RD_8822C(x) | BIT_USB_SIE_INTF_RD_8822C(v))
  1715. #define BIT_SHIFT_USB_SIE_INTF_WD_8822C 0
  1716. #define BIT_MASK_USB_SIE_INTF_WD_8822C 0xff
  1717. #define BIT_USB_SIE_INTF_WD_8822C(x) \
  1718. (((x) & BIT_MASK_USB_SIE_INTF_WD_8822C) \
  1719. << BIT_SHIFT_USB_SIE_INTF_WD_8822C)
  1720. #define BITS_USB_SIE_INTF_WD_8822C \
  1721. (BIT_MASK_USB_SIE_INTF_WD_8822C << BIT_SHIFT_USB_SIE_INTF_WD_8822C)
  1722. #define BIT_CLEAR_USB_SIE_INTF_WD_8822C(x) ((x) & (~BITS_USB_SIE_INTF_WD_8822C))
  1723. #define BIT_GET_USB_SIE_INTF_WD_8822C(x) \
  1724. (((x) >> BIT_SHIFT_USB_SIE_INTF_WD_8822C) & \
  1725. BIT_MASK_USB_SIE_INTF_WD_8822C)
  1726. #define BIT_SET_USB_SIE_INTF_WD_8822C(x, v) \
  1727. (BIT_CLEAR_USB_SIE_INTF_WD_8822C(x) | BIT_USB_SIE_INTF_WD_8822C(v))
  1728. /* 2 REG_PCIE_MIO_INTF_8822C */
  1729. #define BIT_SHIFT_PCIE_MIO_ADDR_PAGE_8822C 16
  1730. #define BIT_MASK_PCIE_MIO_ADDR_PAGE_8822C 0x3
  1731. #define BIT_PCIE_MIO_ADDR_PAGE_8822C(x) \
  1732. (((x) & BIT_MASK_PCIE_MIO_ADDR_PAGE_8822C) \
  1733. << BIT_SHIFT_PCIE_MIO_ADDR_PAGE_8822C)
  1734. #define BITS_PCIE_MIO_ADDR_PAGE_8822C \
  1735. (BIT_MASK_PCIE_MIO_ADDR_PAGE_8822C \
  1736. << BIT_SHIFT_PCIE_MIO_ADDR_PAGE_8822C)
  1737. #define BIT_CLEAR_PCIE_MIO_ADDR_PAGE_8822C(x) \
  1738. ((x) & (~BITS_PCIE_MIO_ADDR_PAGE_8822C))
  1739. #define BIT_GET_PCIE_MIO_ADDR_PAGE_8822C(x) \
  1740. (((x) >> BIT_SHIFT_PCIE_MIO_ADDR_PAGE_8822C) & \
  1741. BIT_MASK_PCIE_MIO_ADDR_PAGE_8822C)
  1742. #define BIT_SET_PCIE_MIO_ADDR_PAGE_8822C(x, v) \
  1743. (BIT_CLEAR_PCIE_MIO_ADDR_PAGE_8822C(x) | \
  1744. BIT_PCIE_MIO_ADDR_PAGE_8822C(v))
  1745. #define BIT_PCIE_MIO_BYIOREG_8822C BIT(13)
  1746. #define BIT_PCIE_MIO_RE_8822C BIT(12)
  1747. #define BIT_SHIFT_PCIE_MIO_WE_8822C 8
  1748. #define BIT_MASK_PCIE_MIO_WE_8822C 0xf
  1749. #define BIT_PCIE_MIO_WE_8822C(x) \
  1750. (((x) & BIT_MASK_PCIE_MIO_WE_8822C) << BIT_SHIFT_PCIE_MIO_WE_8822C)
  1751. #define BITS_PCIE_MIO_WE_8822C \
  1752. (BIT_MASK_PCIE_MIO_WE_8822C << BIT_SHIFT_PCIE_MIO_WE_8822C)
  1753. #define BIT_CLEAR_PCIE_MIO_WE_8822C(x) ((x) & (~BITS_PCIE_MIO_WE_8822C))
  1754. #define BIT_GET_PCIE_MIO_WE_8822C(x) \
  1755. (((x) >> BIT_SHIFT_PCIE_MIO_WE_8822C) & BIT_MASK_PCIE_MIO_WE_8822C)
  1756. #define BIT_SET_PCIE_MIO_WE_8822C(x, v) \
  1757. (BIT_CLEAR_PCIE_MIO_WE_8822C(x) | BIT_PCIE_MIO_WE_8822C(v))
  1758. #define BIT_SHIFT_PCIE_MIO_ADDR_8822C 0
  1759. #define BIT_MASK_PCIE_MIO_ADDR_8822C 0xff
  1760. #define BIT_PCIE_MIO_ADDR_8822C(x) \
  1761. (((x) & BIT_MASK_PCIE_MIO_ADDR_8822C) << BIT_SHIFT_PCIE_MIO_ADDR_8822C)
  1762. #define BITS_PCIE_MIO_ADDR_8822C \
  1763. (BIT_MASK_PCIE_MIO_ADDR_8822C << BIT_SHIFT_PCIE_MIO_ADDR_8822C)
  1764. #define BIT_CLEAR_PCIE_MIO_ADDR_8822C(x) ((x) & (~BITS_PCIE_MIO_ADDR_8822C))
  1765. #define BIT_GET_PCIE_MIO_ADDR_8822C(x) \
  1766. (((x) >> BIT_SHIFT_PCIE_MIO_ADDR_8822C) & BIT_MASK_PCIE_MIO_ADDR_8822C)
  1767. #define BIT_SET_PCIE_MIO_ADDR_8822C(x, v) \
  1768. (BIT_CLEAR_PCIE_MIO_ADDR_8822C(x) | BIT_PCIE_MIO_ADDR_8822C(v))
  1769. /* 2 REG_PCIE_MIO_INTD_8822C */
  1770. #define BIT_SHIFT_PCIE_MIO_DATA_8822C 0
  1771. #define BIT_MASK_PCIE_MIO_DATA_8822C 0xffffffffL
  1772. #define BIT_PCIE_MIO_DATA_8822C(x) \
  1773. (((x) & BIT_MASK_PCIE_MIO_DATA_8822C) << BIT_SHIFT_PCIE_MIO_DATA_8822C)
  1774. #define BITS_PCIE_MIO_DATA_8822C \
  1775. (BIT_MASK_PCIE_MIO_DATA_8822C << BIT_SHIFT_PCIE_MIO_DATA_8822C)
  1776. #define BIT_CLEAR_PCIE_MIO_DATA_8822C(x) ((x) & (~BITS_PCIE_MIO_DATA_8822C))
  1777. #define BIT_GET_PCIE_MIO_DATA_8822C(x) \
  1778. (((x) >> BIT_SHIFT_PCIE_MIO_DATA_8822C) & BIT_MASK_PCIE_MIO_DATA_8822C)
  1779. #define BIT_SET_PCIE_MIO_DATA_8822C(x, v) \
  1780. (BIT_CLEAR_PCIE_MIO_DATA_8822C(x) | BIT_PCIE_MIO_DATA_8822C(v))
  1781. /* 2 REG_WLRF1_8822C */
  1782. #define BIT_SHIFT_WLRF1_CTRL_8822C 24
  1783. #define BIT_MASK_WLRF1_CTRL_8822C 0xff
  1784. #define BIT_WLRF1_CTRL_8822C(x) \
  1785. (((x) & BIT_MASK_WLRF1_CTRL_8822C) << BIT_SHIFT_WLRF1_CTRL_8822C)
  1786. #define BITS_WLRF1_CTRL_8822C \
  1787. (BIT_MASK_WLRF1_CTRL_8822C << BIT_SHIFT_WLRF1_CTRL_8822C)
  1788. #define BIT_CLEAR_WLRF1_CTRL_8822C(x) ((x) & (~BITS_WLRF1_CTRL_8822C))
  1789. #define BIT_GET_WLRF1_CTRL_8822C(x) \
  1790. (((x) >> BIT_SHIFT_WLRF1_CTRL_8822C) & BIT_MASK_WLRF1_CTRL_8822C)
  1791. #define BIT_SET_WLRF1_CTRL_8822C(x, v) \
  1792. (BIT_CLEAR_WLRF1_CTRL_8822C(x) | BIT_WLRF1_CTRL_8822C(v))
  1793. /* 2 REG_SYS_CFG1_8822C */
  1794. #define BIT_SHIFT_TRP_ICFG_8822C 28
  1795. #define BIT_MASK_TRP_ICFG_8822C 0xf
  1796. #define BIT_TRP_ICFG_8822C(x) \
  1797. (((x) & BIT_MASK_TRP_ICFG_8822C) << BIT_SHIFT_TRP_ICFG_8822C)
  1798. #define BITS_TRP_ICFG_8822C \
  1799. (BIT_MASK_TRP_ICFG_8822C << BIT_SHIFT_TRP_ICFG_8822C)
  1800. #define BIT_CLEAR_TRP_ICFG_8822C(x) ((x) & (~BITS_TRP_ICFG_8822C))
  1801. #define BIT_GET_TRP_ICFG_8822C(x) \
  1802. (((x) >> BIT_SHIFT_TRP_ICFG_8822C) & BIT_MASK_TRP_ICFG_8822C)
  1803. #define BIT_SET_TRP_ICFG_8822C(x, v) \
  1804. (BIT_CLEAR_TRP_ICFG_8822C(x) | BIT_TRP_ICFG_8822C(v))
  1805. #define BIT_RF_TYPE_ID_8822C BIT(27)
  1806. #define BIT_BD_HCI_SEL_8822C BIT(26)
  1807. #define BIT_BD_PKG_SEL_8822C BIT(25)
  1808. #define BIT_INTERNAL_EXTERNAL_SWR_8822C BIT(24)
  1809. #define BIT_RTL_ID_8822C BIT(23)
  1810. #define BIT_PAD_HWPD_IDN_8822C BIT(22)
  1811. #define BIT_TESTMODE_8822C BIT(20)
  1812. #define BIT_SHIFT_VENDOR_ID_8822C 16
  1813. #define BIT_MASK_VENDOR_ID_8822C 0xf
  1814. #define BIT_VENDOR_ID_8822C(x) \
  1815. (((x) & BIT_MASK_VENDOR_ID_8822C) << BIT_SHIFT_VENDOR_ID_8822C)
  1816. #define BITS_VENDOR_ID_8822C \
  1817. (BIT_MASK_VENDOR_ID_8822C << BIT_SHIFT_VENDOR_ID_8822C)
  1818. #define BIT_CLEAR_VENDOR_ID_8822C(x) ((x) & (~BITS_VENDOR_ID_8822C))
  1819. #define BIT_GET_VENDOR_ID_8822C(x) \
  1820. (((x) >> BIT_SHIFT_VENDOR_ID_8822C) & BIT_MASK_VENDOR_ID_8822C)
  1821. #define BIT_SET_VENDOR_ID_8822C(x, v) \
  1822. (BIT_CLEAR_VENDOR_ID_8822C(x) | BIT_VENDOR_ID_8822C(v))
  1823. #define BIT_SHIFT_CHIP_VER_8822C 12
  1824. #define BIT_MASK_CHIP_VER_8822C 0xf
  1825. #define BIT_CHIP_VER_8822C(x) \
  1826. (((x) & BIT_MASK_CHIP_VER_8822C) << BIT_SHIFT_CHIP_VER_8822C)
  1827. #define BITS_CHIP_VER_8822C \
  1828. (BIT_MASK_CHIP_VER_8822C << BIT_SHIFT_CHIP_VER_8822C)
  1829. #define BIT_CLEAR_CHIP_VER_8822C(x) ((x) & (~BITS_CHIP_VER_8822C))
  1830. #define BIT_GET_CHIP_VER_8822C(x) \
  1831. (((x) >> BIT_SHIFT_CHIP_VER_8822C) & BIT_MASK_CHIP_VER_8822C)
  1832. #define BIT_SET_CHIP_VER_8822C(x, v) \
  1833. (BIT_CLEAR_CHIP_VER_8822C(x) | BIT_CHIP_VER_8822C(v))
  1834. #define BIT_BD_MAC3_8822C BIT(11)
  1835. #define BIT_BD_MAC1_8822C BIT(10)
  1836. #define BIT_BD_MAC2_8822C BIT(9)
  1837. #define BIT_SIC_IDLE_8822C BIT(8)
  1838. #define BIT_SW_OFFLOAD_EN_8822C BIT(7)
  1839. #define BIT_OCP_SHUTDN_8822C BIT(6)
  1840. #define BIT_V15_VLD_8822C BIT(5)
  1841. #define BIT_PCIRSTB_8822C BIT(4)
  1842. #define BIT_PCLK_VLD_8822C BIT(3)
  1843. #define BIT_UCLK_VLD_8822C BIT(2)
  1844. #define BIT_ACLK_VLD_8822C BIT(1)
  1845. #define BIT_XCLK_VLD_8822C BIT(0)
  1846. /* 2 REG_SYS_STATUS1_8822C */
  1847. #define BIT_SHIFT_RF_RL_ID_8822C 28
  1848. #define BIT_MASK_RF_RL_ID_8822C 0xf
  1849. #define BIT_RF_RL_ID_8822C(x) \
  1850. (((x) & BIT_MASK_RF_RL_ID_8822C) << BIT_SHIFT_RF_RL_ID_8822C)
  1851. #define BITS_RF_RL_ID_8822C \
  1852. (BIT_MASK_RF_RL_ID_8822C << BIT_SHIFT_RF_RL_ID_8822C)
  1853. #define BIT_CLEAR_RF_RL_ID_8822C(x) ((x) & (~BITS_RF_RL_ID_8822C))
  1854. #define BIT_GET_RF_RL_ID_8822C(x) \
  1855. (((x) >> BIT_SHIFT_RF_RL_ID_8822C) & BIT_MASK_RF_RL_ID_8822C)
  1856. #define BIT_SET_RF_RL_ID_8822C(x, v) \
  1857. (BIT_CLEAR_RF_RL_ID_8822C(x) | BIT_RF_RL_ID_8822C(v))
  1858. #define BIT_HPHY_ICFG_8822C BIT(19)
  1859. #define BIT_SHIFT_SEL_0XC0_8822C 16
  1860. #define BIT_MASK_SEL_0XC0_8822C 0x3
  1861. #define BIT_SEL_0XC0_8822C(x) \
  1862. (((x) & BIT_MASK_SEL_0XC0_8822C) << BIT_SHIFT_SEL_0XC0_8822C)
  1863. #define BITS_SEL_0XC0_8822C \
  1864. (BIT_MASK_SEL_0XC0_8822C << BIT_SHIFT_SEL_0XC0_8822C)
  1865. #define BIT_CLEAR_SEL_0XC0_8822C(x) ((x) & (~BITS_SEL_0XC0_8822C))
  1866. #define BIT_GET_SEL_0XC0_8822C(x) \
  1867. (((x) >> BIT_SHIFT_SEL_0XC0_8822C) & BIT_MASK_SEL_0XC0_8822C)
  1868. #define BIT_SET_SEL_0XC0_8822C(x, v) \
  1869. (BIT_CLEAR_SEL_0XC0_8822C(x) | BIT_SEL_0XC0_8822C(v))
  1870. #define BIT_SHIFT_HCI_SEL_V4_8822C 12
  1871. #define BIT_MASK_HCI_SEL_V4_8822C 0x3
  1872. #define BIT_HCI_SEL_V4_8822C(x) \
  1873. (((x) & BIT_MASK_HCI_SEL_V4_8822C) << BIT_SHIFT_HCI_SEL_V4_8822C)
  1874. #define BITS_HCI_SEL_V4_8822C \
  1875. (BIT_MASK_HCI_SEL_V4_8822C << BIT_SHIFT_HCI_SEL_V4_8822C)
  1876. #define BIT_CLEAR_HCI_SEL_V4_8822C(x) ((x) & (~BITS_HCI_SEL_V4_8822C))
  1877. #define BIT_GET_HCI_SEL_V4_8822C(x) \
  1878. (((x) >> BIT_SHIFT_HCI_SEL_V4_8822C) & BIT_MASK_HCI_SEL_V4_8822C)
  1879. #define BIT_SET_HCI_SEL_V4_8822C(x, v) \
  1880. (BIT_CLEAR_HCI_SEL_V4_8822C(x) | BIT_HCI_SEL_V4_8822C(v))
  1881. #define BIT_USB_OPERATION_MODE_8822C BIT(10)
  1882. #define BIT_BT_PDN_8822C BIT(9)
  1883. #define BIT_AUTO_WLPON_8822C BIT(8)
  1884. #define BIT_WL_MODE_8822C BIT(7)
  1885. #define BIT_PKG_SEL_HCI_8822C BIT(6)
  1886. #define BIT_SHIFT_PAD_HCI_SEL_V2_8822C 3
  1887. #define BIT_MASK_PAD_HCI_SEL_V2_8822C 0x3
  1888. #define BIT_PAD_HCI_SEL_V2_8822C(x) \
  1889. (((x) & BIT_MASK_PAD_HCI_SEL_V2_8822C) \
  1890. << BIT_SHIFT_PAD_HCI_SEL_V2_8822C)
  1891. #define BITS_PAD_HCI_SEL_V2_8822C \
  1892. (BIT_MASK_PAD_HCI_SEL_V2_8822C << BIT_SHIFT_PAD_HCI_SEL_V2_8822C)
  1893. #define BIT_CLEAR_PAD_HCI_SEL_V2_8822C(x) ((x) & (~BITS_PAD_HCI_SEL_V2_8822C))
  1894. #define BIT_GET_PAD_HCI_SEL_V2_8822C(x) \
  1895. (((x) >> BIT_SHIFT_PAD_HCI_SEL_V2_8822C) & \
  1896. BIT_MASK_PAD_HCI_SEL_V2_8822C)
  1897. #define BIT_SET_PAD_HCI_SEL_V2_8822C(x, v) \
  1898. (BIT_CLEAR_PAD_HCI_SEL_V2_8822C(x) | BIT_PAD_HCI_SEL_V2_8822C(v))
  1899. #define BIT_SHIFT_EFS_HCI_SEL_V1_8822C 0
  1900. #define BIT_MASK_EFS_HCI_SEL_V1_8822C 0x7
  1901. #define BIT_EFS_HCI_SEL_V1_8822C(x) \
  1902. (((x) & BIT_MASK_EFS_HCI_SEL_V1_8822C) \
  1903. << BIT_SHIFT_EFS_HCI_SEL_V1_8822C)
  1904. #define BITS_EFS_HCI_SEL_V1_8822C \
  1905. (BIT_MASK_EFS_HCI_SEL_V1_8822C << BIT_SHIFT_EFS_HCI_SEL_V1_8822C)
  1906. #define BIT_CLEAR_EFS_HCI_SEL_V1_8822C(x) ((x) & (~BITS_EFS_HCI_SEL_V1_8822C))
  1907. #define BIT_GET_EFS_HCI_SEL_V1_8822C(x) \
  1908. (((x) >> BIT_SHIFT_EFS_HCI_SEL_V1_8822C) & \
  1909. BIT_MASK_EFS_HCI_SEL_V1_8822C)
  1910. #define BIT_SET_EFS_HCI_SEL_V1_8822C(x, v) \
  1911. (BIT_CLEAR_EFS_HCI_SEL_V1_8822C(x) | BIT_EFS_HCI_SEL_V1_8822C(v))
  1912. /* 2 REG_SYS_STATUS2_8822C */
  1913. #define BIT_HIOE_ON_TIMEOUT_8822C BIT(23)
  1914. #define BIT_SIC_ON_TIMEOUT_8822C BIT(22)
  1915. #define BIT_CPU_ON_TIMEOUT_8822C BIT(21)
  1916. #define BIT_HCI_ON_TIMEOUT_8822C BIT(20)
  1917. #define BIT_SIO_ALDN_8822C BIT(19)
  1918. #define BIT_USB_ALDN_8822C BIT(18)
  1919. #define BIT_PCI_ALDN_8822C BIT(17)
  1920. #define BIT_SYS_ALDN_8822C BIT(16)
  1921. #define BIT_SHIFT_EPVID1_8822C 8
  1922. #define BIT_MASK_EPVID1_8822C 0xff
  1923. #define BIT_EPVID1_8822C(x) \
  1924. (((x) & BIT_MASK_EPVID1_8822C) << BIT_SHIFT_EPVID1_8822C)
  1925. #define BITS_EPVID1_8822C (BIT_MASK_EPVID1_8822C << BIT_SHIFT_EPVID1_8822C)
  1926. #define BIT_CLEAR_EPVID1_8822C(x) ((x) & (~BITS_EPVID1_8822C))
  1927. #define BIT_GET_EPVID1_8822C(x) \
  1928. (((x) >> BIT_SHIFT_EPVID1_8822C) & BIT_MASK_EPVID1_8822C)
  1929. #define BIT_SET_EPVID1_8822C(x, v) \
  1930. (BIT_CLEAR_EPVID1_8822C(x) | BIT_EPVID1_8822C(v))
  1931. #define BIT_SHIFT_EPVID0_8822C 0
  1932. #define BIT_MASK_EPVID0_8822C 0xff
  1933. #define BIT_EPVID0_8822C(x) \
  1934. (((x) & BIT_MASK_EPVID0_8822C) << BIT_SHIFT_EPVID0_8822C)
  1935. #define BITS_EPVID0_8822C (BIT_MASK_EPVID0_8822C << BIT_SHIFT_EPVID0_8822C)
  1936. #define BIT_CLEAR_EPVID0_8822C(x) ((x) & (~BITS_EPVID0_8822C))
  1937. #define BIT_GET_EPVID0_8822C(x) \
  1938. (((x) >> BIT_SHIFT_EPVID0_8822C) & BIT_MASK_EPVID0_8822C)
  1939. #define BIT_SET_EPVID0_8822C(x, v) \
  1940. (BIT_CLEAR_EPVID0_8822C(x) | BIT_EPVID0_8822C(v))
  1941. /* 2 REG_SYS_CFG2_8822C */
  1942. #define BIT_HCI_SEL_EMBEDDED_8822C BIT(8)
  1943. #define BIT_SHIFT_HW_ID_8822C 0
  1944. #define BIT_MASK_HW_ID_8822C 0xff
  1945. #define BIT_HW_ID_8822C(x) \
  1946. (((x) & BIT_MASK_HW_ID_8822C) << BIT_SHIFT_HW_ID_8822C)
  1947. #define BITS_HW_ID_8822C (BIT_MASK_HW_ID_8822C << BIT_SHIFT_HW_ID_8822C)
  1948. #define BIT_CLEAR_HW_ID_8822C(x) ((x) & (~BITS_HW_ID_8822C))
  1949. #define BIT_GET_HW_ID_8822C(x) \
  1950. (((x) >> BIT_SHIFT_HW_ID_8822C) & BIT_MASK_HW_ID_8822C)
  1951. #define BIT_SET_HW_ID_8822C(x, v) \
  1952. (BIT_CLEAR_HW_ID_8822C(x) | BIT_HW_ID_8822C(v))
  1953. /* 2 REG_SYS_CFG3_8822C */
  1954. /* 2 REG_NOT_VALID_8822C */
  1955. /* 2 REG_NOT_VALID_8822C */
  1956. /* 2 REG_NOT_VALID_8822C */
  1957. /* 2 REG_ANAPARSW_MAC_0_8822C */
  1958. #define BIT_OCP_L_8822C BIT(31)
  1959. #define BIT_POWOCP_L_8822C BIT(30)
  1960. #define BIT_SHIFT_CF_L_V2_8822C 28
  1961. #define BIT_MASK_CF_L_V2_8822C 0x3
  1962. #define BIT_CF_L_V2_8822C(x) \
  1963. (((x) & BIT_MASK_CF_L_V2_8822C) << BIT_SHIFT_CF_L_V2_8822C)
  1964. #define BITS_CF_L_V2_8822C (BIT_MASK_CF_L_V2_8822C << BIT_SHIFT_CF_L_V2_8822C)
  1965. #define BIT_CLEAR_CF_L_V2_8822C(x) ((x) & (~BITS_CF_L_V2_8822C))
  1966. #define BIT_GET_CF_L_V2_8822C(x) \
  1967. (((x) >> BIT_SHIFT_CF_L_V2_8822C) & BIT_MASK_CF_L_V2_8822C)
  1968. #define BIT_SET_CF_L_V2_8822C(x, v) \
  1969. (BIT_CLEAR_CF_L_V2_8822C(x) | BIT_CF_L_V2_8822C(v))
  1970. #define BIT_SHIFT_CFC_L_V2_8822C 26
  1971. #define BIT_MASK_CFC_L_V2_8822C 0x3
  1972. #define BIT_CFC_L_V2_8822C(x) \
  1973. (((x) & BIT_MASK_CFC_L_V2_8822C) << BIT_SHIFT_CFC_L_V2_8822C)
  1974. #define BITS_CFC_L_V2_8822C \
  1975. (BIT_MASK_CFC_L_V2_8822C << BIT_SHIFT_CFC_L_V2_8822C)
  1976. #define BIT_CLEAR_CFC_L_V2_8822C(x) ((x) & (~BITS_CFC_L_V2_8822C))
  1977. #define BIT_GET_CFC_L_V2_8822C(x) \
  1978. (((x) >> BIT_SHIFT_CFC_L_V2_8822C) & BIT_MASK_CFC_L_V2_8822C)
  1979. #define BIT_SET_CFC_L_V2_8822C(x, v) \
  1980. (BIT_CLEAR_CFC_L_V2_8822C(x) | BIT_CFC_L_V2_8822C(v))
  1981. #define BIT_SHIFT_R3_L_V2_8822C 24
  1982. #define BIT_MASK_R3_L_V2_8822C 0x3
  1983. #define BIT_R3_L_V2_8822C(x) \
  1984. (((x) & BIT_MASK_R3_L_V2_8822C) << BIT_SHIFT_R3_L_V2_8822C)
  1985. #define BITS_R3_L_V2_8822C (BIT_MASK_R3_L_V2_8822C << BIT_SHIFT_R3_L_V2_8822C)
  1986. #define BIT_CLEAR_R3_L_V2_8822C(x) ((x) & (~BITS_R3_L_V2_8822C))
  1987. #define BIT_GET_R3_L_V2_8822C(x) \
  1988. (((x) >> BIT_SHIFT_R3_L_V2_8822C) & BIT_MASK_R3_L_V2_8822C)
  1989. #define BIT_SET_R3_L_V2_8822C(x, v) \
  1990. (BIT_CLEAR_R3_L_V2_8822C(x) | BIT_R3_L_V2_8822C(v))
  1991. #define BIT_SHIFT_R2_L_8822C 22
  1992. #define BIT_MASK_R2_L_8822C 0x3
  1993. #define BIT_R2_L_8822C(x) (((x) & BIT_MASK_R2_L_8822C) << BIT_SHIFT_R2_L_8822C)
  1994. #define BITS_R2_L_8822C (BIT_MASK_R2_L_8822C << BIT_SHIFT_R2_L_8822C)
  1995. #define BIT_CLEAR_R2_L_8822C(x) ((x) & (~BITS_R2_L_8822C))
  1996. #define BIT_GET_R2_L_8822C(x) \
  1997. (((x) >> BIT_SHIFT_R2_L_8822C) & BIT_MASK_R2_L_8822C)
  1998. #define BIT_SET_R2_L_8822C(x, v) (BIT_CLEAR_R2_L_8822C(x) | BIT_R2_L_8822C(v))
  1999. #define BIT_SHIFT_R1_L_8822C 20
  2000. #define BIT_MASK_R1_L_8822C 0x3
  2001. #define BIT_R1_L_8822C(x) (((x) & BIT_MASK_R1_L_8822C) << BIT_SHIFT_R1_L_8822C)
  2002. #define BITS_R1_L_8822C (BIT_MASK_R1_L_8822C << BIT_SHIFT_R1_L_8822C)
  2003. #define BIT_CLEAR_R1_L_8822C(x) ((x) & (~BITS_R1_L_8822C))
  2004. #define BIT_GET_R1_L_8822C(x) \
  2005. (((x) >> BIT_SHIFT_R1_L_8822C) & BIT_MASK_R1_L_8822C)
  2006. #define BIT_SET_R1_L_8822C(x, v) (BIT_CLEAR_R1_L_8822C(x) | BIT_R1_L_8822C(v))
  2007. #define BIT_SHIFT_C3_L_8822C 18
  2008. #define BIT_MASK_C3_L_8822C 0x3
  2009. #define BIT_C3_L_8822C(x) (((x) & BIT_MASK_C3_L_8822C) << BIT_SHIFT_C3_L_8822C)
  2010. #define BITS_C3_L_8822C (BIT_MASK_C3_L_8822C << BIT_SHIFT_C3_L_8822C)
  2011. #define BIT_CLEAR_C3_L_8822C(x) ((x) & (~BITS_C3_L_8822C))
  2012. #define BIT_GET_C3_L_8822C(x) \
  2013. (((x) >> BIT_SHIFT_C3_L_8822C) & BIT_MASK_C3_L_8822C)
  2014. #define BIT_SET_C3_L_8822C(x, v) (BIT_CLEAR_C3_L_8822C(x) | BIT_C3_L_8822C(v))
  2015. #define BIT_SHIFT_C2_L_8822C 16
  2016. #define BIT_MASK_C2_L_8822C 0x3
  2017. #define BIT_C2_L_8822C(x) (((x) & BIT_MASK_C2_L_8822C) << BIT_SHIFT_C2_L_8822C)
  2018. #define BITS_C2_L_8822C (BIT_MASK_C2_L_8822C << BIT_SHIFT_C2_L_8822C)
  2019. #define BIT_CLEAR_C2_L_8822C(x) ((x) & (~BITS_C2_L_8822C))
  2020. #define BIT_GET_C2_L_8822C(x) \
  2021. (((x) >> BIT_SHIFT_C2_L_8822C) & BIT_MASK_C2_L_8822C)
  2022. #define BIT_SET_C2_L_8822C(x, v) (BIT_CLEAR_C2_L_8822C(x) | BIT_C2_L_8822C(v))
  2023. #define BIT_SHIFT_C1_L_V2_8822C 14
  2024. #define BIT_MASK_C1_L_V2_8822C 0x3
  2025. #define BIT_C1_L_V2_8822C(x) \
  2026. (((x) & BIT_MASK_C1_L_V2_8822C) << BIT_SHIFT_C1_L_V2_8822C)
  2027. #define BITS_C1_L_V2_8822C (BIT_MASK_C1_L_V2_8822C << BIT_SHIFT_C1_L_V2_8822C)
  2028. #define BIT_CLEAR_C1_L_V2_8822C(x) ((x) & (~BITS_C1_L_V2_8822C))
  2029. #define BIT_GET_C1_L_V2_8822C(x) \
  2030. (((x) >> BIT_SHIFT_C1_L_V2_8822C) & BIT_MASK_C1_L_V2_8822C)
  2031. #define BIT_SET_C1_L_V2_8822C(x, v) \
  2032. (BIT_CLEAR_C1_L_V2_8822C(x) | BIT_C1_L_V2_8822C(v))
  2033. #define BIT_REG_OCPS_L_V2_8822C BIT(13)
  2034. #define BIT_REG_PWM_L_8822C BIT(12)
  2035. #define BIT_SHIFT_V15ADJ_L_8822C 9
  2036. #define BIT_MASK_V15ADJ_L_8822C 0x7
  2037. #define BIT_V15ADJ_L_8822C(x) \
  2038. (((x) & BIT_MASK_V15ADJ_L_8822C) << BIT_SHIFT_V15ADJ_L_8822C)
  2039. #define BITS_V15ADJ_L_8822C \
  2040. (BIT_MASK_V15ADJ_L_8822C << BIT_SHIFT_V15ADJ_L_8822C)
  2041. #define BIT_CLEAR_V15ADJ_L_8822C(x) ((x) & (~BITS_V15ADJ_L_8822C))
  2042. #define BIT_GET_V15ADJ_L_8822C(x) \
  2043. (((x) >> BIT_SHIFT_V15ADJ_L_8822C) & BIT_MASK_V15ADJ_L_8822C)
  2044. #define BIT_SET_V15ADJ_L_8822C(x, v) \
  2045. (BIT_CLEAR_V15ADJ_L_8822C(x) | BIT_V15ADJ_L_8822C(v))
  2046. #define BIT_SHIFT_IN_L_8822C 6
  2047. #define BIT_MASK_IN_L_8822C 0x7
  2048. #define BIT_IN_L_8822C(x) (((x) & BIT_MASK_IN_L_8822C) << BIT_SHIFT_IN_L_8822C)
  2049. #define BITS_IN_L_8822C (BIT_MASK_IN_L_8822C << BIT_SHIFT_IN_L_8822C)
  2050. #define BIT_CLEAR_IN_L_8822C(x) ((x) & (~BITS_IN_L_8822C))
  2051. #define BIT_GET_IN_L_8822C(x) \
  2052. (((x) >> BIT_SHIFT_IN_L_8822C) & BIT_MASK_IN_L_8822C)
  2053. #define BIT_SET_IN_L_8822C(x, v) (BIT_CLEAR_IN_L_8822C(x) | BIT_IN_L_8822C(v))
  2054. #define BIT_SHIFT_STD_L_8822C 4
  2055. #define BIT_MASK_STD_L_8822C 0x3
  2056. #define BIT_STD_L_8822C(x) \
  2057. (((x) & BIT_MASK_STD_L_8822C) << BIT_SHIFT_STD_L_8822C)
  2058. #define BITS_STD_L_8822C (BIT_MASK_STD_L_8822C << BIT_SHIFT_STD_L_8822C)
  2059. #define BIT_CLEAR_STD_L_8822C(x) ((x) & (~BITS_STD_L_8822C))
  2060. #define BIT_GET_STD_L_8822C(x) \
  2061. (((x) >> BIT_SHIFT_STD_L_8822C) & BIT_MASK_STD_L_8822C)
  2062. #define BIT_SET_STD_L_8822C(x, v) \
  2063. (BIT_CLEAR_STD_L_8822C(x) | BIT_STD_L_8822C(v))
  2064. #define BIT_SHIFT_VOL_L_8822C 0
  2065. #define BIT_MASK_VOL_L_8822C 0xf
  2066. #define BIT_VOL_L_8822C(x) \
  2067. (((x) & BIT_MASK_VOL_L_8822C) << BIT_SHIFT_VOL_L_8822C)
  2068. #define BITS_VOL_L_8822C (BIT_MASK_VOL_L_8822C << BIT_SHIFT_VOL_L_8822C)
  2069. #define BIT_CLEAR_VOL_L_8822C(x) ((x) & (~BITS_VOL_L_8822C))
  2070. #define BIT_GET_VOL_L_8822C(x) \
  2071. (((x) >> BIT_SHIFT_VOL_L_8822C) & BIT_MASK_VOL_L_8822C)
  2072. #define BIT_SET_VOL_L_8822C(x, v) \
  2073. (BIT_CLEAR_VOL_L_8822C(x) | BIT_VOL_L_8822C(v))
  2074. /* 2 REG_ANAPARSW_MAC_1_8822C */
  2075. #define BIT_SHIFT_OCP_L_PFM_8822C 29
  2076. #define BIT_MASK_OCP_L_PFM_8822C 0x7
  2077. #define BIT_OCP_L_PFM_8822C(x) \
  2078. (((x) & BIT_MASK_OCP_L_PFM_8822C) << BIT_SHIFT_OCP_L_PFM_8822C)
  2079. #define BITS_OCP_L_PFM_8822C \
  2080. (BIT_MASK_OCP_L_PFM_8822C << BIT_SHIFT_OCP_L_PFM_8822C)
  2081. #define BIT_CLEAR_OCP_L_PFM_8822C(x) ((x) & (~BITS_OCP_L_PFM_8822C))
  2082. #define BIT_GET_OCP_L_PFM_8822C(x) \
  2083. (((x) >> BIT_SHIFT_OCP_L_PFM_8822C) & BIT_MASK_OCP_L_PFM_8822C)
  2084. #define BIT_SET_OCP_L_PFM_8822C(x, v) \
  2085. (BIT_CLEAR_OCP_L_PFM_8822C(x) | BIT_OCP_L_PFM_8822C(v))
  2086. #define BIT_SHIFT_CFC_L_PFM_8822C 27
  2087. #define BIT_MASK_CFC_L_PFM_8822C 0x3
  2088. #define BIT_CFC_L_PFM_8822C(x) \
  2089. (((x) & BIT_MASK_CFC_L_PFM_8822C) << BIT_SHIFT_CFC_L_PFM_8822C)
  2090. #define BITS_CFC_L_PFM_8822C \
  2091. (BIT_MASK_CFC_L_PFM_8822C << BIT_SHIFT_CFC_L_PFM_8822C)
  2092. #define BIT_CLEAR_CFC_L_PFM_8822C(x) ((x) & (~BITS_CFC_L_PFM_8822C))
  2093. #define BIT_GET_CFC_L_PFM_8822C(x) \
  2094. (((x) >> BIT_SHIFT_CFC_L_PFM_8822C) & BIT_MASK_CFC_L_PFM_8822C)
  2095. #define BIT_SET_CFC_L_PFM_8822C(x, v) \
  2096. (BIT_CLEAR_CFC_L_PFM_8822C(x) | BIT_CFC_L_PFM_8822C(v))
  2097. /* 2 REG_NOT_VALID_8822C */
  2098. #define BIT_SHIFT_REG_FREQ_L_V1_8822C 20
  2099. #define BIT_MASK_REG_FREQ_L_V1_8822C 0x7
  2100. #define BIT_REG_FREQ_L_V1_8822C(x) \
  2101. (((x) & BIT_MASK_REG_FREQ_L_V1_8822C) << BIT_SHIFT_REG_FREQ_L_V1_8822C)
  2102. #define BITS_REG_FREQ_L_V1_8822C \
  2103. (BIT_MASK_REG_FREQ_L_V1_8822C << BIT_SHIFT_REG_FREQ_L_V1_8822C)
  2104. #define BIT_CLEAR_REG_FREQ_L_V1_8822C(x) ((x) & (~BITS_REG_FREQ_L_V1_8822C))
  2105. #define BIT_GET_REG_FREQ_L_V1_8822C(x) \
  2106. (((x) >> BIT_SHIFT_REG_FREQ_L_V1_8822C) & BIT_MASK_REG_FREQ_L_V1_8822C)
  2107. #define BIT_SET_REG_FREQ_L_V1_8822C(x, v) \
  2108. (BIT_CLEAR_REG_FREQ_L_V1_8822C(x) | BIT_REG_FREQ_L_V1_8822C(v))
  2109. #define BIT_EN_DUTY_8822C BIT(19)
  2110. #define BIT_SHIFT_REG_MODE_V2_8822C 17
  2111. #define BIT_MASK_REG_MODE_V2_8822C 0x3
  2112. #define BIT_REG_MODE_V2_8822C(x) \
  2113. (((x) & BIT_MASK_REG_MODE_V2_8822C) << BIT_SHIFT_REG_MODE_V2_8822C)
  2114. #define BITS_REG_MODE_V2_8822C \
  2115. (BIT_MASK_REG_MODE_V2_8822C << BIT_SHIFT_REG_MODE_V2_8822C)
  2116. #define BIT_CLEAR_REG_MODE_V2_8822C(x) ((x) & (~BITS_REG_MODE_V2_8822C))
  2117. #define BIT_GET_REG_MODE_V2_8822C(x) \
  2118. (((x) >> BIT_SHIFT_REG_MODE_V2_8822C) & BIT_MASK_REG_MODE_V2_8822C)
  2119. #define BIT_SET_REG_MODE_V2_8822C(x, v) \
  2120. (BIT_CLEAR_REG_MODE_V2_8822C(x) | BIT_REG_MODE_V2_8822C(v))
  2121. #define BIT_EN_SP_8822C BIT(16)
  2122. #define BIT_REG_AUTO_L_V2_8822C BIT(15)
  2123. #define BIT_REG_LDOF_L_V2_8822C BIT(14)
  2124. #define BIT_REG_TYPE_L_V2_8822C BIT(13)
  2125. #define BIT_VO15_V1P05_H_8822C BIT(12)
  2126. #define BIT_ARENB_L_V2_8822C BIT(11)
  2127. #define BIT_SHIFT_TBOX_L1_V2_8822C 9
  2128. #define BIT_MASK_TBOX_L1_V2_8822C 0x3
  2129. #define BIT_TBOX_L1_V2_8822C(x) \
  2130. (((x) & BIT_MASK_TBOX_L1_V2_8822C) << BIT_SHIFT_TBOX_L1_V2_8822C)
  2131. #define BITS_TBOX_L1_V2_8822C \
  2132. (BIT_MASK_TBOX_L1_V2_8822C << BIT_SHIFT_TBOX_L1_V2_8822C)
  2133. #define BIT_CLEAR_TBOX_L1_V2_8822C(x) ((x) & (~BITS_TBOX_L1_V2_8822C))
  2134. #define BIT_GET_TBOX_L1_V2_8822C(x) \
  2135. (((x) >> BIT_SHIFT_TBOX_L1_V2_8822C) & BIT_MASK_TBOX_L1_V2_8822C)
  2136. #define BIT_SET_TBOX_L1_V2_8822C(x, v) \
  2137. (BIT_CLEAR_TBOX_L1_V2_8822C(x) | BIT_TBOX_L1_V2_8822C(v))
  2138. #define BIT_SHIFT_REG_DELAY_L_8822C 7
  2139. #define BIT_MASK_REG_DELAY_L_8822C 0x3
  2140. #define BIT_REG_DELAY_L_8822C(x) \
  2141. (((x) & BIT_MASK_REG_DELAY_L_8822C) << BIT_SHIFT_REG_DELAY_L_8822C)
  2142. #define BITS_REG_DELAY_L_8822C \
  2143. (BIT_MASK_REG_DELAY_L_8822C << BIT_SHIFT_REG_DELAY_L_8822C)
  2144. #define BIT_CLEAR_REG_DELAY_L_8822C(x) ((x) & (~BITS_REG_DELAY_L_8822C))
  2145. #define BIT_GET_REG_DELAY_L_8822C(x) \
  2146. (((x) >> BIT_SHIFT_REG_DELAY_L_8822C) & BIT_MASK_REG_DELAY_L_8822C)
  2147. #define BIT_SET_REG_DELAY_L_8822C(x, v) \
  2148. (BIT_CLEAR_REG_DELAY_L_8822C(x) | BIT_REG_DELAY_L_8822C(v))
  2149. #define BIT_REG_CLAMP_D_L_8822C BIT(6)
  2150. #define BIT_REG_BYPASS_L_V2_8822C BIT(5)
  2151. #define BIT_REG_AUTOZCD_L_8822C BIT(4)
  2152. #define BIT_POW_ZCD_L_V2_8822C BIT(3)
  2153. #define BIT_REG_HALF_L_8822C BIT(2)
  2154. #define BIT_SHIFT_OCP_L_V2_8822C 0
  2155. #define BIT_MASK_OCP_L_V2_8822C 0x3
  2156. #define BIT_OCP_L_V2_8822C(x) \
  2157. (((x) & BIT_MASK_OCP_L_V2_8822C) << BIT_SHIFT_OCP_L_V2_8822C)
  2158. #define BITS_OCP_L_V2_8822C \
  2159. (BIT_MASK_OCP_L_V2_8822C << BIT_SHIFT_OCP_L_V2_8822C)
  2160. #define BIT_CLEAR_OCP_L_V2_8822C(x) ((x) & (~BITS_OCP_L_V2_8822C))
  2161. #define BIT_GET_OCP_L_V2_8822C(x) \
  2162. (((x) >> BIT_SHIFT_OCP_L_V2_8822C) & BIT_MASK_OCP_L_V2_8822C)
  2163. #define BIT_SET_OCP_L_V2_8822C(x, v) \
  2164. (BIT_CLEAR_OCP_L_V2_8822C(x) | BIT_OCP_L_V2_8822C(v))
  2165. /* 2 REG_ANAPAR_MAC_0_8822C */
  2166. #define BIT_SHIFT_REG_LPF_R3_8822C 29
  2167. #define BIT_MASK_REG_LPF_R3_8822C 0x7
  2168. #define BIT_REG_LPF_R3_8822C(x) \
  2169. (((x) & BIT_MASK_REG_LPF_R3_8822C) << BIT_SHIFT_REG_LPF_R3_8822C)
  2170. #define BITS_REG_LPF_R3_8822C \
  2171. (BIT_MASK_REG_LPF_R3_8822C << BIT_SHIFT_REG_LPF_R3_8822C)
  2172. #define BIT_CLEAR_REG_LPF_R3_8822C(x) ((x) & (~BITS_REG_LPF_R3_8822C))
  2173. #define BIT_GET_REG_LPF_R3_8822C(x) \
  2174. (((x) >> BIT_SHIFT_REG_LPF_R3_8822C) & BIT_MASK_REG_LPF_R3_8822C)
  2175. #define BIT_SET_REG_LPF_R3_8822C(x, v) \
  2176. (BIT_CLEAR_REG_LPF_R3_8822C(x) | BIT_REG_LPF_R3_8822C(v))
  2177. #define BIT_SHIFT_REG_LPF_R2_8822C 24
  2178. #define BIT_MASK_REG_LPF_R2_8822C 0x1f
  2179. #define BIT_REG_LPF_R2_8822C(x) \
  2180. (((x) & BIT_MASK_REG_LPF_R2_8822C) << BIT_SHIFT_REG_LPF_R2_8822C)
  2181. #define BITS_REG_LPF_R2_8822C \
  2182. (BIT_MASK_REG_LPF_R2_8822C << BIT_SHIFT_REG_LPF_R2_8822C)
  2183. #define BIT_CLEAR_REG_LPF_R2_8822C(x) ((x) & (~BITS_REG_LPF_R2_8822C))
  2184. #define BIT_GET_REG_LPF_R2_8822C(x) \
  2185. (((x) >> BIT_SHIFT_REG_LPF_R2_8822C) & BIT_MASK_REG_LPF_R2_8822C)
  2186. #define BIT_SET_REG_LPF_R2_8822C(x, v) \
  2187. (BIT_CLEAR_REG_LPF_R2_8822C(x) | BIT_REG_LPF_R2_8822C(v))
  2188. #define BIT_SHIFT_REG_LPF_C3_8822C 21
  2189. #define BIT_MASK_REG_LPF_C3_8822C 0x7
  2190. #define BIT_REG_LPF_C3_8822C(x) \
  2191. (((x) & BIT_MASK_REG_LPF_C3_8822C) << BIT_SHIFT_REG_LPF_C3_8822C)
  2192. #define BITS_REG_LPF_C3_8822C \
  2193. (BIT_MASK_REG_LPF_C3_8822C << BIT_SHIFT_REG_LPF_C3_8822C)
  2194. #define BIT_CLEAR_REG_LPF_C3_8822C(x) ((x) & (~BITS_REG_LPF_C3_8822C))
  2195. #define BIT_GET_REG_LPF_C3_8822C(x) \
  2196. (((x) >> BIT_SHIFT_REG_LPF_C3_8822C) & BIT_MASK_REG_LPF_C3_8822C)
  2197. #define BIT_SET_REG_LPF_C3_8822C(x, v) \
  2198. (BIT_CLEAR_REG_LPF_C3_8822C(x) | BIT_REG_LPF_C3_8822C(v))
  2199. #define BIT_SHIFT_REG_LPF_C2_8822C 18
  2200. #define BIT_MASK_REG_LPF_C2_8822C 0x7
  2201. #define BIT_REG_LPF_C2_8822C(x) \
  2202. (((x) & BIT_MASK_REG_LPF_C2_8822C) << BIT_SHIFT_REG_LPF_C2_8822C)
  2203. #define BITS_REG_LPF_C2_8822C \
  2204. (BIT_MASK_REG_LPF_C2_8822C << BIT_SHIFT_REG_LPF_C2_8822C)
  2205. #define BIT_CLEAR_REG_LPF_C2_8822C(x) ((x) & (~BITS_REG_LPF_C2_8822C))
  2206. #define BIT_GET_REG_LPF_C2_8822C(x) \
  2207. (((x) >> BIT_SHIFT_REG_LPF_C2_8822C) & BIT_MASK_REG_LPF_C2_8822C)
  2208. #define BIT_SET_REG_LPF_C2_8822C(x, v) \
  2209. (BIT_CLEAR_REG_LPF_C2_8822C(x) | BIT_REG_LPF_C2_8822C(v))
  2210. #define BIT_SHIFT_REG_LPF_C1_8822C 15
  2211. #define BIT_MASK_REG_LPF_C1_8822C 0x7
  2212. #define BIT_REG_LPF_C1_8822C(x) \
  2213. (((x) & BIT_MASK_REG_LPF_C1_8822C) << BIT_SHIFT_REG_LPF_C1_8822C)
  2214. #define BITS_REG_LPF_C1_8822C \
  2215. (BIT_MASK_REG_LPF_C1_8822C << BIT_SHIFT_REG_LPF_C1_8822C)
  2216. #define BIT_CLEAR_REG_LPF_C1_8822C(x) ((x) & (~BITS_REG_LPF_C1_8822C))
  2217. #define BIT_GET_REG_LPF_C1_8822C(x) \
  2218. (((x) >> BIT_SHIFT_REG_LPF_C1_8822C) & BIT_MASK_REG_LPF_C1_8822C)
  2219. #define BIT_SET_REG_LPF_C1_8822C(x, v) \
  2220. (BIT_CLEAR_REG_LPF_C1_8822C(x) | BIT_REG_LPF_C1_8822C(v))
  2221. #define BIT_SHIFT_REG_LDO_SEL_V1_8822C 13
  2222. #define BIT_MASK_REG_LDO_SEL_V1_8822C 0x3
  2223. #define BIT_REG_LDO_SEL_V1_8822C(x) \
  2224. (((x) & BIT_MASK_REG_LDO_SEL_V1_8822C) \
  2225. << BIT_SHIFT_REG_LDO_SEL_V1_8822C)
  2226. #define BITS_REG_LDO_SEL_V1_8822C \
  2227. (BIT_MASK_REG_LDO_SEL_V1_8822C << BIT_SHIFT_REG_LDO_SEL_V1_8822C)
  2228. #define BIT_CLEAR_REG_LDO_SEL_V1_8822C(x) ((x) & (~BITS_REG_LDO_SEL_V1_8822C))
  2229. #define BIT_GET_REG_LDO_SEL_V1_8822C(x) \
  2230. (((x) >> BIT_SHIFT_REG_LDO_SEL_V1_8822C) & \
  2231. BIT_MASK_REG_LDO_SEL_V1_8822C)
  2232. #define BIT_SET_REG_LDO_SEL_V1_8822C(x, v) \
  2233. (BIT_CLEAR_REG_LDO_SEL_V1_8822C(x) | BIT_REG_LDO_SEL_V1_8822C(v))
  2234. #define BIT_REG_CP_ICPX2_8822C BIT(12)
  2235. #define BIT_SHIFT_REG_CP_ICP_SEL_FAST_8822C 9
  2236. #define BIT_MASK_REG_CP_ICP_SEL_FAST_8822C 0x7
  2237. #define BIT_REG_CP_ICP_SEL_FAST_8822C(x) \
  2238. (((x) & BIT_MASK_REG_CP_ICP_SEL_FAST_8822C) \
  2239. << BIT_SHIFT_REG_CP_ICP_SEL_FAST_8822C)
  2240. #define BITS_REG_CP_ICP_SEL_FAST_8822C \
  2241. (BIT_MASK_REG_CP_ICP_SEL_FAST_8822C \
  2242. << BIT_SHIFT_REG_CP_ICP_SEL_FAST_8822C)
  2243. #define BIT_CLEAR_REG_CP_ICP_SEL_FAST_8822C(x) \
  2244. ((x) & (~BITS_REG_CP_ICP_SEL_FAST_8822C))
  2245. #define BIT_GET_REG_CP_ICP_SEL_FAST_8822C(x) \
  2246. (((x) >> BIT_SHIFT_REG_CP_ICP_SEL_FAST_8822C) & \
  2247. BIT_MASK_REG_CP_ICP_SEL_FAST_8822C)
  2248. #define BIT_SET_REG_CP_ICP_SEL_FAST_8822C(x, v) \
  2249. (BIT_CLEAR_REG_CP_ICP_SEL_FAST_8822C(x) | \
  2250. BIT_REG_CP_ICP_SEL_FAST_8822C(v))
  2251. #define BIT_SHIFT_REG_CP_ICP_SEL_8822C 6
  2252. #define BIT_MASK_REG_CP_ICP_SEL_8822C 0x7
  2253. #define BIT_REG_CP_ICP_SEL_8822C(x) \
  2254. (((x) & BIT_MASK_REG_CP_ICP_SEL_8822C) \
  2255. << BIT_SHIFT_REG_CP_ICP_SEL_8822C)
  2256. #define BITS_REG_CP_ICP_SEL_8822C \
  2257. (BIT_MASK_REG_CP_ICP_SEL_8822C << BIT_SHIFT_REG_CP_ICP_SEL_8822C)
  2258. #define BIT_CLEAR_REG_CP_ICP_SEL_8822C(x) ((x) & (~BITS_REG_CP_ICP_SEL_8822C))
  2259. #define BIT_GET_REG_CP_ICP_SEL_8822C(x) \
  2260. (((x) >> BIT_SHIFT_REG_CP_ICP_SEL_8822C) & \
  2261. BIT_MASK_REG_CP_ICP_SEL_8822C)
  2262. #define BIT_SET_REG_CP_ICP_SEL_8822C(x, v) \
  2263. (BIT_CLEAR_REG_CP_ICP_SEL_8822C(x) | BIT_REG_CP_ICP_SEL_8822C(v))
  2264. #define BIT_SHIFT_REG_IB_PI_8822C 4
  2265. #define BIT_MASK_REG_IB_PI_8822C 0x3
  2266. #define BIT_REG_IB_PI_8822C(x) \
  2267. (((x) & BIT_MASK_REG_IB_PI_8822C) << BIT_SHIFT_REG_IB_PI_8822C)
  2268. #define BITS_REG_IB_PI_8822C \
  2269. (BIT_MASK_REG_IB_PI_8822C << BIT_SHIFT_REG_IB_PI_8822C)
  2270. #define BIT_CLEAR_REG_IB_PI_8822C(x) ((x) & (~BITS_REG_IB_PI_8822C))
  2271. #define BIT_GET_REG_IB_PI_8822C(x) \
  2272. (((x) >> BIT_SHIFT_REG_IB_PI_8822C) & BIT_MASK_REG_IB_PI_8822C)
  2273. #define BIT_SET_REG_IB_PI_8822C(x, v) \
  2274. (BIT_CLEAR_REG_IB_PI_8822C(x) | BIT_REG_IB_PI_8822C(v))
  2275. #define BIT_LDO2PWRCUT_8822C BIT(3)
  2276. #define BIT_VPULSE_LDO_8822C BIT(2)
  2277. #define BIT_SHIFT_LDO_VSEL_8822C 0
  2278. #define BIT_MASK_LDO_VSEL_8822C 0x3
  2279. #define BIT_LDO_VSEL_8822C(x) \
  2280. (((x) & BIT_MASK_LDO_VSEL_8822C) << BIT_SHIFT_LDO_VSEL_8822C)
  2281. #define BITS_LDO_VSEL_8822C \
  2282. (BIT_MASK_LDO_VSEL_8822C << BIT_SHIFT_LDO_VSEL_8822C)
  2283. #define BIT_CLEAR_LDO_VSEL_8822C(x) ((x) & (~BITS_LDO_VSEL_8822C))
  2284. #define BIT_GET_LDO_VSEL_8822C(x) \
  2285. (((x) >> BIT_SHIFT_LDO_VSEL_8822C) & BIT_MASK_LDO_VSEL_8822C)
  2286. #define BIT_SET_LDO_VSEL_8822C(x, v) \
  2287. (BIT_CLEAR_LDO_VSEL_8822C(x) | BIT_LDO_VSEL_8822C(v))
  2288. /* 2 REG_ANAPAR_MAC_1_8822C */
  2289. #define BIT_SHIFT_REG_CK_MON_SEL_8822C 29
  2290. #define BIT_MASK_REG_CK_MON_SEL_8822C 0x7
  2291. #define BIT_REG_CK_MON_SEL_8822C(x) \
  2292. (((x) & BIT_MASK_REG_CK_MON_SEL_8822C) \
  2293. << BIT_SHIFT_REG_CK_MON_SEL_8822C)
  2294. #define BITS_REG_CK_MON_SEL_8822C \
  2295. (BIT_MASK_REG_CK_MON_SEL_8822C << BIT_SHIFT_REG_CK_MON_SEL_8822C)
  2296. #define BIT_CLEAR_REG_CK_MON_SEL_8822C(x) ((x) & (~BITS_REG_CK_MON_SEL_8822C))
  2297. #define BIT_GET_REG_CK_MON_SEL_8822C(x) \
  2298. (((x) >> BIT_SHIFT_REG_CK_MON_SEL_8822C) & \
  2299. BIT_MASK_REG_CK_MON_SEL_8822C)
  2300. #define BIT_SET_REG_CK_MON_SEL_8822C(x, v) \
  2301. (BIT_CLEAR_REG_CK_MON_SEL_8822C(x) | BIT_REG_CK_MON_SEL_8822C(v))
  2302. #define BIT_REG_CK_MON_EN_8822C BIT(28)
  2303. #define BIT_REG_XTAL_FREQ_SEL_8822C BIT(27)
  2304. #define BIT_REG_XTAL_EDGE_SEL_8822C BIT(26)
  2305. #define BIT_REG_VCO_KVCO_8822C BIT(25)
  2306. #define BIT_REG_SDM_EDGE_SEL_8822C BIT(24)
  2307. #define BIT_REG_SDM_CK_SEL_8822C BIT(23)
  2308. #define BIT_REG_SDM_CK_GATED_8822C BIT(22)
  2309. #define BIT_REG_PFD_RESET_GATED_8822C BIT(21)
  2310. #define BIT_SHIFT_REG_LPF_R3_FAST_8822C 16
  2311. #define BIT_MASK_REG_LPF_R3_FAST_8822C 0x1f
  2312. #define BIT_REG_LPF_R3_FAST_8822C(x) \
  2313. (((x) & BIT_MASK_REG_LPF_R3_FAST_8822C) \
  2314. << BIT_SHIFT_REG_LPF_R3_FAST_8822C)
  2315. #define BITS_REG_LPF_R3_FAST_8822C \
  2316. (BIT_MASK_REG_LPF_R3_FAST_8822C << BIT_SHIFT_REG_LPF_R3_FAST_8822C)
  2317. #define BIT_CLEAR_REG_LPF_R3_FAST_8822C(x) ((x) & (~BITS_REG_LPF_R3_FAST_8822C))
  2318. #define BIT_GET_REG_LPF_R3_FAST_8822C(x) \
  2319. (((x) >> BIT_SHIFT_REG_LPF_R3_FAST_8822C) & \
  2320. BIT_MASK_REG_LPF_R3_FAST_8822C)
  2321. #define BIT_SET_REG_LPF_R3_FAST_8822C(x, v) \
  2322. (BIT_CLEAR_REG_LPF_R3_FAST_8822C(x) | BIT_REG_LPF_R3_FAST_8822C(v))
  2323. #define BIT_SHIFT_REG_LPF_R2_FAST_8822C 11
  2324. #define BIT_MASK_REG_LPF_R2_FAST_8822C 0x1f
  2325. #define BIT_REG_LPF_R2_FAST_8822C(x) \
  2326. (((x) & BIT_MASK_REG_LPF_R2_FAST_8822C) \
  2327. << BIT_SHIFT_REG_LPF_R2_FAST_8822C)
  2328. #define BITS_REG_LPF_R2_FAST_8822C \
  2329. (BIT_MASK_REG_LPF_R2_FAST_8822C << BIT_SHIFT_REG_LPF_R2_FAST_8822C)
  2330. #define BIT_CLEAR_REG_LPF_R2_FAST_8822C(x) ((x) & (~BITS_REG_LPF_R2_FAST_8822C))
  2331. #define BIT_GET_REG_LPF_R2_FAST_8822C(x) \
  2332. (((x) >> BIT_SHIFT_REG_LPF_R2_FAST_8822C) & \
  2333. BIT_MASK_REG_LPF_R2_FAST_8822C)
  2334. #define BIT_SET_REG_LPF_R2_FAST_8822C(x, v) \
  2335. (BIT_CLEAR_REG_LPF_R2_FAST_8822C(x) | BIT_REG_LPF_R2_FAST_8822C(v))
  2336. #define BIT_SHIFT_REG_LPF_C3_FAST_8822C 8
  2337. #define BIT_MASK_REG_LPF_C3_FAST_8822C 0x7
  2338. #define BIT_REG_LPF_C3_FAST_8822C(x) \
  2339. (((x) & BIT_MASK_REG_LPF_C3_FAST_8822C) \
  2340. << BIT_SHIFT_REG_LPF_C3_FAST_8822C)
  2341. #define BITS_REG_LPF_C3_FAST_8822C \
  2342. (BIT_MASK_REG_LPF_C3_FAST_8822C << BIT_SHIFT_REG_LPF_C3_FAST_8822C)
  2343. #define BIT_CLEAR_REG_LPF_C3_FAST_8822C(x) ((x) & (~BITS_REG_LPF_C3_FAST_8822C))
  2344. #define BIT_GET_REG_LPF_C3_FAST_8822C(x) \
  2345. (((x) >> BIT_SHIFT_REG_LPF_C3_FAST_8822C) & \
  2346. BIT_MASK_REG_LPF_C3_FAST_8822C)
  2347. #define BIT_SET_REG_LPF_C3_FAST_8822C(x, v) \
  2348. (BIT_CLEAR_REG_LPF_C3_FAST_8822C(x) | BIT_REG_LPF_C3_FAST_8822C(v))
  2349. #define BIT_SHIFT_REG_LPF_C2_FAST_8822C 5
  2350. #define BIT_MASK_REG_LPF_C2_FAST_8822C 0x7
  2351. #define BIT_REG_LPF_C2_FAST_8822C(x) \
  2352. (((x) & BIT_MASK_REG_LPF_C2_FAST_8822C) \
  2353. << BIT_SHIFT_REG_LPF_C2_FAST_8822C)
  2354. #define BITS_REG_LPF_C2_FAST_8822C \
  2355. (BIT_MASK_REG_LPF_C2_FAST_8822C << BIT_SHIFT_REG_LPF_C2_FAST_8822C)
  2356. #define BIT_CLEAR_REG_LPF_C2_FAST_8822C(x) ((x) & (~BITS_REG_LPF_C2_FAST_8822C))
  2357. #define BIT_GET_REG_LPF_C2_FAST_8822C(x) \
  2358. (((x) >> BIT_SHIFT_REG_LPF_C2_FAST_8822C) & \
  2359. BIT_MASK_REG_LPF_C2_FAST_8822C)
  2360. #define BIT_SET_REG_LPF_C2_FAST_8822C(x, v) \
  2361. (BIT_CLEAR_REG_LPF_C2_FAST_8822C(x) | BIT_REG_LPF_C2_FAST_8822C(v))
  2362. #define BIT_SHIFT_REG_LPF_C1_FAST_8822C 2
  2363. #define BIT_MASK_REG_LPF_C1_FAST_8822C 0x7
  2364. #define BIT_REG_LPF_C1_FAST_8822C(x) \
  2365. (((x) & BIT_MASK_REG_LPF_C1_FAST_8822C) \
  2366. << BIT_SHIFT_REG_LPF_C1_FAST_8822C)
  2367. #define BITS_REG_LPF_C1_FAST_8822C \
  2368. (BIT_MASK_REG_LPF_C1_FAST_8822C << BIT_SHIFT_REG_LPF_C1_FAST_8822C)
  2369. #define BIT_CLEAR_REG_LPF_C1_FAST_8822C(x) ((x) & (~BITS_REG_LPF_C1_FAST_8822C))
  2370. #define BIT_GET_REG_LPF_C1_FAST_8822C(x) \
  2371. (((x) >> BIT_SHIFT_REG_LPF_C1_FAST_8822C) & \
  2372. BIT_MASK_REG_LPF_C1_FAST_8822C)
  2373. #define BIT_SET_REG_LPF_C1_FAST_8822C(x, v) \
  2374. (BIT_CLEAR_REG_LPF_C1_FAST_8822C(x) | BIT_REG_LPF_C1_FAST_8822C(v))
  2375. #define BIT_SHIFT_REG_LPF_R3_V1_8822C 0
  2376. #define BIT_MASK_REG_LPF_R3_V1_8822C 0x3
  2377. #define BIT_REG_LPF_R3_V1_8822C(x) \
  2378. (((x) & BIT_MASK_REG_LPF_R3_V1_8822C) << BIT_SHIFT_REG_LPF_R3_V1_8822C)
  2379. #define BITS_REG_LPF_R3_V1_8822C \
  2380. (BIT_MASK_REG_LPF_R3_V1_8822C << BIT_SHIFT_REG_LPF_R3_V1_8822C)
  2381. #define BIT_CLEAR_REG_LPF_R3_V1_8822C(x) ((x) & (~BITS_REG_LPF_R3_V1_8822C))
  2382. #define BIT_GET_REG_LPF_R3_V1_8822C(x) \
  2383. (((x) >> BIT_SHIFT_REG_LPF_R3_V1_8822C) & BIT_MASK_REG_LPF_R3_V1_8822C)
  2384. #define BIT_SET_REG_LPF_R3_V1_8822C(x, v) \
  2385. (BIT_CLEAR_REG_LPF_R3_V1_8822C(x) | BIT_REG_LPF_R3_V1_8822C(v))
  2386. /* 2 REG_ANAPAR_MAC_2_8822C */
  2387. #define BIT_SHIFT_AGPIO_DRV_V1_8822C 30
  2388. #define BIT_MASK_AGPIO_DRV_V1_8822C 0x3
  2389. #define BIT_AGPIO_DRV_V1_8822C(x) \
  2390. (((x) & BIT_MASK_AGPIO_DRV_V1_8822C) << BIT_SHIFT_AGPIO_DRV_V1_8822C)
  2391. #define BITS_AGPIO_DRV_V1_8822C \
  2392. (BIT_MASK_AGPIO_DRV_V1_8822C << BIT_SHIFT_AGPIO_DRV_V1_8822C)
  2393. #define BIT_CLEAR_AGPIO_DRV_V1_8822C(x) ((x) & (~BITS_AGPIO_DRV_V1_8822C))
  2394. #define BIT_GET_AGPIO_DRV_V1_8822C(x) \
  2395. (((x) >> BIT_SHIFT_AGPIO_DRV_V1_8822C) & BIT_MASK_AGPIO_DRV_V1_8822C)
  2396. #define BIT_SET_AGPIO_DRV_V1_8822C(x, v) \
  2397. (BIT_CLEAR_AGPIO_DRV_V1_8822C(x) | BIT_AGPIO_DRV_V1_8822C(v))
  2398. #define BIT_AGPIO_GPO_V1_8822C BIT(29)
  2399. #define BIT_AGPIO_GPE_V1_8822C BIT(28)
  2400. #define BIT_SEL_CLK_8822C BIT(27)
  2401. #define BIT_SHIFT_LS_XTAL_SEL_8822C 23
  2402. #define BIT_MASK_LS_XTAL_SEL_8822C 0xf
  2403. #define BIT_LS_XTAL_SEL_8822C(x) \
  2404. (((x) & BIT_MASK_LS_XTAL_SEL_8822C) << BIT_SHIFT_LS_XTAL_SEL_8822C)
  2405. #define BITS_LS_XTAL_SEL_8822C \
  2406. (BIT_MASK_LS_XTAL_SEL_8822C << BIT_SHIFT_LS_XTAL_SEL_8822C)
  2407. #define BIT_CLEAR_LS_XTAL_SEL_8822C(x) ((x) & (~BITS_LS_XTAL_SEL_8822C))
  2408. #define BIT_GET_LS_XTAL_SEL_8822C(x) \
  2409. (((x) >> BIT_SHIFT_LS_XTAL_SEL_8822C) & BIT_MASK_LS_XTAL_SEL_8822C)
  2410. #define BIT_SET_LS_XTAL_SEL_8822C(x, v) \
  2411. (BIT_CLEAR_LS_XTAL_SEL_8822C(x) | BIT_LS_XTAL_SEL_8822C(v))
  2412. #define BIT_LS_SDM_ORDER_V1_8822C BIT(22)
  2413. #define BIT_LS_DELAY_PH_8822C BIT(21)
  2414. #define BIT_DIVIDER_SEL_8822C BIT(20)
  2415. #define BIT_SHIFT_PCODE_8822C 15
  2416. #define BIT_MASK_PCODE_8822C 0x1f
  2417. #define BIT_PCODE_8822C(x) \
  2418. (((x) & BIT_MASK_PCODE_8822C) << BIT_SHIFT_PCODE_8822C)
  2419. #define BITS_PCODE_8822C (BIT_MASK_PCODE_8822C << BIT_SHIFT_PCODE_8822C)
  2420. #define BIT_CLEAR_PCODE_8822C(x) ((x) & (~BITS_PCODE_8822C))
  2421. #define BIT_GET_PCODE_8822C(x) \
  2422. (((x) >> BIT_SHIFT_PCODE_8822C) & BIT_MASK_PCODE_8822C)
  2423. #define BIT_SET_PCODE_8822C(x, v) \
  2424. (BIT_CLEAR_PCODE_8822C(x) | BIT_PCODE_8822C(v))
  2425. #define BIT_SHIFT_NCODE_8822C 7
  2426. #define BIT_MASK_NCODE_8822C 0xff
  2427. #define BIT_NCODE_8822C(x) \
  2428. (((x) & BIT_MASK_NCODE_8822C) << BIT_SHIFT_NCODE_8822C)
  2429. #define BITS_NCODE_8822C (BIT_MASK_NCODE_8822C << BIT_SHIFT_NCODE_8822C)
  2430. #define BIT_CLEAR_NCODE_8822C(x) ((x) & (~BITS_NCODE_8822C))
  2431. #define BIT_GET_NCODE_8822C(x) \
  2432. (((x) >> BIT_SHIFT_NCODE_8822C) & BIT_MASK_NCODE_8822C)
  2433. #define BIT_SET_NCODE_8822C(x, v) \
  2434. (BIT_CLEAR_NCODE_8822C(x) | BIT_NCODE_8822C(v))
  2435. #define BIT_REG_BEACON_8822C BIT(6)
  2436. #define BIT_REG_MBIASE_8822C BIT(5)
  2437. #define BIT_SHIFT_REG_FAST_SEL_8822C 3
  2438. #define BIT_MASK_REG_FAST_SEL_8822C 0x3
  2439. #define BIT_REG_FAST_SEL_8822C(x) \
  2440. (((x) & BIT_MASK_REG_FAST_SEL_8822C) << BIT_SHIFT_REG_FAST_SEL_8822C)
  2441. #define BITS_REG_FAST_SEL_8822C \
  2442. (BIT_MASK_REG_FAST_SEL_8822C << BIT_SHIFT_REG_FAST_SEL_8822C)
  2443. #define BIT_CLEAR_REG_FAST_SEL_8822C(x) ((x) & (~BITS_REG_FAST_SEL_8822C))
  2444. #define BIT_GET_REG_FAST_SEL_8822C(x) \
  2445. (((x) >> BIT_SHIFT_REG_FAST_SEL_8822C) & BIT_MASK_REG_FAST_SEL_8822C)
  2446. #define BIT_SET_REG_FAST_SEL_8822C(x, v) \
  2447. (BIT_CLEAR_REG_FAST_SEL_8822C(x) | BIT_REG_FAST_SEL_8822C(v))
  2448. #define BIT_REG_CK960M_EN_8822C BIT(2)
  2449. #define BIT_REG_CK320M_EN_8822C BIT(1)
  2450. #define BIT_REG_CK_5M_EN_8822C BIT(0)
  2451. /* 2 REG_NOT_VALID_8822C */
  2452. /* 2 REG_NOT_VALID_8822C */
  2453. /* 2 REG_NOT_VALID_8822C */
  2454. /* 2 REG_NOT_VALID_8822C */
  2455. /* 2 REG_NOT_VALID_8822C */
  2456. /* 2 REG_NOT_VALID_8822C */
  2457. /* 2 REG_NOT_VALID_8822C */
  2458. /* 2 REG_ANAPAR_XTAL_0_8822C */
  2459. #define BIT_XTAL_SC_LPS_8822C BIT(31)
  2460. #define BIT_SHIFT_XTAL_SC_INIT_8822C 24
  2461. #define BIT_MASK_XTAL_SC_INIT_8822C 0x7f
  2462. #define BIT_XTAL_SC_INIT_8822C(x) \
  2463. (((x) & BIT_MASK_XTAL_SC_INIT_8822C) << BIT_SHIFT_XTAL_SC_INIT_8822C)
  2464. #define BITS_XTAL_SC_INIT_8822C \
  2465. (BIT_MASK_XTAL_SC_INIT_8822C << BIT_SHIFT_XTAL_SC_INIT_8822C)
  2466. #define BIT_CLEAR_XTAL_SC_INIT_8822C(x) ((x) & (~BITS_XTAL_SC_INIT_8822C))
  2467. #define BIT_GET_XTAL_SC_INIT_8822C(x) \
  2468. (((x) >> BIT_SHIFT_XTAL_SC_INIT_8822C) & BIT_MASK_XTAL_SC_INIT_8822C)
  2469. #define BIT_SET_XTAL_SC_INIT_8822C(x, v) \
  2470. (BIT_CLEAR_XTAL_SC_INIT_8822C(x) | BIT_XTAL_SC_INIT_8822C(v))
  2471. #define BIT_SHIFT_XTAL_SC_XO_8822C 17
  2472. #define BIT_MASK_XTAL_SC_XO_8822C 0x7f
  2473. #define BIT_XTAL_SC_XO_8822C(x) \
  2474. (((x) & BIT_MASK_XTAL_SC_XO_8822C) << BIT_SHIFT_XTAL_SC_XO_8822C)
  2475. #define BITS_XTAL_SC_XO_8822C \
  2476. (BIT_MASK_XTAL_SC_XO_8822C << BIT_SHIFT_XTAL_SC_XO_8822C)
  2477. #define BIT_CLEAR_XTAL_SC_XO_8822C(x) ((x) & (~BITS_XTAL_SC_XO_8822C))
  2478. #define BIT_GET_XTAL_SC_XO_8822C(x) \
  2479. (((x) >> BIT_SHIFT_XTAL_SC_XO_8822C) & BIT_MASK_XTAL_SC_XO_8822C)
  2480. #define BIT_SET_XTAL_SC_XO_8822C(x, v) \
  2481. (BIT_CLEAR_XTAL_SC_XO_8822C(x) | BIT_XTAL_SC_XO_8822C(v))
  2482. #define BIT_SHIFT_XTAL_SC_XI_8822C 10
  2483. #define BIT_MASK_XTAL_SC_XI_8822C 0x7f
  2484. #define BIT_XTAL_SC_XI_8822C(x) \
  2485. (((x) & BIT_MASK_XTAL_SC_XI_8822C) << BIT_SHIFT_XTAL_SC_XI_8822C)
  2486. #define BITS_XTAL_SC_XI_8822C \
  2487. (BIT_MASK_XTAL_SC_XI_8822C << BIT_SHIFT_XTAL_SC_XI_8822C)
  2488. #define BIT_CLEAR_XTAL_SC_XI_8822C(x) ((x) & (~BITS_XTAL_SC_XI_8822C))
  2489. #define BIT_GET_XTAL_SC_XI_8822C(x) \
  2490. (((x) >> BIT_SHIFT_XTAL_SC_XI_8822C) & BIT_MASK_XTAL_SC_XI_8822C)
  2491. #define BIT_SET_XTAL_SC_XI_8822C(x, v) \
  2492. (BIT_CLEAR_XTAL_SC_XI_8822C(x) | BIT_XTAL_SC_XI_8822C(v))
  2493. #define BIT_SHIFT_XTAL_GMN_V3_8822C 5
  2494. #define BIT_MASK_XTAL_GMN_V3_8822C 0x1f
  2495. #define BIT_XTAL_GMN_V3_8822C(x) \
  2496. (((x) & BIT_MASK_XTAL_GMN_V3_8822C) << BIT_SHIFT_XTAL_GMN_V3_8822C)
  2497. #define BITS_XTAL_GMN_V3_8822C \
  2498. (BIT_MASK_XTAL_GMN_V3_8822C << BIT_SHIFT_XTAL_GMN_V3_8822C)
  2499. #define BIT_CLEAR_XTAL_GMN_V3_8822C(x) ((x) & (~BITS_XTAL_GMN_V3_8822C))
  2500. #define BIT_GET_XTAL_GMN_V3_8822C(x) \
  2501. (((x) >> BIT_SHIFT_XTAL_GMN_V3_8822C) & BIT_MASK_XTAL_GMN_V3_8822C)
  2502. #define BIT_SET_XTAL_GMN_V3_8822C(x, v) \
  2503. (BIT_CLEAR_XTAL_GMN_V3_8822C(x) | BIT_XTAL_GMN_V3_8822C(v))
  2504. #define BIT_SHIFT_XTAL_GMP_V3_8822C 0
  2505. #define BIT_MASK_XTAL_GMP_V3_8822C 0x1f
  2506. #define BIT_XTAL_GMP_V3_8822C(x) \
  2507. (((x) & BIT_MASK_XTAL_GMP_V3_8822C) << BIT_SHIFT_XTAL_GMP_V3_8822C)
  2508. #define BITS_XTAL_GMP_V3_8822C \
  2509. (BIT_MASK_XTAL_GMP_V3_8822C << BIT_SHIFT_XTAL_GMP_V3_8822C)
  2510. #define BIT_CLEAR_XTAL_GMP_V3_8822C(x) ((x) & (~BITS_XTAL_GMP_V3_8822C))
  2511. #define BIT_GET_XTAL_GMP_V3_8822C(x) \
  2512. (((x) >> BIT_SHIFT_XTAL_GMP_V3_8822C) & BIT_MASK_XTAL_GMP_V3_8822C)
  2513. #define BIT_SET_XTAL_GMP_V3_8822C(x, v) \
  2514. (BIT_CLEAR_XTAL_GMP_V3_8822C(x) | BIT_XTAL_GMP_V3_8822C(v))
  2515. /* 2 REG_ANAPAR_XTAL_1_8822C */
  2516. #define BIT_XTAL_SEL_TOK_V1_8822C BIT(31)
  2517. #define BIT_XTAL_DELAY_DIGI_V2_8822C BIT(30)
  2518. #define BIT_XTAL_DELAY_USB_V2_8822C BIT(29)
  2519. #define BIT_XTAL_DELAY_AFE_V2_8822C BIT(28)
  2520. #define BIT_SHIFT_XTAL_DRV_DIGI_V2_8822C 26
  2521. #define BIT_MASK_XTAL_DRV_DIGI_V2_8822C 0x3
  2522. #define BIT_XTAL_DRV_DIGI_V2_8822C(x) \
  2523. (((x) & BIT_MASK_XTAL_DRV_DIGI_V2_8822C) \
  2524. << BIT_SHIFT_XTAL_DRV_DIGI_V2_8822C)
  2525. #define BITS_XTAL_DRV_DIGI_V2_8822C \
  2526. (BIT_MASK_XTAL_DRV_DIGI_V2_8822C << BIT_SHIFT_XTAL_DRV_DIGI_V2_8822C)
  2527. #define BIT_CLEAR_XTAL_DRV_DIGI_V2_8822C(x) \
  2528. ((x) & (~BITS_XTAL_DRV_DIGI_V2_8822C))
  2529. #define BIT_GET_XTAL_DRV_DIGI_V2_8822C(x) \
  2530. (((x) >> BIT_SHIFT_XTAL_DRV_DIGI_V2_8822C) & \
  2531. BIT_MASK_XTAL_DRV_DIGI_V2_8822C)
  2532. #define BIT_SET_XTAL_DRV_DIGI_V2_8822C(x, v) \
  2533. (BIT_CLEAR_XTAL_DRV_DIGI_V2_8822C(x) | BIT_XTAL_DRV_DIGI_V2_8822C(v))
  2534. #define BIT_EN_XTAL_DRV_LPS_8822C BIT(25)
  2535. #define BIT_EN_XTAL_DRV_DIGI_V2_8822C BIT(24)
  2536. #define BIT_SHIFT_XTAL_DRV_USB_8822C 22
  2537. #define BIT_MASK_XTAL_DRV_USB_8822C 0x3
  2538. #define BIT_XTAL_DRV_USB_8822C(x) \
  2539. (((x) & BIT_MASK_XTAL_DRV_USB_8822C) << BIT_SHIFT_XTAL_DRV_USB_8822C)
  2540. #define BITS_XTAL_DRV_USB_8822C \
  2541. (BIT_MASK_XTAL_DRV_USB_8822C << BIT_SHIFT_XTAL_DRV_USB_8822C)
  2542. #define BIT_CLEAR_XTAL_DRV_USB_8822C(x) ((x) & (~BITS_XTAL_DRV_USB_8822C))
  2543. #define BIT_GET_XTAL_DRV_USB_8822C(x) \
  2544. (((x) >> BIT_SHIFT_XTAL_DRV_USB_8822C) & BIT_MASK_XTAL_DRV_USB_8822C)
  2545. #define BIT_SET_XTAL_DRV_USB_8822C(x, v) \
  2546. (BIT_CLEAR_XTAL_DRV_USB_8822C(x) | BIT_XTAL_DRV_USB_8822C(v))
  2547. #define BIT_EN_XTAL_DRV_USB_8822C BIT(21)
  2548. #define BIT_SHIFT_XTAL_DRV_AFE_V2_8822C 19
  2549. #define BIT_MASK_XTAL_DRV_AFE_V2_8822C 0x3
  2550. #define BIT_XTAL_DRV_AFE_V2_8822C(x) \
  2551. (((x) & BIT_MASK_XTAL_DRV_AFE_V2_8822C) \
  2552. << BIT_SHIFT_XTAL_DRV_AFE_V2_8822C)
  2553. #define BITS_XTAL_DRV_AFE_V2_8822C \
  2554. (BIT_MASK_XTAL_DRV_AFE_V2_8822C << BIT_SHIFT_XTAL_DRV_AFE_V2_8822C)
  2555. #define BIT_CLEAR_XTAL_DRV_AFE_V2_8822C(x) ((x) & (~BITS_XTAL_DRV_AFE_V2_8822C))
  2556. #define BIT_GET_XTAL_DRV_AFE_V2_8822C(x) \
  2557. (((x) >> BIT_SHIFT_XTAL_DRV_AFE_V2_8822C) & \
  2558. BIT_MASK_XTAL_DRV_AFE_V2_8822C)
  2559. #define BIT_SET_XTAL_DRV_AFE_V2_8822C(x, v) \
  2560. (BIT_CLEAR_XTAL_DRV_AFE_V2_8822C(x) | BIT_XTAL_DRV_AFE_V2_8822C(v))
  2561. #define BIT_EN_XTAL_DRV_AFE_8822C BIT(18)
  2562. #define BIT_SHIFT_XTAL_DRV_RF2_V2_8822C 16
  2563. #define BIT_MASK_XTAL_DRV_RF2_V2_8822C 0x3
  2564. #define BIT_XTAL_DRV_RF2_V2_8822C(x) \
  2565. (((x) & BIT_MASK_XTAL_DRV_RF2_V2_8822C) \
  2566. << BIT_SHIFT_XTAL_DRV_RF2_V2_8822C)
  2567. #define BITS_XTAL_DRV_RF2_V2_8822C \
  2568. (BIT_MASK_XTAL_DRV_RF2_V2_8822C << BIT_SHIFT_XTAL_DRV_RF2_V2_8822C)
  2569. #define BIT_CLEAR_XTAL_DRV_RF2_V2_8822C(x) ((x) & (~BITS_XTAL_DRV_RF2_V2_8822C))
  2570. #define BIT_GET_XTAL_DRV_RF2_V2_8822C(x) \
  2571. (((x) >> BIT_SHIFT_XTAL_DRV_RF2_V2_8822C) & \
  2572. BIT_MASK_XTAL_DRV_RF2_V2_8822C)
  2573. #define BIT_SET_XTAL_DRV_RF2_V2_8822C(x, v) \
  2574. (BIT_CLEAR_XTAL_DRV_RF2_V2_8822C(x) | BIT_XTAL_DRV_RF2_V2_8822C(v))
  2575. #define BIT_EN_XTAL_DRV_RF2_8822C BIT(15)
  2576. #define BIT_SHIFT_XTAL_DRV_RF1_8822C 13
  2577. #define BIT_MASK_XTAL_DRV_RF1_8822C 0x3
  2578. #define BIT_XTAL_DRV_RF1_8822C(x) \
  2579. (((x) & BIT_MASK_XTAL_DRV_RF1_8822C) << BIT_SHIFT_XTAL_DRV_RF1_8822C)
  2580. #define BITS_XTAL_DRV_RF1_8822C \
  2581. (BIT_MASK_XTAL_DRV_RF1_8822C << BIT_SHIFT_XTAL_DRV_RF1_8822C)
  2582. #define BIT_CLEAR_XTAL_DRV_RF1_8822C(x) ((x) & (~BITS_XTAL_DRV_RF1_8822C))
  2583. #define BIT_GET_XTAL_DRV_RF1_8822C(x) \
  2584. (((x) >> BIT_SHIFT_XTAL_DRV_RF1_8822C) & BIT_MASK_XTAL_DRV_RF1_8822C)
  2585. #define BIT_SET_XTAL_DRV_RF1_8822C(x, v) \
  2586. (BIT_CLEAR_XTAL_DRV_RF1_8822C(x) | BIT_XTAL_DRV_RF1_8822C(v))
  2587. #define BIT_EN_XTAL_DRV_RF1_8822C BIT(12)
  2588. #define BIT_XTAL_DRV_RF_LATCH_V4_8822C BIT(11)
  2589. #define BIT_XTAL_GM_SEP_V3_8822C BIT(10)
  2590. #define BIT_XQSEL_RF_AWAKE_V3_8822C BIT(9)
  2591. #define BIT_XQSEL_RF_INITIAL_V3_8822C BIT(8)
  2592. #define BIT_XQSEL_V2_8822C BIT(7)
  2593. #define BIT_GATED_XTAL_OK0_V2_8822C BIT(6)
  2594. #define BIT_SHIFT_XTAL_SC_LPS_V2_8822C 0
  2595. #define BIT_MASK_XTAL_SC_LPS_V2_8822C 0x3f
  2596. #define BIT_XTAL_SC_LPS_V2_8822C(x) \
  2597. (((x) & BIT_MASK_XTAL_SC_LPS_V2_8822C) \
  2598. << BIT_SHIFT_XTAL_SC_LPS_V2_8822C)
  2599. #define BITS_XTAL_SC_LPS_V2_8822C \
  2600. (BIT_MASK_XTAL_SC_LPS_V2_8822C << BIT_SHIFT_XTAL_SC_LPS_V2_8822C)
  2601. #define BIT_CLEAR_XTAL_SC_LPS_V2_8822C(x) ((x) & (~BITS_XTAL_SC_LPS_V2_8822C))
  2602. #define BIT_GET_XTAL_SC_LPS_V2_8822C(x) \
  2603. (((x) >> BIT_SHIFT_XTAL_SC_LPS_V2_8822C) & \
  2604. BIT_MASK_XTAL_SC_LPS_V2_8822C)
  2605. #define BIT_SET_XTAL_SC_LPS_V2_8822C(x, v) \
  2606. (BIT_CLEAR_XTAL_SC_LPS_V2_8822C(x) | BIT_XTAL_SC_LPS_V2_8822C(v))
  2607. /* 2 REG_ANAPAR_XTAL_2_8822C */
  2608. #define BIT_XTAL_AAC_CAP_8822C BIT(31)
  2609. #define BIT_SHIFT_XTAL_PDSW_8822C 29
  2610. #define BIT_MASK_XTAL_PDSW_8822C 0x3
  2611. #define BIT_XTAL_PDSW_8822C(x) \
  2612. (((x) & BIT_MASK_XTAL_PDSW_8822C) << BIT_SHIFT_XTAL_PDSW_8822C)
  2613. #define BITS_XTAL_PDSW_8822C \
  2614. (BIT_MASK_XTAL_PDSW_8822C << BIT_SHIFT_XTAL_PDSW_8822C)
  2615. #define BIT_CLEAR_XTAL_PDSW_8822C(x) ((x) & (~BITS_XTAL_PDSW_8822C))
  2616. #define BIT_GET_XTAL_PDSW_8822C(x) \
  2617. (((x) >> BIT_SHIFT_XTAL_PDSW_8822C) & BIT_MASK_XTAL_PDSW_8822C)
  2618. #define BIT_SET_XTAL_PDSW_8822C(x, v) \
  2619. (BIT_CLEAR_XTAL_PDSW_8822C(x) | BIT_XTAL_PDSW_8822C(v))
  2620. #define BIT_SHIFT_XTAL_LPS_BUF_VB_8822C 27
  2621. #define BIT_MASK_XTAL_LPS_BUF_VB_8822C 0x3
  2622. #define BIT_XTAL_LPS_BUF_VB_8822C(x) \
  2623. (((x) & BIT_MASK_XTAL_LPS_BUF_VB_8822C) \
  2624. << BIT_SHIFT_XTAL_LPS_BUF_VB_8822C)
  2625. #define BITS_XTAL_LPS_BUF_VB_8822C \
  2626. (BIT_MASK_XTAL_LPS_BUF_VB_8822C << BIT_SHIFT_XTAL_LPS_BUF_VB_8822C)
  2627. #define BIT_CLEAR_XTAL_LPS_BUF_VB_8822C(x) ((x) & (~BITS_XTAL_LPS_BUF_VB_8822C))
  2628. #define BIT_GET_XTAL_LPS_BUF_VB_8822C(x) \
  2629. (((x) >> BIT_SHIFT_XTAL_LPS_BUF_VB_8822C) & \
  2630. BIT_MASK_XTAL_LPS_BUF_VB_8822C)
  2631. #define BIT_SET_XTAL_LPS_BUF_VB_8822C(x, v) \
  2632. (BIT_CLEAR_XTAL_LPS_BUF_VB_8822C(x) | BIT_XTAL_LPS_BUF_VB_8822C(v))
  2633. #define BIT_XTAL_PDCK_MANU_8822C BIT(26)
  2634. #define BIT_XTAL_PDCK_OK_MANU_8822C BIT(25)
  2635. #define BIT_SHIFT_XTAL_VREF_SEL_8822C 20
  2636. #define BIT_MASK_XTAL_VREF_SEL_8822C 0x1f
  2637. #define BIT_XTAL_VREF_SEL_8822C(x) \
  2638. (((x) & BIT_MASK_XTAL_VREF_SEL_8822C) << BIT_SHIFT_XTAL_VREF_SEL_8822C)
  2639. #define BITS_XTAL_VREF_SEL_8822C \
  2640. (BIT_MASK_XTAL_VREF_SEL_8822C << BIT_SHIFT_XTAL_VREF_SEL_8822C)
  2641. #define BIT_CLEAR_XTAL_VREF_SEL_8822C(x) ((x) & (~BITS_XTAL_VREF_SEL_8822C))
  2642. #define BIT_GET_XTAL_VREF_SEL_8822C(x) \
  2643. (((x) >> BIT_SHIFT_XTAL_VREF_SEL_8822C) & BIT_MASK_XTAL_VREF_SEL_8822C)
  2644. #define BIT_SET_XTAL_VREF_SEL_8822C(x, v) \
  2645. (BIT_CLEAR_XTAL_VREF_SEL_8822C(x) | BIT_XTAL_VREF_SEL_8822C(v))
  2646. #define BIT_EN_XTAL_PDCK_VREF_8822C BIT(19)
  2647. #define BIT_XTAL_SEL_PWR_V1_8822C BIT(18)
  2648. #define BIT_XTAL_LPS_DIVISOR_8822C BIT(17)
  2649. #define BIT_XTAL_CKDIGI_SEL_8822C BIT(16)
  2650. #define BIT_EN_XTAL_LPS_CLK_8822C BIT(15)
  2651. #define BIT_EN_XTAL_SCHMITT_8822C BIT(14)
  2652. #define BIT_XTAL_PK_SEL_OFFSET_8822C BIT(13)
  2653. #define BIT_SHIFT_XTAL_MANU_PK_SEL_8822C 11
  2654. #define BIT_MASK_XTAL_MANU_PK_SEL_8822C 0x3
  2655. #define BIT_XTAL_MANU_PK_SEL_8822C(x) \
  2656. (((x) & BIT_MASK_XTAL_MANU_PK_SEL_8822C) \
  2657. << BIT_SHIFT_XTAL_MANU_PK_SEL_8822C)
  2658. #define BITS_XTAL_MANU_PK_SEL_8822C \
  2659. (BIT_MASK_XTAL_MANU_PK_SEL_8822C << BIT_SHIFT_XTAL_MANU_PK_SEL_8822C)
  2660. #define BIT_CLEAR_XTAL_MANU_PK_SEL_8822C(x) \
  2661. ((x) & (~BITS_XTAL_MANU_PK_SEL_8822C))
  2662. #define BIT_GET_XTAL_MANU_PK_SEL_8822C(x) \
  2663. (((x) >> BIT_SHIFT_XTAL_MANU_PK_SEL_8822C) & \
  2664. BIT_MASK_XTAL_MANU_PK_SEL_8822C)
  2665. #define BIT_SET_XTAL_MANU_PK_SEL_8822C(x, v) \
  2666. (BIT_CLEAR_XTAL_MANU_PK_SEL_8822C(x) | BIT_XTAL_MANU_PK_SEL_8822C(v))
  2667. #define BIT_XTAL_AACK_PK_MANU_8822C BIT(10)
  2668. #define BIT_EN_XTAL_AAC_PKDET_V1_8822C BIT(9)
  2669. #define BIT_EN_XTAL_AAC_GM_V1_8822C BIT(8)
  2670. #define BIT_XTAL_LDO_OPVB_SEL_8822C BIT(7)
  2671. #define BIT_XTAL_LDO_NC_8822C BIT(6)
  2672. #define BIT_SHIFT_XTAL_LDO_VREF_V2_8822C 3
  2673. #define BIT_MASK_XTAL_LDO_VREF_V2_8822C 0x7
  2674. #define BIT_XTAL_LDO_VREF_V2_8822C(x) \
  2675. (((x) & BIT_MASK_XTAL_LDO_VREF_V2_8822C) \
  2676. << BIT_SHIFT_XTAL_LDO_VREF_V2_8822C)
  2677. #define BITS_XTAL_LDO_VREF_V2_8822C \
  2678. (BIT_MASK_XTAL_LDO_VREF_V2_8822C << BIT_SHIFT_XTAL_LDO_VREF_V2_8822C)
  2679. #define BIT_CLEAR_XTAL_LDO_VREF_V2_8822C(x) \
  2680. ((x) & (~BITS_XTAL_LDO_VREF_V2_8822C))
  2681. #define BIT_GET_XTAL_LDO_VREF_V2_8822C(x) \
  2682. (((x) >> BIT_SHIFT_XTAL_LDO_VREF_V2_8822C) & \
  2683. BIT_MASK_XTAL_LDO_VREF_V2_8822C)
  2684. #define BIT_SET_XTAL_LDO_VREF_V2_8822C(x, v) \
  2685. (BIT_CLEAR_XTAL_LDO_VREF_V2_8822C(x) | BIT_XTAL_LDO_VREF_V2_8822C(v))
  2686. #define BIT_XTAL_LPMODE_V1_8822C BIT(2)
  2687. #define BIT_SHIFT_XTAL_SEL_TOK_V3_8822C 0
  2688. #define BIT_MASK_XTAL_SEL_TOK_V3_8822C 0x3
  2689. #define BIT_XTAL_SEL_TOK_V3_8822C(x) \
  2690. (((x) & BIT_MASK_XTAL_SEL_TOK_V3_8822C) \
  2691. << BIT_SHIFT_XTAL_SEL_TOK_V3_8822C)
  2692. #define BITS_XTAL_SEL_TOK_V3_8822C \
  2693. (BIT_MASK_XTAL_SEL_TOK_V3_8822C << BIT_SHIFT_XTAL_SEL_TOK_V3_8822C)
  2694. #define BIT_CLEAR_XTAL_SEL_TOK_V3_8822C(x) ((x) & (~BITS_XTAL_SEL_TOK_V3_8822C))
  2695. #define BIT_GET_XTAL_SEL_TOK_V3_8822C(x) \
  2696. (((x) >> BIT_SHIFT_XTAL_SEL_TOK_V3_8822C) & \
  2697. BIT_MASK_XTAL_SEL_TOK_V3_8822C)
  2698. #define BIT_SET_XTAL_SEL_TOK_V3_8822C(x, v) \
  2699. (BIT_CLEAR_XTAL_SEL_TOK_V3_8822C(x) | BIT_XTAL_SEL_TOK_V3_8822C(v))
  2700. /* 2 REG_ANAPAR_XTAL_3_8822C */
  2701. /* 2 REG_NOT_VALID_8822C */
  2702. #define BIT_SHIFT_XTAL_DUMMY_V1_8822C 7
  2703. #define BIT_MASK_XTAL_DUMMY_V1_8822C 0x3f
  2704. #define BIT_XTAL_DUMMY_V1_8822C(x) \
  2705. (((x) & BIT_MASK_XTAL_DUMMY_V1_8822C) << BIT_SHIFT_XTAL_DUMMY_V1_8822C)
  2706. #define BITS_XTAL_DUMMY_V1_8822C \
  2707. (BIT_MASK_XTAL_DUMMY_V1_8822C << BIT_SHIFT_XTAL_DUMMY_V1_8822C)
  2708. #define BIT_CLEAR_XTAL_DUMMY_V1_8822C(x) ((x) & (~BITS_XTAL_DUMMY_V1_8822C))
  2709. #define BIT_GET_XTAL_DUMMY_V1_8822C(x) \
  2710. (((x) >> BIT_SHIFT_XTAL_DUMMY_V1_8822C) & BIT_MASK_XTAL_DUMMY_V1_8822C)
  2711. #define BIT_SET_XTAL_DUMMY_V1_8822C(x, v) \
  2712. (BIT_CLEAR_XTAL_DUMMY_V1_8822C(x) | BIT_XTAL_DUMMY_V1_8822C(v))
  2713. #define BIT_XTAL_EN_LNBUF_8822C BIT(6)
  2714. #define BIT_XTAL__AAC_TIE_MID_8822C BIT(5)
  2715. #define BIT_SHIFT_XTAL_AAC_OPCUR_8822C 3
  2716. #define BIT_MASK_XTAL_AAC_OPCUR_8822C 0x3
  2717. #define BIT_XTAL_AAC_OPCUR_8822C(x) \
  2718. (((x) & BIT_MASK_XTAL_AAC_OPCUR_8822C) \
  2719. << BIT_SHIFT_XTAL_AAC_OPCUR_8822C)
  2720. #define BITS_XTAL_AAC_OPCUR_8822C \
  2721. (BIT_MASK_XTAL_AAC_OPCUR_8822C << BIT_SHIFT_XTAL_AAC_OPCUR_8822C)
  2722. #define BIT_CLEAR_XTAL_AAC_OPCUR_8822C(x) ((x) & (~BITS_XTAL_AAC_OPCUR_8822C))
  2723. #define BIT_GET_XTAL_AAC_OPCUR_8822C(x) \
  2724. (((x) >> BIT_SHIFT_XTAL_AAC_OPCUR_8822C) & \
  2725. BIT_MASK_XTAL_AAC_OPCUR_8822C)
  2726. #define BIT_SET_XTAL_AAC_OPCUR_8822C(x, v) \
  2727. (BIT_CLEAR_XTAL_AAC_OPCUR_8822C(x) | BIT_XTAL_AAC_OPCUR_8822C(v))
  2728. #define BIT_SHIFT_XTAL_AAC_IOFFSET_8822C 1
  2729. #define BIT_MASK_XTAL_AAC_IOFFSET_8822C 0x3
  2730. #define BIT_XTAL_AAC_IOFFSET_8822C(x) \
  2731. (((x) & BIT_MASK_XTAL_AAC_IOFFSET_8822C) \
  2732. << BIT_SHIFT_XTAL_AAC_IOFFSET_8822C)
  2733. #define BITS_XTAL_AAC_IOFFSET_8822C \
  2734. (BIT_MASK_XTAL_AAC_IOFFSET_8822C << BIT_SHIFT_XTAL_AAC_IOFFSET_8822C)
  2735. #define BIT_CLEAR_XTAL_AAC_IOFFSET_8822C(x) \
  2736. ((x) & (~BITS_XTAL_AAC_IOFFSET_8822C))
  2737. #define BIT_GET_XTAL_AAC_IOFFSET_8822C(x) \
  2738. (((x) >> BIT_SHIFT_XTAL_AAC_IOFFSET_8822C) & \
  2739. BIT_MASK_XTAL_AAC_IOFFSET_8822C)
  2740. #define BIT_SET_XTAL_AAC_IOFFSET_8822C(x, v) \
  2741. (BIT_CLEAR_XTAL_AAC_IOFFSET_8822C(x) | BIT_XTAL_AAC_IOFFSET_8822C(v))
  2742. #define BIT_XTAL_AAC_CAP_V1_8822C BIT(0)
  2743. /* 2 REG_NOT_VALID_8822C */
  2744. /* 2 REG_ANAPAR_XTAL_AACK_0_8822C */
  2745. #define BIT_XAAC_LPOW_8822C BIT(31)
  2746. #define BIT_SHIFT_AAC_MODE_8822C 29
  2747. #define BIT_MASK_AAC_MODE_8822C 0x3
  2748. #define BIT_AAC_MODE_8822C(x) \
  2749. (((x) & BIT_MASK_AAC_MODE_8822C) << BIT_SHIFT_AAC_MODE_8822C)
  2750. #define BITS_AAC_MODE_8822C \
  2751. (BIT_MASK_AAC_MODE_8822C << BIT_SHIFT_AAC_MODE_8822C)
  2752. #define BIT_CLEAR_AAC_MODE_8822C(x) ((x) & (~BITS_AAC_MODE_8822C))
  2753. #define BIT_GET_AAC_MODE_8822C(x) \
  2754. (((x) >> BIT_SHIFT_AAC_MODE_8822C) & BIT_MASK_AAC_MODE_8822C)
  2755. #define BIT_SET_AAC_MODE_8822C(x, v) \
  2756. (BIT_CLEAR_AAC_MODE_8822C(x) | BIT_AAC_MODE_8822C(v))
  2757. #define BIT_EN_XTAL_AAC_TRIG_8822C BIT(28)
  2758. #define BIT_EN_XTAL_AAC_8822C BIT(27)
  2759. #define BIT_EN_XTAL_AAC_DIGI_8822C BIT(26)
  2760. #define BIT_SHIFT_GM_MANUAL_8822C 21
  2761. #define BIT_MASK_GM_MANUAL_8822C 0x1f
  2762. #define BIT_GM_MANUAL_8822C(x) \
  2763. (((x) & BIT_MASK_GM_MANUAL_8822C) << BIT_SHIFT_GM_MANUAL_8822C)
  2764. #define BITS_GM_MANUAL_8822C \
  2765. (BIT_MASK_GM_MANUAL_8822C << BIT_SHIFT_GM_MANUAL_8822C)
  2766. #define BIT_CLEAR_GM_MANUAL_8822C(x) ((x) & (~BITS_GM_MANUAL_8822C))
  2767. #define BIT_GET_GM_MANUAL_8822C(x) \
  2768. (((x) >> BIT_SHIFT_GM_MANUAL_8822C) & BIT_MASK_GM_MANUAL_8822C)
  2769. #define BIT_SET_GM_MANUAL_8822C(x, v) \
  2770. (BIT_CLEAR_GM_MANUAL_8822C(x) | BIT_GM_MANUAL_8822C(v))
  2771. #define BIT_SHIFT_GM_STUP_8822C 16
  2772. #define BIT_MASK_GM_STUP_8822C 0x1f
  2773. #define BIT_GM_STUP_8822C(x) \
  2774. (((x) & BIT_MASK_GM_STUP_8822C) << BIT_SHIFT_GM_STUP_8822C)
  2775. #define BITS_GM_STUP_8822C (BIT_MASK_GM_STUP_8822C << BIT_SHIFT_GM_STUP_8822C)
  2776. #define BIT_CLEAR_GM_STUP_8822C(x) ((x) & (~BITS_GM_STUP_8822C))
  2777. #define BIT_GET_GM_STUP_8822C(x) \
  2778. (((x) >> BIT_SHIFT_GM_STUP_8822C) & BIT_MASK_GM_STUP_8822C)
  2779. #define BIT_SET_GM_STUP_8822C(x, v) \
  2780. (BIT_CLEAR_GM_STUP_8822C(x) | BIT_GM_STUP_8822C(v))
  2781. #define BIT_SHIFT_XTAL_CK_SET_8822C 13
  2782. #define BIT_MASK_XTAL_CK_SET_8822C 0x7
  2783. #define BIT_XTAL_CK_SET_8822C(x) \
  2784. (((x) & BIT_MASK_XTAL_CK_SET_8822C) << BIT_SHIFT_XTAL_CK_SET_8822C)
  2785. #define BITS_XTAL_CK_SET_8822C \
  2786. (BIT_MASK_XTAL_CK_SET_8822C << BIT_SHIFT_XTAL_CK_SET_8822C)
  2787. #define BIT_CLEAR_XTAL_CK_SET_8822C(x) ((x) & (~BITS_XTAL_CK_SET_8822C))
  2788. #define BIT_GET_XTAL_CK_SET_8822C(x) \
  2789. (((x) >> BIT_SHIFT_XTAL_CK_SET_8822C) & BIT_MASK_XTAL_CK_SET_8822C)
  2790. #define BIT_SET_XTAL_CK_SET_8822C(x, v) \
  2791. (BIT_CLEAR_XTAL_CK_SET_8822C(x) | BIT_XTAL_CK_SET_8822C(v))
  2792. #define BIT_SHIFT_GM_INIT_8822C 8
  2793. #define BIT_MASK_GM_INIT_8822C 0x1f
  2794. #define BIT_GM_INIT_8822C(x) \
  2795. (((x) & BIT_MASK_GM_INIT_8822C) << BIT_SHIFT_GM_INIT_8822C)
  2796. #define BITS_GM_INIT_8822C (BIT_MASK_GM_INIT_8822C << BIT_SHIFT_GM_INIT_8822C)
  2797. #define BIT_CLEAR_GM_INIT_8822C(x) ((x) & (~BITS_GM_INIT_8822C))
  2798. #define BIT_GET_GM_INIT_8822C(x) \
  2799. (((x) >> BIT_SHIFT_GM_INIT_8822C) & BIT_MASK_GM_INIT_8822C)
  2800. #define BIT_SET_GM_INIT_8822C(x, v) \
  2801. (BIT_CLEAR_GM_INIT_8822C(x) | BIT_GM_INIT_8822C(v))
  2802. #define BIT_GM_STEP_8822C BIT(7)
  2803. #define BIT_SHIFT_XAAC_GM_OFFSET_8822C 2
  2804. #define BIT_MASK_XAAC_GM_OFFSET_8822C 0x1f
  2805. #define BIT_XAAC_GM_OFFSET_8822C(x) \
  2806. (((x) & BIT_MASK_XAAC_GM_OFFSET_8822C) \
  2807. << BIT_SHIFT_XAAC_GM_OFFSET_8822C)
  2808. #define BITS_XAAC_GM_OFFSET_8822C \
  2809. (BIT_MASK_XAAC_GM_OFFSET_8822C << BIT_SHIFT_XAAC_GM_OFFSET_8822C)
  2810. #define BIT_CLEAR_XAAC_GM_OFFSET_8822C(x) ((x) & (~BITS_XAAC_GM_OFFSET_8822C))
  2811. #define BIT_GET_XAAC_GM_OFFSET_8822C(x) \
  2812. (((x) >> BIT_SHIFT_XAAC_GM_OFFSET_8822C) & \
  2813. BIT_MASK_XAAC_GM_OFFSET_8822C)
  2814. #define BIT_SET_XAAC_GM_OFFSET_8822C(x, v) \
  2815. (BIT_CLEAR_XAAC_GM_OFFSET_8822C(x) | BIT_XAAC_GM_OFFSET_8822C(v))
  2816. #define BIT_OFFSET_PLUS_8822C BIT(1)
  2817. #define BIT_RESET_N_8822C BIT(0)
  2818. /* 2 REG_ANAPAR_XTAL_AACK_1_8822C */
  2819. /* 2 REG_NOT_VALID_8822C */
  2820. #define BIT_SHIFT_PK_END_AR_8822C 3
  2821. #define BIT_MASK_PK_END_AR_8822C 0x3
  2822. #define BIT_PK_END_AR_8822C(x) \
  2823. (((x) & BIT_MASK_PK_END_AR_8822C) << BIT_SHIFT_PK_END_AR_8822C)
  2824. #define BITS_PK_END_AR_8822C \
  2825. (BIT_MASK_PK_END_AR_8822C << BIT_SHIFT_PK_END_AR_8822C)
  2826. #define BIT_CLEAR_PK_END_AR_8822C(x) ((x) & (~BITS_PK_END_AR_8822C))
  2827. #define BIT_GET_PK_END_AR_8822C(x) \
  2828. (((x) >> BIT_SHIFT_PK_END_AR_8822C) & BIT_MASK_PK_END_AR_8822C)
  2829. #define BIT_SET_PK_END_AR_8822C(x, v) \
  2830. (BIT_CLEAR_PK_END_AR_8822C(x) | BIT_PK_END_AR_8822C(v))
  2831. #define BIT_SHIFT_PK_START_AR_8822C 1
  2832. #define BIT_MASK_PK_START_AR_8822C 0x3
  2833. #define BIT_PK_START_AR_8822C(x) \
  2834. (((x) & BIT_MASK_PK_START_AR_8822C) << BIT_SHIFT_PK_START_AR_8822C)
  2835. #define BITS_PK_START_AR_8822C \
  2836. (BIT_MASK_PK_START_AR_8822C << BIT_SHIFT_PK_START_AR_8822C)
  2837. #define BIT_CLEAR_PK_START_AR_8822C(x) ((x) & (~BITS_PK_START_AR_8822C))
  2838. #define BIT_GET_PK_START_AR_8822C(x) \
  2839. (((x) >> BIT_SHIFT_PK_START_AR_8822C) & BIT_MASK_PK_START_AR_8822C)
  2840. #define BIT_SET_PK_START_AR_8822C(x, v) \
  2841. (BIT_CLEAR_PK_START_AR_8822C(x) | BIT_PK_START_AR_8822C(v))
  2842. #define BIT_XAAC_LUT_MANUAL_EN_8822C BIT(0)
  2843. /* 2 REG_NOT_VALID_8822C */
  2844. /* 2 REG_NOT_VALID_8822C */
  2845. /* 2 REG_ANAPAR_XTAL_MODE_DECODER_8822C */
  2846. /* 2 REG_NOT_VALID_8822C */
  2847. #define BIT_SHIFT_XTAL_LDO_LPS_8822C 21
  2848. #define BIT_MASK_XTAL_LDO_LPS_8822C 0x7
  2849. #define BIT_XTAL_LDO_LPS_8822C(x) \
  2850. (((x) & BIT_MASK_XTAL_LDO_LPS_8822C) << BIT_SHIFT_XTAL_LDO_LPS_8822C)
  2851. #define BITS_XTAL_LDO_LPS_8822C \
  2852. (BIT_MASK_XTAL_LDO_LPS_8822C << BIT_SHIFT_XTAL_LDO_LPS_8822C)
  2853. #define BIT_CLEAR_XTAL_LDO_LPS_8822C(x) ((x) & (~BITS_XTAL_LDO_LPS_8822C))
  2854. #define BIT_GET_XTAL_LDO_LPS_8822C(x) \
  2855. (((x) >> BIT_SHIFT_XTAL_LDO_LPS_8822C) & BIT_MASK_XTAL_LDO_LPS_8822C)
  2856. #define BIT_SET_XTAL_LDO_LPS_8822C(x, v) \
  2857. (BIT_CLEAR_XTAL_LDO_LPS_8822C(x) | BIT_XTAL_LDO_LPS_8822C(v))
  2858. #define BIT_SHIFT_XTAL_WAIT_CYC_8822C 15
  2859. #define BIT_MASK_XTAL_WAIT_CYC_8822C 0x3f
  2860. #define BIT_XTAL_WAIT_CYC_8822C(x) \
  2861. (((x) & BIT_MASK_XTAL_WAIT_CYC_8822C) << BIT_SHIFT_XTAL_WAIT_CYC_8822C)
  2862. #define BITS_XTAL_WAIT_CYC_8822C \
  2863. (BIT_MASK_XTAL_WAIT_CYC_8822C << BIT_SHIFT_XTAL_WAIT_CYC_8822C)
  2864. #define BIT_CLEAR_XTAL_WAIT_CYC_8822C(x) ((x) & (~BITS_XTAL_WAIT_CYC_8822C))
  2865. #define BIT_GET_XTAL_WAIT_CYC_8822C(x) \
  2866. (((x) >> BIT_SHIFT_XTAL_WAIT_CYC_8822C) & BIT_MASK_XTAL_WAIT_CYC_8822C)
  2867. #define BIT_SET_XTAL_WAIT_CYC_8822C(x, v) \
  2868. (BIT_CLEAR_XTAL_WAIT_CYC_8822C(x) | BIT_XTAL_WAIT_CYC_8822C(v))
  2869. #define BIT_SHIFT_XTAL_LDO_OK_8822C 12
  2870. #define BIT_MASK_XTAL_LDO_OK_8822C 0x7
  2871. #define BIT_XTAL_LDO_OK_8822C(x) \
  2872. (((x) & BIT_MASK_XTAL_LDO_OK_8822C) << BIT_SHIFT_XTAL_LDO_OK_8822C)
  2873. #define BITS_XTAL_LDO_OK_8822C \
  2874. (BIT_MASK_XTAL_LDO_OK_8822C << BIT_SHIFT_XTAL_LDO_OK_8822C)
  2875. #define BIT_CLEAR_XTAL_LDO_OK_8822C(x) ((x) & (~BITS_XTAL_LDO_OK_8822C))
  2876. #define BIT_GET_XTAL_LDO_OK_8822C(x) \
  2877. (((x) >> BIT_SHIFT_XTAL_LDO_OK_8822C) & BIT_MASK_XTAL_LDO_OK_8822C)
  2878. #define BIT_SET_XTAL_LDO_OK_8822C(x, v) \
  2879. (BIT_CLEAR_XTAL_LDO_OK_8822C(x) | BIT_XTAL_LDO_OK_8822C(v))
  2880. #define BIT_XTAL_MD_LPOW_8822C BIT(11)
  2881. #define BIT_SHIFT_XTAL_OV_RATIO_8822C 9
  2882. #define BIT_MASK_XTAL_OV_RATIO_8822C 0x3
  2883. #define BIT_XTAL_OV_RATIO_8822C(x) \
  2884. (((x) & BIT_MASK_XTAL_OV_RATIO_8822C) << BIT_SHIFT_XTAL_OV_RATIO_8822C)
  2885. #define BITS_XTAL_OV_RATIO_8822C \
  2886. (BIT_MASK_XTAL_OV_RATIO_8822C << BIT_SHIFT_XTAL_OV_RATIO_8822C)
  2887. #define BIT_CLEAR_XTAL_OV_RATIO_8822C(x) ((x) & (~BITS_XTAL_OV_RATIO_8822C))
  2888. #define BIT_GET_XTAL_OV_RATIO_8822C(x) \
  2889. (((x) >> BIT_SHIFT_XTAL_OV_RATIO_8822C) & BIT_MASK_XTAL_OV_RATIO_8822C)
  2890. #define BIT_SET_XTAL_OV_RATIO_8822C(x, v) \
  2891. (BIT_CLEAR_XTAL_OV_RATIO_8822C(x) | BIT_XTAL_OV_RATIO_8822C(v))
  2892. #define BIT_SHIFT_XTAL_OV_UNIT_8822C 6
  2893. #define BIT_MASK_XTAL_OV_UNIT_8822C 0x7
  2894. #define BIT_XTAL_OV_UNIT_8822C(x) \
  2895. (((x) & BIT_MASK_XTAL_OV_UNIT_8822C) << BIT_SHIFT_XTAL_OV_UNIT_8822C)
  2896. #define BITS_XTAL_OV_UNIT_8822C \
  2897. (BIT_MASK_XTAL_OV_UNIT_8822C << BIT_SHIFT_XTAL_OV_UNIT_8822C)
  2898. #define BIT_CLEAR_XTAL_OV_UNIT_8822C(x) ((x) & (~BITS_XTAL_OV_UNIT_8822C))
  2899. #define BIT_GET_XTAL_OV_UNIT_8822C(x) \
  2900. (((x) >> BIT_SHIFT_XTAL_OV_UNIT_8822C) & BIT_MASK_XTAL_OV_UNIT_8822C)
  2901. #define BIT_SET_XTAL_OV_UNIT_8822C(x, v) \
  2902. (BIT_CLEAR_XTAL_OV_UNIT_8822C(x) | BIT_XTAL_OV_UNIT_8822C(v))
  2903. #define BIT_SHIFT_XTAL_MODE_MANUAL_8822C 4
  2904. #define BIT_MASK_XTAL_MODE_MANUAL_8822C 0x3
  2905. #define BIT_XTAL_MODE_MANUAL_8822C(x) \
  2906. (((x) & BIT_MASK_XTAL_MODE_MANUAL_8822C) \
  2907. << BIT_SHIFT_XTAL_MODE_MANUAL_8822C)
  2908. #define BITS_XTAL_MODE_MANUAL_8822C \
  2909. (BIT_MASK_XTAL_MODE_MANUAL_8822C << BIT_SHIFT_XTAL_MODE_MANUAL_8822C)
  2910. #define BIT_CLEAR_XTAL_MODE_MANUAL_8822C(x) \
  2911. ((x) & (~BITS_XTAL_MODE_MANUAL_8822C))
  2912. #define BIT_GET_XTAL_MODE_MANUAL_8822C(x) \
  2913. (((x) >> BIT_SHIFT_XTAL_MODE_MANUAL_8822C) & \
  2914. BIT_MASK_XTAL_MODE_MANUAL_8822C)
  2915. #define BIT_SET_XTAL_MODE_MANUAL_8822C(x, v) \
  2916. (BIT_CLEAR_XTAL_MODE_MANUAL_8822C(x) | BIT_XTAL_MODE_MANUAL_8822C(v))
  2917. #define BIT_XTAL_MANU_SEL_8822C BIT(3)
  2918. /* 2 REG_NOT_VALID_8822C */
  2919. #define BIT_XTAL_MODE_8822C BIT(1)
  2920. #define BIT_RESET_N_DECODER_8822C BIT(0)
  2921. /* 2 REG_NOT_VALID_8822C */
  2922. /* 2 REG_NOT_VALID_8822C */
  2923. /* 2 REG_SYS_CFG5_8822C */
  2924. #define BIT_LPS_STATUS_8822C BIT(3)
  2925. #define BIT_HCI_TXDMA_BUSY_8822C BIT(2)
  2926. #define BIT_HCI_TXDMA_ALLOW_8822C BIT(1)
  2927. #define BIT_FW_CTRL_HCI_TXDMA_EN_8822C BIT(0)
  2928. /* 2 REG_NOT_VALID_8822C */
  2929. /* 2 REG_NOT_VALID_8822C */
  2930. /* 2 REG_NOT_VALID_8822C */
  2931. /* 2 REG_CPU_DMEM_CON_8822C */
  2932. #define BIT_WDT_AUTO_MODE_8822C BIT(22)
  2933. #define BIT_WDT_PLATFORM_EN_8822C BIT(21)
  2934. #define BIT_WDT_CPU_EN_8822C BIT(20)
  2935. #define BIT_WDT_OPT_IOWRAPPER_8822C BIT(19)
  2936. #define BIT_ANA_PORT_IDLE_8822C BIT(18)
  2937. #define BIT_MAC_PORT_IDLE_8822C BIT(17)
  2938. #define BIT_WL_PLATFORM_RST_8822C BIT(16)
  2939. #define BIT_WL_SECURITY_CLK_8822C BIT(15)
  2940. #define BIT_DDMA_EN_8822C BIT(8)
  2941. #define BIT_SHIFT_CPU_DMEM_CON_8822C 0
  2942. #define BIT_MASK_CPU_DMEM_CON_8822C 0xff
  2943. #define BIT_CPU_DMEM_CON_8822C(x) \
  2944. (((x) & BIT_MASK_CPU_DMEM_CON_8822C) << BIT_SHIFT_CPU_DMEM_CON_8822C)
  2945. #define BITS_CPU_DMEM_CON_8822C \
  2946. (BIT_MASK_CPU_DMEM_CON_8822C << BIT_SHIFT_CPU_DMEM_CON_8822C)
  2947. #define BIT_CLEAR_CPU_DMEM_CON_8822C(x) ((x) & (~BITS_CPU_DMEM_CON_8822C))
  2948. #define BIT_GET_CPU_DMEM_CON_8822C(x) \
  2949. (((x) >> BIT_SHIFT_CPU_DMEM_CON_8822C) & BIT_MASK_CPU_DMEM_CON_8822C)
  2950. #define BIT_SET_CPU_DMEM_CON_8822C(x, v) \
  2951. (BIT_CLEAR_CPU_DMEM_CON_8822C(x) | BIT_CPU_DMEM_CON_8822C(v))
  2952. /* 2 REG_NOT_VALID_8822C */
  2953. /* 2 REG_BOOT_REASON_8822C */
  2954. #define BIT_SHIFT_BOOT_REASON_V1_8822C 0
  2955. #define BIT_MASK_BOOT_REASON_V1_8822C 0x7
  2956. #define BIT_BOOT_REASON_V1_8822C(x) \
  2957. (((x) & BIT_MASK_BOOT_REASON_V1_8822C) \
  2958. << BIT_SHIFT_BOOT_REASON_V1_8822C)
  2959. #define BITS_BOOT_REASON_V1_8822C \
  2960. (BIT_MASK_BOOT_REASON_V1_8822C << BIT_SHIFT_BOOT_REASON_V1_8822C)
  2961. #define BIT_CLEAR_BOOT_REASON_V1_8822C(x) ((x) & (~BITS_BOOT_REASON_V1_8822C))
  2962. #define BIT_GET_BOOT_REASON_V1_8822C(x) \
  2963. (((x) >> BIT_SHIFT_BOOT_REASON_V1_8822C) & \
  2964. BIT_MASK_BOOT_REASON_V1_8822C)
  2965. #define BIT_SET_BOOT_REASON_V1_8822C(x, v) \
  2966. (BIT_CLEAR_BOOT_REASON_V1_8822C(x) | BIT_BOOT_REASON_V1_8822C(v))
  2967. /* 2 REG_NOT_VALID_8822C */
  2968. /* 2 REG_NOT_VALID_8822C */
  2969. /* 2 REG_NOT_VALID_8822C */
  2970. /* 2 REG_NOT_VALID_8822C */
  2971. /* 2 REG_NOT_VALID_8822C */
  2972. /* 2 REG_NOT_VALID_8822C */
  2973. /* 2 REG_NOT_VALID_8822C */
  2974. /* 2 REG_NOT_VALID_8822C */
  2975. /* 2 REG_NOT_VALID_8822C */
  2976. /* 2 REG_HIMR2_8822C */
  2977. #define BIT_BCNDMAINT_P4_MSK_8822C BIT(31)
  2978. #define BIT_BCNDMAINT_P3_MSK_8822C BIT(30)
  2979. #define BIT_BCNDMAINT_P2_MSK_8822C BIT(29)
  2980. #define BIT_BCNDMAINT_P1_MSK_8822C BIT(28)
  2981. #define BIT_ATIMEND7_MSK_8822C BIT(22)
  2982. #define BIT_ATIMEND6_MSK_8822C BIT(21)
  2983. #define BIT_ATIMEND5_MSK_8822C BIT(20)
  2984. #define BIT_ATIMEND4_MSK_8822C BIT(19)
  2985. #define BIT_ATIMEND3_MSK_8822C BIT(18)
  2986. #define BIT_ATIMEND2_MSK_8822C BIT(17)
  2987. #define BIT_ATIMEND1_MSK_8822C BIT(16)
  2988. #define BIT_TXBCN7OK_MSK_8822C BIT(14)
  2989. #define BIT_TXBCN6OK_MSK_8822C BIT(13)
  2990. #define BIT_TXBCN5OK_MSK_8822C BIT(12)
  2991. #define BIT_TXBCN4OK_MSK_8822C BIT(11)
  2992. #define BIT_TXBCN3OK_MSK_8822C BIT(10)
  2993. #define BIT_TXBCN2OK_MSK_8822C BIT(9)
  2994. #define BIT_TXBCN1OK_MSK_V1_8822C BIT(8)
  2995. #define BIT_TXBCN7ERR_MSK_8822C BIT(6)
  2996. #define BIT_TXBCN6ERR_MSK_8822C BIT(5)
  2997. #define BIT_TXBCN5ERR_MSK_8822C BIT(4)
  2998. #define BIT_TXBCN4ERR_MSK_8822C BIT(3)
  2999. #define BIT_TXBCN3ERR_MSK_8822C BIT(2)
  3000. #define BIT_TXBCN2ERR_MSK_8822C BIT(1)
  3001. #define BIT_TXBCN1ERR_MSK_V1_8822C BIT(0)
  3002. /* 2 REG_HISR2_8822C */
  3003. #define BIT_BCNDMAINT_P4_8822C BIT(31)
  3004. #define BIT_BCNDMAINT_P3_8822C BIT(30)
  3005. #define BIT_BCNDMAINT_P2_8822C BIT(29)
  3006. #define BIT_BCNDMAINT_P1_8822C BIT(28)
  3007. #define BIT_ATIMEND7_8822C BIT(22)
  3008. #define BIT_ATIMEND6_8822C BIT(21)
  3009. #define BIT_ATIMEND5_8822C BIT(20)
  3010. #define BIT_ATIMEND4_8822C BIT(19)
  3011. #define BIT_ATIMEND3_8822C BIT(18)
  3012. #define BIT_ATIMEND2_8822C BIT(17)
  3013. #define BIT_ATIMEND1_8822C BIT(16)
  3014. #define BIT_TXBCN7OK_8822C BIT(14)
  3015. #define BIT_TXBCN6OK_8822C BIT(13)
  3016. #define BIT_TXBCN5OK_8822C BIT(12)
  3017. #define BIT_TXBCN4OK_8822C BIT(11)
  3018. #define BIT_TXBCN3OK_8822C BIT(10)
  3019. #define BIT_TXBCN2OK_8822C BIT(9)
  3020. #define BIT_TXBCN1OK_8822C BIT(8)
  3021. #define BIT_TXBCN7ERR_8822C BIT(6)
  3022. #define BIT_TXBCN6ERR_8822C BIT(5)
  3023. #define BIT_TXBCN5ERR_8822C BIT(4)
  3024. #define BIT_TXBCN4ERR_8822C BIT(3)
  3025. #define BIT_TXBCN3ERR_8822C BIT(2)
  3026. #define BIT_TXBCN2ERR_8822C BIT(1)
  3027. #define BIT_TXBCN1ERR_8822C BIT(0)
  3028. /* 2 REG_HIMR3_8822C */
  3029. #define BIT_WDT_PLATFORM_INT_MSK_8822C BIT(18)
  3030. #define BIT_WDT_CPU_INT_MSK_8822C BIT(17)
  3031. #define BIT_SETH2CDOK_MASK_8822C BIT(16)
  3032. #define BIT_H2C_CMD_FULL_MASK_8822C BIT(15)
  3033. #define BIT_PWR_INT_127_MASK_8822C BIT(14)
  3034. #define BIT_TXSHORTCUT_TXDESUPDATEOK_MASK_8822C BIT(13)
  3035. #define BIT_TXSHORTCUT_BKUPDATEOK_MASK_8822C BIT(12)
  3036. #define BIT_TXSHORTCUT_BEUPDATEOK_MASK_8822C BIT(11)
  3037. #define BIT_TXSHORTCUT_VIUPDATEOK_MAS_8822C BIT(10)
  3038. #define BIT_TXSHORTCUT_VOUPDATEOK_MASK_8822C BIT(9)
  3039. #define BIT_PWR_INT_127_MASK_V1_8822C BIT(8)
  3040. #define BIT_PWR_INT_126TO96_MASK_8822C BIT(7)
  3041. #define BIT_PWR_INT_95TO64_MASK_8822C BIT(6)
  3042. #define BIT_PWR_INT_63TO32_MASK_8822C BIT(5)
  3043. #define BIT_PWR_INT_31TO0_MASK_8822C BIT(4)
  3044. #define BIT_RX_DMA_STUCK_MSK_8822C BIT(3)
  3045. #define BIT_TX_DMA_STUCK_MSK_8822C BIT(2)
  3046. #define BIT_DDMA0_LP_INT_MSK_8822C BIT(1)
  3047. #define BIT_DDMA0_HP_INT_MSK_8822C BIT(0)
  3048. /* 2 REG_HISR3_8822C */
  3049. #define BIT_WDT_PLATFORM_INT_8822C BIT(18)
  3050. #define BIT_WDT_CPU_INT_8822C BIT(17)
  3051. #define BIT_SETH2CDOK_8822C BIT(16)
  3052. #define BIT_H2C_CMD_FULL_8822C BIT(15)
  3053. #define BIT_PWR_INT_127_8822C BIT(14)
  3054. #define BIT_TXSHORTCUT_TXDESUPDATEOK_8822C BIT(13)
  3055. #define BIT_TXSHORTCUT_BKUPDATEOK_8822C BIT(12)
  3056. #define BIT_TXSHORTCUT_BEUPDATEOK_8822C BIT(11)
  3057. #define BIT_TXSHORTCUT_VIUPDATEOK_8822C BIT(10)
  3058. #define BIT_TXSHORTCUT_VOUPDATEOK_8822C BIT(9)
  3059. #define BIT_PWR_INT_127_V1_8822C BIT(8)
  3060. #define BIT_PWR_INT_126TO96_8822C BIT(7)
  3061. #define BIT_PWR_INT_95TO64_8822C BIT(6)
  3062. #define BIT_PWR_INT_63TO32_8822C BIT(5)
  3063. #define BIT_PWR_INT_31TO0_8822C BIT(4)
  3064. #define BIT_RX_DMA_STUCK_8822C BIT(3)
  3065. #define BIT_TX_DMA_STUCK_8822C BIT(2)
  3066. #define BIT_DDMA0_LP_INT_8822C BIT(1)
  3067. #define BIT_DDMA0_HP_INT_8822C BIT(0)
  3068. /* 2 REG_SW_MDIO_8822C */
  3069. #define BIT_DIS_TIMEOUT_IO_8822C BIT(24)
  3070. /* 2 REG_NOT_VALID_8822C */
  3071. /* 2 REG_NOT_VALID_8822C */
  3072. /* 2 REG_NOT_VALID_8822C */
  3073. /* 2 REG_H2C_PKT_READADDR_8822C */
  3074. #define BIT_SHIFT_H2C_PKT_READADDR_8822C 0
  3075. #define BIT_MASK_H2C_PKT_READADDR_8822C 0x3ffff
  3076. #define BIT_H2C_PKT_READADDR_8822C(x) \
  3077. (((x) & BIT_MASK_H2C_PKT_READADDR_8822C) \
  3078. << BIT_SHIFT_H2C_PKT_READADDR_8822C)
  3079. #define BITS_H2C_PKT_READADDR_8822C \
  3080. (BIT_MASK_H2C_PKT_READADDR_8822C << BIT_SHIFT_H2C_PKT_READADDR_8822C)
  3081. #define BIT_CLEAR_H2C_PKT_READADDR_8822C(x) \
  3082. ((x) & (~BITS_H2C_PKT_READADDR_8822C))
  3083. #define BIT_GET_H2C_PKT_READADDR_8822C(x) \
  3084. (((x) >> BIT_SHIFT_H2C_PKT_READADDR_8822C) & \
  3085. BIT_MASK_H2C_PKT_READADDR_8822C)
  3086. #define BIT_SET_H2C_PKT_READADDR_8822C(x, v) \
  3087. (BIT_CLEAR_H2C_PKT_READADDR_8822C(x) | BIT_H2C_PKT_READADDR_8822C(v))
  3088. /* 2 REG_H2C_PKT_WRITEADDR_8822C */
  3089. #define BIT_SHIFT_H2C_PKT_WRITEADDR_8822C 0
  3090. #define BIT_MASK_H2C_PKT_WRITEADDR_8822C 0x3ffff
  3091. #define BIT_H2C_PKT_WRITEADDR_8822C(x) \
  3092. (((x) & BIT_MASK_H2C_PKT_WRITEADDR_8822C) \
  3093. << BIT_SHIFT_H2C_PKT_WRITEADDR_8822C)
  3094. #define BITS_H2C_PKT_WRITEADDR_8822C \
  3095. (BIT_MASK_H2C_PKT_WRITEADDR_8822C << BIT_SHIFT_H2C_PKT_WRITEADDR_8822C)
  3096. #define BIT_CLEAR_H2C_PKT_WRITEADDR_8822C(x) \
  3097. ((x) & (~BITS_H2C_PKT_WRITEADDR_8822C))
  3098. #define BIT_GET_H2C_PKT_WRITEADDR_8822C(x) \
  3099. (((x) >> BIT_SHIFT_H2C_PKT_WRITEADDR_8822C) & \
  3100. BIT_MASK_H2C_PKT_WRITEADDR_8822C)
  3101. #define BIT_SET_H2C_PKT_WRITEADDR_8822C(x, v) \
  3102. (BIT_CLEAR_H2C_PKT_WRITEADDR_8822C(x) | BIT_H2C_PKT_WRITEADDR_8822C(v))
  3103. /* 2 REG_MEM_PWR_CRTL_8822C */
  3104. #define BIT_MEM_BB_SD_8822C BIT(17)
  3105. #define BIT_MEM_BB_DS_8822C BIT(16)
  3106. #define BIT_MEM_BT_DS_8822C BIT(10)
  3107. #define BIT_MEM_SDIO_LS_8822C BIT(9)
  3108. #define BIT_MEM_SDIO_DS_8822C BIT(8)
  3109. #define BIT_MEM_USB_LS_8822C BIT(7)
  3110. #define BIT_MEM_USB_DS_8822C BIT(6)
  3111. #define BIT_MEM_PCI_LS_8822C BIT(5)
  3112. #define BIT_MEM_PCI_DS_8822C BIT(4)
  3113. #define BIT_MEM_WLMAC_LS_8822C BIT(3)
  3114. #define BIT_MEM_WLMAC_DS_8822C BIT(2)
  3115. #define BIT_MEM_WLMCU_LS_8822C BIT(1)
  3116. #define BIT_MEM_WLMCU_DS_8822C BIT(0)
  3117. /* 2 REG_NOT_VALID_8822C */
  3118. /* 2 REG_NOT_VALID_8822C */
  3119. /* 2 REG_NOT_VALID_8822C */
  3120. /* 2 REG_NOT_VALID_8822C */
  3121. /* 2 REG_NOT_VALID_8822C */
  3122. /* 2 REG_NOT_VALID_8822C */
  3123. /* 2 REG_NOT_VALID_8822C */
  3124. /* 2 REG_FW_DBG6_8822C */
  3125. #define BIT_SHIFT_FW_DBG6_8822C 0
  3126. #define BIT_MASK_FW_DBG6_8822C 0xffffffffL
  3127. #define BIT_FW_DBG6_8822C(x) \
  3128. (((x) & BIT_MASK_FW_DBG6_8822C) << BIT_SHIFT_FW_DBG6_8822C)
  3129. #define BITS_FW_DBG6_8822C (BIT_MASK_FW_DBG6_8822C << BIT_SHIFT_FW_DBG6_8822C)
  3130. #define BIT_CLEAR_FW_DBG6_8822C(x) ((x) & (~BITS_FW_DBG6_8822C))
  3131. #define BIT_GET_FW_DBG6_8822C(x) \
  3132. (((x) >> BIT_SHIFT_FW_DBG6_8822C) & BIT_MASK_FW_DBG6_8822C)
  3133. #define BIT_SET_FW_DBG6_8822C(x, v) \
  3134. (BIT_CLEAR_FW_DBG6_8822C(x) | BIT_FW_DBG6_8822C(v))
  3135. /* 2 REG_FW_DBG7_8822C */
  3136. #define BIT_SHIFT_FW_DBG7_8822C 0
  3137. #define BIT_MASK_FW_DBG7_8822C 0xffffffffL
  3138. #define BIT_FW_DBG7_8822C(x) \
  3139. (((x) & BIT_MASK_FW_DBG7_8822C) << BIT_SHIFT_FW_DBG7_8822C)
  3140. #define BITS_FW_DBG7_8822C (BIT_MASK_FW_DBG7_8822C << BIT_SHIFT_FW_DBG7_8822C)
  3141. #define BIT_CLEAR_FW_DBG7_8822C(x) ((x) & (~BITS_FW_DBG7_8822C))
  3142. #define BIT_GET_FW_DBG7_8822C(x) \
  3143. (((x) >> BIT_SHIFT_FW_DBG7_8822C) & BIT_MASK_FW_DBG7_8822C)
  3144. #define BIT_SET_FW_DBG7_8822C(x, v) \
  3145. (BIT_CLEAR_FW_DBG7_8822C(x) | BIT_FW_DBG7_8822C(v))
  3146. /* 2 REG_NOT_VALID_8822C */
  3147. /* 2 REG_NOT_VALID_8822C */
  3148. /* 2 REG_NOT_VALID_8822C */
  3149. /* 2 REG_NOT_VALID_8822C */
  3150. /* 2 REG_NOT_VALID_8822C */
  3151. /* 2 REG_NOT_VALID_8822C */
  3152. /* 2 REG_NOT_VALID_8822C */
  3153. /* 2 REG_NOT_VALID_8822C */
  3154. /* 2 REG_NOT_VALID_8822C */
  3155. /* 2 REG_NOT_VALID_8822C */
  3156. /* 2 REG_NOT_VALID_8822C */
  3157. /* 2 REG_NOT_VALID_8822C */
  3158. /* 2 REG_NOT_VALID_8822C */
  3159. /* 2 REG_NOT_VALID_8822C */
  3160. /* 2 REG_NOT_VALID_8822C */
  3161. /* 2 REG_NOT_VALID_8822C */
  3162. /* 2 REG_NOT_VALID_8822C */
  3163. /* 2 REG_NOT_VALID_8822C */
  3164. /* 2 REG_NOT_VALID_8822C */
  3165. /* 2 REG_NOT_VALID_8822C */
  3166. /* 2 REG_NOT_VALID_8822C */
  3167. /* 2 REG_NOT_VALID_8822C */
  3168. /* 2 REG_NOT_VALID_8822C */
  3169. /* 2 REG_NOT_VALID_8822C */
  3170. /* 2 REG_NOT_VALID_8822C */
  3171. /* 2 REG_NOT_VALID_8822C */
  3172. /* 2 REG_NOT_VALID_8822C */
  3173. /* 2 REG_NOT_VALID_8822C */
  3174. /* 2 REG_NOT_VALID_8822C */
  3175. /* 2 REG_NOT_VALID_8822C */
  3176. /* 2 REG_NOT_VALID_8822C */
  3177. /* 2 REG_NOT_VALID_8822C */
  3178. /* 2 REG_NOT_VALID_8822C */
  3179. /* 2 REG_NOT_VALID_8822C */
  3180. /* 2 REG_NOT_VALID_8822C */
  3181. /* 2 REG_NOT_VALID_8822C */
  3182. /* 2 REG_NOT_VALID_8822C */
  3183. /* 2 REG_NOT_VALID_8822C */
  3184. /* 2 REG_NOT_VALID_8822C */
  3185. /* 2 REG_NOT_VALID_8822C */
  3186. /* 2 REG_NOT_VALID_8822C */
  3187. /* 2 REG_NOT_VALID_8822C */
  3188. /* 2 REG_NOT_VALID_8822C */
  3189. /* 2 REG_NOT_VALID_8822C */
  3190. /* 2 REG_NOT_VALID_8822C */
  3191. /* 2 REG_NOT_VALID_8822C */
  3192. /* 2 REG_NOT_VALID_8822C */
  3193. /* 2 REG_NOT_VALID_8822C */
  3194. /* 2 REG_NOT_VALID_8822C */
  3195. /* 2 REG_NOT_VALID_8822C */
  3196. /* 2 REG_NOT_VALID_8822C */
  3197. /* 2 REG_NOT_VALID_8822C */
  3198. /* 2 REG_NOT_VALID_8822C */
  3199. /* 2 REG_NOT_VALID_8822C */
  3200. /* 2 REG_NOT_VALID_8822C */
  3201. /* 2 REG_NOT_VALID_8822C */
  3202. /* 2 REG_NOT_VALID_8822C */
  3203. /* 2 REG_NOT_VALID_8822C */
  3204. /* 2 REG_NOT_VALID_8822C */
  3205. /* 2 REG_NOT_VALID_8822C */
  3206. /* 2 REG_NOT_VALID_8822C */
  3207. /* 2 REG_NOT_VALID_8822C */
  3208. /* 2 REG_NOT_VALID_8822C */
  3209. /* 2 REG_NOT_VALID_8822C */
  3210. /* 2 REG_NOT_VALID_8822C */
  3211. /* 2 REG_CR_8822C */
  3212. #define BIT_SHIFT_LBMODE_8822C 24
  3213. #define BIT_MASK_LBMODE_8822C 0x1f
  3214. #define BIT_LBMODE_8822C(x) \
  3215. (((x) & BIT_MASK_LBMODE_8822C) << BIT_SHIFT_LBMODE_8822C)
  3216. #define BITS_LBMODE_8822C (BIT_MASK_LBMODE_8822C << BIT_SHIFT_LBMODE_8822C)
  3217. #define BIT_CLEAR_LBMODE_8822C(x) ((x) & (~BITS_LBMODE_8822C))
  3218. #define BIT_GET_LBMODE_8822C(x) \
  3219. (((x) >> BIT_SHIFT_LBMODE_8822C) & BIT_MASK_LBMODE_8822C)
  3220. #define BIT_SET_LBMODE_8822C(x, v) \
  3221. (BIT_CLEAR_LBMODE_8822C(x) | BIT_LBMODE_8822C(v))
  3222. #define BIT_SHIFT_NETYPE1_8822C 18
  3223. #define BIT_MASK_NETYPE1_8822C 0x3
  3224. #define BIT_NETYPE1_8822C(x) \
  3225. (((x) & BIT_MASK_NETYPE1_8822C) << BIT_SHIFT_NETYPE1_8822C)
  3226. #define BITS_NETYPE1_8822C (BIT_MASK_NETYPE1_8822C << BIT_SHIFT_NETYPE1_8822C)
  3227. #define BIT_CLEAR_NETYPE1_8822C(x) ((x) & (~BITS_NETYPE1_8822C))
  3228. #define BIT_GET_NETYPE1_8822C(x) \
  3229. (((x) >> BIT_SHIFT_NETYPE1_8822C) & BIT_MASK_NETYPE1_8822C)
  3230. #define BIT_SET_NETYPE1_8822C(x, v) \
  3231. (BIT_CLEAR_NETYPE1_8822C(x) | BIT_NETYPE1_8822C(v))
  3232. #define BIT_SHIFT_NETYPE0_8822C 16
  3233. #define BIT_MASK_NETYPE0_8822C 0x3
  3234. #define BIT_NETYPE0_8822C(x) \
  3235. (((x) & BIT_MASK_NETYPE0_8822C) << BIT_SHIFT_NETYPE0_8822C)
  3236. #define BITS_NETYPE0_8822C (BIT_MASK_NETYPE0_8822C << BIT_SHIFT_NETYPE0_8822C)
  3237. #define BIT_CLEAR_NETYPE0_8822C(x) ((x) & (~BITS_NETYPE0_8822C))
  3238. #define BIT_GET_NETYPE0_8822C(x) \
  3239. (((x) >> BIT_SHIFT_NETYPE0_8822C) & BIT_MASK_NETYPE0_8822C)
  3240. #define BIT_SET_NETYPE0_8822C(x, v) \
  3241. (BIT_CLEAR_NETYPE0_8822C(x) | BIT_NETYPE0_8822C(v))
  3242. #define BIT_COUNTER_STS_EN_8822C BIT(13)
  3243. #define BIT_I2C_MAILBOX_EN_8822C BIT(12)
  3244. #define BIT_SHCUT_EN_8822C BIT(11)
  3245. #define BIT_32K_CAL_TMR_EN_8822C BIT(10)
  3246. #define BIT_MAC_SEC_EN_8822C BIT(9)
  3247. #define BIT_ENSWBCN_8822C BIT(8)
  3248. #define BIT_MACRXEN_8822C BIT(7)
  3249. #define BIT_MACTXEN_8822C BIT(6)
  3250. #define BIT_SCHEDULE_EN_8822C BIT(5)
  3251. #define BIT_PROTOCOL_EN_8822C BIT(4)
  3252. #define BIT_RXDMA_EN_8822C BIT(3)
  3253. #define BIT_TXDMA_EN_8822C BIT(2)
  3254. #define BIT_HCI_RXDMA_EN_8822C BIT(1)
  3255. #define BIT_HCI_TXDMA_EN_8822C BIT(0)
  3256. /* 2 REG_PG_SIZE_8822C */
  3257. #define BIT_SHIFT_DBG_FIFO_SEL_8822C 16
  3258. #define BIT_MASK_DBG_FIFO_SEL_8822C 0xff
  3259. #define BIT_DBG_FIFO_SEL_8822C(x) \
  3260. (((x) & BIT_MASK_DBG_FIFO_SEL_8822C) << BIT_SHIFT_DBG_FIFO_SEL_8822C)
  3261. #define BITS_DBG_FIFO_SEL_8822C \
  3262. (BIT_MASK_DBG_FIFO_SEL_8822C << BIT_SHIFT_DBG_FIFO_SEL_8822C)
  3263. #define BIT_CLEAR_DBG_FIFO_SEL_8822C(x) ((x) & (~BITS_DBG_FIFO_SEL_8822C))
  3264. #define BIT_GET_DBG_FIFO_SEL_8822C(x) \
  3265. (((x) >> BIT_SHIFT_DBG_FIFO_SEL_8822C) & BIT_MASK_DBG_FIFO_SEL_8822C)
  3266. #define BIT_SET_DBG_FIFO_SEL_8822C(x, v) \
  3267. (BIT_CLEAR_DBG_FIFO_SEL_8822C(x) | BIT_DBG_FIFO_SEL_8822C(v))
  3268. /* 2 REG_PKT_BUFF_ACCESS_CTRL_8822C */
  3269. #define BIT_SHIFT_PKT_BUFF_ACCESS_CTRL_8822C 0
  3270. #define BIT_MASK_PKT_BUFF_ACCESS_CTRL_8822C 0xff
  3271. #define BIT_PKT_BUFF_ACCESS_CTRL_8822C(x) \
  3272. (((x) & BIT_MASK_PKT_BUFF_ACCESS_CTRL_8822C) \
  3273. << BIT_SHIFT_PKT_BUFF_ACCESS_CTRL_8822C)
  3274. #define BITS_PKT_BUFF_ACCESS_CTRL_8822C \
  3275. (BIT_MASK_PKT_BUFF_ACCESS_CTRL_8822C \
  3276. << BIT_SHIFT_PKT_BUFF_ACCESS_CTRL_8822C)
  3277. #define BIT_CLEAR_PKT_BUFF_ACCESS_CTRL_8822C(x) \
  3278. ((x) & (~BITS_PKT_BUFF_ACCESS_CTRL_8822C))
  3279. #define BIT_GET_PKT_BUFF_ACCESS_CTRL_8822C(x) \
  3280. (((x) >> BIT_SHIFT_PKT_BUFF_ACCESS_CTRL_8822C) & \
  3281. BIT_MASK_PKT_BUFF_ACCESS_CTRL_8822C)
  3282. #define BIT_SET_PKT_BUFF_ACCESS_CTRL_8822C(x, v) \
  3283. (BIT_CLEAR_PKT_BUFF_ACCESS_CTRL_8822C(x) | \
  3284. BIT_PKT_BUFF_ACCESS_CTRL_8822C(v))
  3285. /* 2 REG_TSF_CLK_STATE_8822C */
  3286. #define BIT_TSF_CLK_STABLE_8822C BIT(15)
  3287. /* 2 REG_TXDMA_PQ_MAP_8822C */
  3288. #define BIT_CSI_BW_EN_8822C BIT(31)
  3289. #define BIT_SHIFT_TXDMA_H2C_MAP_8822C 16
  3290. #define BIT_MASK_TXDMA_H2C_MAP_8822C 0x3
  3291. #define BIT_TXDMA_H2C_MAP_8822C(x) \
  3292. (((x) & BIT_MASK_TXDMA_H2C_MAP_8822C) << BIT_SHIFT_TXDMA_H2C_MAP_8822C)
  3293. #define BITS_TXDMA_H2C_MAP_8822C \
  3294. (BIT_MASK_TXDMA_H2C_MAP_8822C << BIT_SHIFT_TXDMA_H2C_MAP_8822C)
  3295. #define BIT_CLEAR_TXDMA_H2C_MAP_8822C(x) ((x) & (~BITS_TXDMA_H2C_MAP_8822C))
  3296. #define BIT_GET_TXDMA_H2C_MAP_8822C(x) \
  3297. (((x) >> BIT_SHIFT_TXDMA_H2C_MAP_8822C) & BIT_MASK_TXDMA_H2C_MAP_8822C)
  3298. #define BIT_SET_TXDMA_H2C_MAP_8822C(x, v) \
  3299. (BIT_CLEAR_TXDMA_H2C_MAP_8822C(x) | BIT_TXDMA_H2C_MAP_8822C(v))
  3300. #define BIT_SHIFT_TXDMA_HIQ_MAP_8822C 14
  3301. #define BIT_MASK_TXDMA_HIQ_MAP_8822C 0x3
  3302. #define BIT_TXDMA_HIQ_MAP_8822C(x) \
  3303. (((x) & BIT_MASK_TXDMA_HIQ_MAP_8822C) << BIT_SHIFT_TXDMA_HIQ_MAP_8822C)
  3304. #define BITS_TXDMA_HIQ_MAP_8822C \
  3305. (BIT_MASK_TXDMA_HIQ_MAP_8822C << BIT_SHIFT_TXDMA_HIQ_MAP_8822C)
  3306. #define BIT_CLEAR_TXDMA_HIQ_MAP_8822C(x) ((x) & (~BITS_TXDMA_HIQ_MAP_8822C))
  3307. #define BIT_GET_TXDMA_HIQ_MAP_8822C(x) \
  3308. (((x) >> BIT_SHIFT_TXDMA_HIQ_MAP_8822C) & BIT_MASK_TXDMA_HIQ_MAP_8822C)
  3309. #define BIT_SET_TXDMA_HIQ_MAP_8822C(x, v) \
  3310. (BIT_CLEAR_TXDMA_HIQ_MAP_8822C(x) | BIT_TXDMA_HIQ_MAP_8822C(v))
  3311. #define BIT_SHIFT_TXDMA_MGQ_MAP_8822C 12
  3312. #define BIT_MASK_TXDMA_MGQ_MAP_8822C 0x3
  3313. #define BIT_TXDMA_MGQ_MAP_8822C(x) \
  3314. (((x) & BIT_MASK_TXDMA_MGQ_MAP_8822C) << BIT_SHIFT_TXDMA_MGQ_MAP_8822C)
  3315. #define BITS_TXDMA_MGQ_MAP_8822C \
  3316. (BIT_MASK_TXDMA_MGQ_MAP_8822C << BIT_SHIFT_TXDMA_MGQ_MAP_8822C)
  3317. #define BIT_CLEAR_TXDMA_MGQ_MAP_8822C(x) ((x) & (~BITS_TXDMA_MGQ_MAP_8822C))
  3318. #define BIT_GET_TXDMA_MGQ_MAP_8822C(x) \
  3319. (((x) >> BIT_SHIFT_TXDMA_MGQ_MAP_8822C) & BIT_MASK_TXDMA_MGQ_MAP_8822C)
  3320. #define BIT_SET_TXDMA_MGQ_MAP_8822C(x, v) \
  3321. (BIT_CLEAR_TXDMA_MGQ_MAP_8822C(x) | BIT_TXDMA_MGQ_MAP_8822C(v))
  3322. #define BIT_SHIFT_TXDMA_BKQ_MAP_8822C 10
  3323. #define BIT_MASK_TXDMA_BKQ_MAP_8822C 0x3
  3324. #define BIT_TXDMA_BKQ_MAP_8822C(x) \
  3325. (((x) & BIT_MASK_TXDMA_BKQ_MAP_8822C) << BIT_SHIFT_TXDMA_BKQ_MAP_8822C)
  3326. #define BITS_TXDMA_BKQ_MAP_8822C \
  3327. (BIT_MASK_TXDMA_BKQ_MAP_8822C << BIT_SHIFT_TXDMA_BKQ_MAP_8822C)
  3328. #define BIT_CLEAR_TXDMA_BKQ_MAP_8822C(x) ((x) & (~BITS_TXDMA_BKQ_MAP_8822C))
  3329. #define BIT_GET_TXDMA_BKQ_MAP_8822C(x) \
  3330. (((x) >> BIT_SHIFT_TXDMA_BKQ_MAP_8822C) & BIT_MASK_TXDMA_BKQ_MAP_8822C)
  3331. #define BIT_SET_TXDMA_BKQ_MAP_8822C(x, v) \
  3332. (BIT_CLEAR_TXDMA_BKQ_MAP_8822C(x) | BIT_TXDMA_BKQ_MAP_8822C(v))
  3333. #define BIT_SHIFT_TXDMA_BEQ_MAP_8822C 8
  3334. #define BIT_MASK_TXDMA_BEQ_MAP_8822C 0x3
  3335. #define BIT_TXDMA_BEQ_MAP_8822C(x) \
  3336. (((x) & BIT_MASK_TXDMA_BEQ_MAP_8822C) << BIT_SHIFT_TXDMA_BEQ_MAP_8822C)
  3337. #define BITS_TXDMA_BEQ_MAP_8822C \
  3338. (BIT_MASK_TXDMA_BEQ_MAP_8822C << BIT_SHIFT_TXDMA_BEQ_MAP_8822C)
  3339. #define BIT_CLEAR_TXDMA_BEQ_MAP_8822C(x) ((x) & (~BITS_TXDMA_BEQ_MAP_8822C))
  3340. #define BIT_GET_TXDMA_BEQ_MAP_8822C(x) \
  3341. (((x) >> BIT_SHIFT_TXDMA_BEQ_MAP_8822C) & BIT_MASK_TXDMA_BEQ_MAP_8822C)
  3342. #define BIT_SET_TXDMA_BEQ_MAP_8822C(x, v) \
  3343. (BIT_CLEAR_TXDMA_BEQ_MAP_8822C(x) | BIT_TXDMA_BEQ_MAP_8822C(v))
  3344. #define BIT_SHIFT_TXDMA_VIQ_MAP_8822C 6
  3345. #define BIT_MASK_TXDMA_VIQ_MAP_8822C 0x3
  3346. #define BIT_TXDMA_VIQ_MAP_8822C(x) \
  3347. (((x) & BIT_MASK_TXDMA_VIQ_MAP_8822C) << BIT_SHIFT_TXDMA_VIQ_MAP_8822C)
  3348. #define BITS_TXDMA_VIQ_MAP_8822C \
  3349. (BIT_MASK_TXDMA_VIQ_MAP_8822C << BIT_SHIFT_TXDMA_VIQ_MAP_8822C)
  3350. #define BIT_CLEAR_TXDMA_VIQ_MAP_8822C(x) ((x) & (~BITS_TXDMA_VIQ_MAP_8822C))
  3351. #define BIT_GET_TXDMA_VIQ_MAP_8822C(x) \
  3352. (((x) >> BIT_SHIFT_TXDMA_VIQ_MAP_8822C) & BIT_MASK_TXDMA_VIQ_MAP_8822C)
  3353. #define BIT_SET_TXDMA_VIQ_MAP_8822C(x, v) \
  3354. (BIT_CLEAR_TXDMA_VIQ_MAP_8822C(x) | BIT_TXDMA_VIQ_MAP_8822C(v))
  3355. #define BIT_SHIFT_TXDMA_VOQ_MAP_8822C 4
  3356. #define BIT_MASK_TXDMA_VOQ_MAP_8822C 0x3
  3357. #define BIT_TXDMA_VOQ_MAP_8822C(x) \
  3358. (((x) & BIT_MASK_TXDMA_VOQ_MAP_8822C) << BIT_SHIFT_TXDMA_VOQ_MAP_8822C)
  3359. #define BITS_TXDMA_VOQ_MAP_8822C \
  3360. (BIT_MASK_TXDMA_VOQ_MAP_8822C << BIT_SHIFT_TXDMA_VOQ_MAP_8822C)
  3361. #define BIT_CLEAR_TXDMA_VOQ_MAP_8822C(x) ((x) & (~BITS_TXDMA_VOQ_MAP_8822C))
  3362. #define BIT_GET_TXDMA_VOQ_MAP_8822C(x) \
  3363. (((x) >> BIT_SHIFT_TXDMA_VOQ_MAP_8822C) & BIT_MASK_TXDMA_VOQ_MAP_8822C)
  3364. #define BIT_SET_TXDMA_VOQ_MAP_8822C(x, v) \
  3365. (BIT_CLEAR_TXDMA_VOQ_MAP_8822C(x) | BIT_TXDMA_VOQ_MAP_8822C(v))
  3366. #define BIT_TXDMA_BW_EN_8822C BIT(3)
  3367. #define BIT_RXDMA_AGG_EN_8822C BIT(2)
  3368. #define BIT_RXSHFT_EN_8822C BIT(1)
  3369. #define BIT_RXDMA_ARBBW_EN_8822C BIT(0)
  3370. /* 2 REG_NOT_VALID_8822C */
  3371. /* 2 REG_TRXFF_BNDY_8822C */
  3372. #define BIT_SHIFT_FWFFOVFL_RSV_8822C 16
  3373. #define BIT_MASK_FWFFOVFL_RSV_8822C 0xf
  3374. #define BIT_FWFFOVFL_RSV_8822C(x) \
  3375. (((x) & BIT_MASK_FWFFOVFL_RSV_8822C) << BIT_SHIFT_FWFFOVFL_RSV_8822C)
  3376. #define BITS_FWFFOVFL_RSV_8822C \
  3377. (BIT_MASK_FWFFOVFL_RSV_8822C << BIT_SHIFT_FWFFOVFL_RSV_8822C)
  3378. #define BIT_CLEAR_FWFFOVFL_RSV_8822C(x) ((x) & (~BITS_FWFFOVFL_RSV_8822C))
  3379. #define BIT_GET_FWFFOVFL_RSV_8822C(x) \
  3380. (((x) >> BIT_SHIFT_FWFFOVFL_RSV_8822C) & BIT_MASK_FWFFOVFL_RSV_8822C)
  3381. #define BIT_SET_FWFFOVFL_RSV_8822C(x, v) \
  3382. (BIT_CLEAR_FWFFOVFL_RSV_8822C(x) | BIT_FWFFOVFL_RSV_8822C(v))
  3383. #define BIT_SHIFT_RXFFOVFL_RSV_V2_8822C 8
  3384. #define BIT_MASK_RXFFOVFL_RSV_V2_8822C 0xf
  3385. #define BIT_RXFFOVFL_RSV_V2_8822C(x) \
  3386. (((x) & BIT_MASK_RXFFOVFL_RSV_V2_8822C) \
  3387. << BIT_SHIFT_RXFFOVFL_RSV_V2_8822C)
  3388. #define BITS_RXFFOVFL_RSV_V2_8822C \
  3389. (BIT_MASK_RXFFOVFL_RSV_V2_8822C << BIT_SHIFT_RXFFOVFL_RSV_V2_8822C)
  3390. #define BIT_CLEAR_RXFFOVFL_RSV_V2_8822C(x) ((x) & (~BITS_RXFFOVFL_RSV_V2_8822C))
  3391. #define BIT_GET_RXFFOVFL_RSV_V2_8822C(x) \
  3392. (((x) >> BIT_SHIFT_RXFFOVFL_RSV_V2_8822C) & \
  3393. BIT_MASK_RXFFOVFL_RSV_V2_8822C)
  3394. #define BIT_SET_RXFFOVFL_RSV_V2_8822C(x, v) \
  3395. (BIT_CLEAR_RXFFOVFL_RSV_V2_8822C(x) | BIT_RXFFOVFL_RSV_V2_8822C(v))
  3396. /* 2 REG_PTA_I2C_MBOX_8822C */
  3397. /* 2 REG_NOT_VALID_8822C */
  3398. #define BIT_SHIFT_I2C_M_STATUS_8822C 8
  3399. #define BIT_MASK_I2C_M_STATUS_8822C 0xf
  3400. #define BIT_I2C_M_STATUS_8822C(x) \
  3401. (((x) & BIT_MASK_I2C_M_STATUS_8822C) << BIT_SHIFT_I2C_M_STATUS_8822C)
  3402. #define BITS_I2C_M_STATUS_8822C \
  3403. (BIT_MASK_I2C_M_STATUS_8822C << BIT_SHIFT_I2C_M_STATUS_8822C)
  3404. #define BIT_CLEAR_I2C_M_STATUS_8822C(x) ((x) & (~BITS_I2C_M_STATUS_8822C))
  3405. #define BIT_GET_I2C_M_STATUS_8822C(x) \
  3406. (((x) >> BIT_SHIFT_I2C_M_STATUS_8822C) & BIT_MASK_I2C_M_STATUS_8822C)
  3407. #define BIT_SET_I2C_M_STATUS_8822C(x, v) \
  3408. (BIT_CLEAR_I2C_M_STATUS_8822C(x) | BIT_I2C_M_STATUS_8822C(v))
  3409. #define BIT_SHIFT_I2C_M_BUS_GNT_FW_8822C 4
  3410. #define BIT_MASK_I2C_M_BUS_GNT_FW_8822C 0x7
  3411. #define BIT_I2C_M_BUS_GNT_FW_8822C(x) \
  3412. (((x) & BIT_MASK_I2C_M_BUS_GNT_FW_8822C) \
  3413. << BIT_SHIFT_I2C_M_BUS_GNT_FW_8822C)
  3414. #define BITS_I2C_M_BUS_GNT_FW_8822C \
  3415. (BIT_MASK_I2C_M_BUS_GNT_FW_8822C << BIT_SHIFT_I2C_M_BUS_GNT_FW_8822C)
  3416. #define BIT_CLEAR_I2C_M_BUS_GNT_FW_8822C(x) \
  3417. ((x) & (~BITS_I2C_M_BUS_GNT_FW_8822C))
  3418. #define BIT_GET_I2C_M_BUS_GNT_FW_8822C(x) \
  3419. (((x) >> BIT_SHIFT_I2C_M_BUS_GNT_FW_8822C) & \
  3420. BIT_MASK_I2C_M_BUS_GNT_FW_8822C)
  3421. #define BIT_SET_I2C_M_BUS_GNT_FW_8822C(x, v) \
  3422. (BIT_CLEAR_I2C_M_BUS_GNT_FW_8822C(x) | BIT_I2C_M_BUS_GNT_FW_8822C(v))
  3423. #define BIT_I2C_M_GNT_FW_8822C BIT(3)
  3424. #define BIT_SHIFT_I2C_M_SPEED_8822C 1
  3425. #define BIT_MASK_I2C_M_SPEED_8822C 0x3
  3426. #define BIT_I2C_M_SPEED_8822C(x) \
  3427. (((x) & BIT_MASK_I2C_M_SPEED_8822C) << BIT_SHIFT_I2C_M_SPEED_8822C)
  3428. #define BITS_I2C_M_SPEED_8822C \
  3429. (BIT_MASK_I2C_M_SPEED_8822C << BIT_SHIFT_I2C_M_SPEED_8822C)
  3430. #define BIT_CLEAR_I2C_M_SPEED_8822C(x) ((x) & (~BITS_I2C_M_SPEED_8822C))
  3431. #define BIT_GET_I2C_M_SPEED_8822C(x) \
  3432. (((x) >> BIT_SHIFT_I2C_M_SPEED_8822C) & BIT_MASK_I2C_M_SPEED_8822C)
  3433. #define BIT_SET_I2C_M_SPEED_8822C(x, v) \
  3434. (BIT_CLEAR_I2C_M_SPEED_8822C(x) | BIT_I2C_M_SPEED_8822C(v))
  3435. #define BIT_I2C_M_UNLOCK_8822C BIT(0)
  3436. /* 2 REG_RXFF_BNDY_8822C */
  3437. /* 2 REG_NOT_VALID_8822C */
  3438. #define BIT_SHIFT_RXFF0_BNDY_V2_8822C 0
  3439. #define BIT_MASK_RXFF0_BNDY_V2_8822C 0x3ffff
  3440. #define BIT_RXFF0_BNDY_V2_8822C(x) \
  3441. (((x) & BIT_MASK_RXFF0_BNDY_V2_8822C) << BIT_SHIFT_RXFF0_BNDY_V2_8822C)
  3442. #define BITS_RXFF0_BNDY_V2_8822C \
  3443. (BIT_MASK_RXFF0_BNDY_V2_8822C << BIT_SHIFT_RXFF0_BNDY_V2_8822C)
  3444. #define BIT_CLEAR_RXFF0_BNDY_V2_8822C(x) ((x) & (~BITS_RXFF0_BNDY_V2_8822C))
  3445. #define BIT_GET_RXFF0_BNDY_V2_8822C(x) \
  3446. (((x) >> BIT_SHIFT_RXFF0_BNDY_V2_8822C) & BIT_MASK_RXFF0_BNDY_V2_8822C)
  3447. #define BIT_SET_RXFF0_BNDY_V2_8822C(x, v) \
  3448. (BIT_CLEAR_RXFF0_BNDY_V2_8822C(x) | BIT_RXFF0_BNDY_V2_8822C(v))
  3449. /* 2 REG_FE1IMR_8822C */
  3450. #define BIT_FS_SW_PLL_LEAVE_32K_INT_EN_8822C BIT(31)
  3451. #define BIT_FS_FWFF_FULL_INT_EN_8822C BIT(30)
  3452. #define BIT_FS_BB_STOP_RX_INT_EN_8822C BIT(29)
  3453. #define BIT_FS_RXDMA2_DONE_INT_EN_8822C BIT(28)
  3454. #define BIT_FS_RXDONE2_INT_EN_8822C BIT(26)
  3455. #define BIT_FS_RX_BCN_P4_INT_EN_8822C BIT(25)
  3456. #define BIT_FS_RX_BCN_P3_INT_EN_8822C BIT(24)
  3457. #define BIT_FS_RX_BCN_P2_INT_EN_8822C BIT(23)
  3458. #define BIT_FS_RX_BCN_P1_INT_EN_8822C BIT(22)
  3459. #define BIT_FS_RX_BCN_P0_INT_EN_8822C BIT(21)
  3460. #define BIT_FS_RX_UMD0_INT_EN_8822C BIT(20)
  3461. #define BIT_FS_RX_UMD1_INT_EN_8822C BIT(19)
  3462. #define BIT_FS_RX_BMD0_INT_EN_8822C BIT(18)
  3463. #define BIT_FS_RX_BMD1_INT_EN_8822C BIT(17)
  3464. #define BIT_FS_RXDONE_INT_EN_8822C BIT(16)
  3465. #define BIT_FS_WWLAN_INT_EN_8822C BIT(15)
  3466. #define BIT_FS_SOUND_DONE_INT_EN_8822C BIT(14)
  3467. #define BIT_FS_BF1_PRETO_INT_EN_8822C BIT(11)
  3468. #define BIT_FS_BF0_PRETO_INT_EN_8822C BIT(10)
  3469. #define BIT_FS_PTCL_RELEASE_MACID_INT_EN_8822C BIT(9)
  3470. #define BIT_FS_PRETX_ERRHLD_INT_EN_8822C BIT(8)
  3471. #define BIT_FS_LTE_COEX_EN_8822C BIT(6)
  3472. #define BIT_FS_WLACTOFF_INT_EN_8822C BIT(5)
  3473. #define BIT_FS_WLACTON_INT_EN_8822C BIT(4)
  3474. #define BIT_FS_BTCMD_INT_EN_8822C BIT(3)
  3475. #define BIT_FS_REG_MAILBOX_TO_I2C_INT_EN_8822C BIT(2)
  3476. #define BIT_FS_TRPC_TO_INT_EN_V1_8822C BIT(1)
  3477. #define BIT_FS_RPC_O_T_INT_EN_V1_8822C BIT(0)
  3478. /* 2 REG_FE1ISR_8822C */
  3479. #define BIT_FS_SW_PLL_LEAVE_32K_INT_8822C BIT(31)
  3480. #define BIT_FS_FS_FWFF_FULL_INT_8822C BIT(30)
  3481. #define BIT_FS_BB_STOP_RX_INT_8822C BIT(29)
  3482. #define BIT_FS_RXDMA2_DONE_INT_8822C BIT(28)
  3483. #define BIT_FS_RXDONE2_INT_8822C BIT(26)
  3484. #define BIT_FS_RX_BCN_P4_INT_8822C BIT(25)
  3485. #define BIT_FS_RX_BCN_P3_INT_8822C BIT(24)
  3486. #define BIT_FS_RX_BCN_P2_INT_8822C BIT(23)
  3487. #define BIT_FS_RX_BCN_P1_INT_8822C BIT(22)
  3488. #define BIT_FS_RX_BCN_P0_INT_8822C BIT(21)
  3489. #define BIT_FS_RX_UMD0_INT_8822C BIT(20)
  3490. #define BIT_FS_RX_UMD1_INT_8822C BIT(19)
  3491. #define BIT_FS_RX_BMD0_INT_8822C BIT(18)
  3492. #define BIT_FS_RX_BMD1_INT_8822C BIT(17)
  3493. #define BIT_FS_RXDONE_INT_8822C BIT(16)
  3494. #define BIT_FS_WWLAN_INT_8822C BIT(15)
  3495. #define BIT_FS_SOUND_DONE_INT_8822C BIT(14)
  3496. #define BIT_FS_BF1_PRETO_INT_8822C BIT(11)
  3497. #define BIT_FS_BF0_PRETO_INT_8822C BIT(10)
  3498. #define BIT_FS_PTCL_RELEASE_MACID_INT_8822C BIT(9)
  3499. #define BIT_FS_PRETX_ERRHLD_INT_8822C BIT(8)
  3500. #define BIT_FS_LTE_COEX_INT_8822C BIT(6)
  3501. #define BIT_FS_WLACTOFF_INT_8822C BIT(5)
  3502. #define BIT_FS_WLACTON_INT_8822C BIT(4)
  3503. #define BIT_FS_BCN_RX_INT_INT_8822C BIT(3)
  3504. #define BIT_FS_MAILBOX_TO_I2C_INT_8822C BIT(2)
  3505. #define BIT_FS_TRPC_TO_INT_8822C BIT(1)
  3506. #define BIT_FS_RPC_O_T_INT_8822C BIT(0)
  3507. /* 2 REG_NOT_VALID_8822C */
  3508. /* 2 REG_CPWM_8822C */
  3509. #define BIT_CPWM_TOGGLING_8822C BIT(31)
  3510. #define BIT_SHIFT_CPWM_MOD_8822C 24
  3511. #define BIT_MASK_CPWM_MOD_8822C 0x7f
  3512. #define BIT_CPWM_MOD_8822C(x) \
  3513. (((x) & BIT_MASK_CPWM_MOD_8822C) << BIT_SHIFT_CPWM_MOD_8822C)
  3514. #define BITS_CPWM_MOD_8822C \
  3515. (BIT_MASK_CPWM_MOD_8822C << BIT_SHIFT_CPWM_MOD_8822C)
  3516. #define BIT_CLEAR_CPWM_MOD_8822C(x) ((x) & (~BITS_CPWM_MOD_8822C))
  3517. #define BIT_GET_CPWM_MOD_8822C(x) \
  3518. (((x) >> BIT_SHIFT_CPWM_MOD_8822C) & BIT_MASK_CPWM_MOD_8822C)
  3519. #define BIT_SET_CPWM_MOD_8822C(x, v) \
  3520. (BIT_CLEAR_CPWM_MOD_8822C(x) | BIT_CPWM_MOD_8822C(v))
  3521. /* 2 REG_FWIMR_8822C */
  3522. #define BIT_FS_TXBCNOK_MB7_INT_EN_8822C BIT(31)
  3523. #define BIT_FS_TXBCNOK_MB6_INT_EN_8822C BIT(30)
  3524. #define BIT_FS_TXBCNOK_MB5_INT_EN_8822C BIT(29)
  3525. #define BIT_FS_TXBCNOK_MB4_INT_EN_8822C BIT(28)
  3526. #define BIT_FS_TXBCNOK_MB3_INT_EN_8822C BIT(27)
  3527. #define BIT_FS_TXBCNOK_MB2_INT_EN_8822C BIT(26)
  3528. #define BIT_FS_TXBCNOK_MB1_INT_EN_8822C BIT(25)
  3529. #define BIT_FS_TXBCNOK_MB0_INT_EN_8822C BIT(24)
  3530. #define BIT_FS_TXBCNERR_MB7_INT_EN_8822C BIT(23)
  3531. #define BIT_FS_TXBCNERR_MB6_INT_EN_8822C BIT(22)
  3532. #define BIT_FS_TXBCNERR_MB5_INT_EN_8822C BIT(21)
  3533. #define BIT_FS_TXBCNERR_MB4_INT_EN_8822C BIT(20)
  3534. #define BIT_FS_TXBCNERR_MB3_INT_EN_8822C BIT(19)
  3535. #define BIT_FS_TXBCNERR_MB2_INT_EN_8822C BIT(18)
  3536. #define BIT_FS_TXBCNERR_MB1_INT_EN_8822C BIT(17)
  3537. #define BIT_FS_TXBCNERR_MB0_INT_EN_8822C BIT(16)
  3538. #define BIT_CPU_MGQ_TXDONE_INT_EN_8822C BIT(15)
  3539. #define BIT_SIFS_OVERSPEC_INT_EN_8822C BIT(14)
  3540. #define BIT_FS_MGNTQ_RPTR_RELEASE_INT_EN_8822C BIT(13)
  3541. #define BIT_FS_MGNTQFF_TO_INT_EN_8822C BIT(12)
  3542. #define BIT_FS_CPUMGQ_ERR_INT_EN_8822C BIT(11)
  3543. #define BIT_FS_DDMA0_LP_INT_EN_8822C BIT(9)
  3544. #define BIT_FS_DDMA0_HP_INT_EN_8822C BIT(8)
  3545. #define BIT_FS_TRXRPT_INT_EN_8822C BIT(7)
  3546. #define BIT_FS_C2H_W_READY_INT_EN_8822C BIT(6)
  3547. #define BIT_FS_HRCV_INT_EN_8822C BIT(5)
  3548. #define BIT_FS_H2CCMD_INT_EN_8822C BIT(4)
  3549. #define BIT_FS_TXPKTIN_INT_EN_8822C BIT(3)
  3550. #define BIT_FS_ERRORHDL_INT_EN_8822C BIT(2)
  3551. #define BIT_FS_TXCCX_INT_EN_8822C BIT(1)
  3552. #define BIT_FS_TXCLOSE_INT_EN_8822C BIT(0)
  3553. /* 2 REG_FWISR_8822C */
  3554. #define BIT_FS_TXBCNOK_MB7_INT_8822C BIT(31)
  3555. #define BIT_FS_TXBCNOK_MB6_INT_8822C BIT(30)
  3556. #define BIT_FS_TXBCNOK_MB5_INT_8822C BIT(29)
  3557. #define BIT_FS_TXBCNOK_MB4_INT_8822C BIT(28)
  3558. #define BIT_FS_TXBCNOK_MB3_INT_8822C BIT(27)
  3559. #define BIT_FS_TXBCNOK_MB2_INT_8822C BIT(26)
  3560. #define BIT_FS_TXBCNOK_MB1_INT_8822C BIT(25)
  3561. #define BIT_FS_TXBCNOK_MB0_INT_8822C BIT(24)
  3562. #define BIT_FS_TXBCNERR_MB7_INT_8822C BIT(23)
  3563. #define BIT_FS_TXBCNERR_MB6_INT_8822C BIT(22)
  3564. #define BIT_FS_TXBCNERR_MB5_INT_8822C BIT(21)
  3565. #define BIT_FS_TXBCNERR_MB4_INT_8822C BIT(20)
  3566. #define BIT_FS_TXBCNERR_MB3_INT_8822C BIT(19)
  3567. #define BIT_FS_TXBCNERR_MB2_INT_8822C BIT(18)
  3568. #define BIT_FS_TXBCNERR_MB1_INT_8822C BIT(17)
  3569. #define BIT_FS_TXBCNERR_MB0_INT_8822C BIT(16)
  3570. #define BIT_CPU_MGQ_TXDONE_INT_8822C BIT(15)
  3571. #define BIT_SIFS_OVERSPEC_INT_8822C BIT(14)
  3572. #define BIT_FS_MGNTQ_RPTR_RELEASE_INT_8822C BIT(13)
  3573. #define BIT_FS_MGNTQFF_TO_INT_8822C BIT(12)
  3574. #define BIT_FS_CPUMGQ_ERR_INT_8822C BIT(11)
  3575. #define BIT_FS_DDMA0_LP_INT_8822C BIT(9)
  3576. #define BIT_FS_DDMA0_HP_INT_8822C BIT(8)
  3577. #define BIT_FS_TRXRPT_INT_8822C BIT(7)
  3578. #define BIT_FS_C2H_W_READY_INT_8822C BIT(6)
  3579. #define BIT_FS_HRCV_INT_8822C BIT(5)
  3580. #define BIT_FS_H2CCMD_INT_8822C BIT(4)
  3581. #define BIT_FS_TXPKTIN_INT_8822C BIT(3)
  3582. #define BIT_FS_ERRORHDL_INT_8822C BIT(2)
  3583. #define BIT_FS_TXCCX_INT_8822C BIT(1)
  3584. #define BIT_FS_TXCLOSE_INT_8822C BIT(0)
  3585. /* 2 REG_FTIMR_8822C */
  3586. #define BIT_PS_TIMER_C_EARLY_INT_EN_8822C BIT(23)
  3587. #define BIT_PS_TIMER_B_EARLY_INT_EN_8822C BIT(22)
  3588. #define BIT_PS_TIMER_A_EARLY_INT_EN_8822C BIT(21)
  3589. #define BIT_CPUMGQ_TX_TIMER_EARLY_INT_EN_8822C BIT(20)
  3590. #define BIT_PS_TIMER_C_INT_EN_8822C BIT(19)
  3591. #define BIT_PS_TIMER_B_INT_EN_8822C BIT(18)
  3592. #define BIT_PS_TIMER_A_INT_EN_8822C BIT(17)
  3593. #define BIT_CPUMGQ_TX_TIMER_INT_EN_8822C BIT(16)
  3594. #define BIT_FS_PS_TIMEOUT2_EN_8822C BIT(15)
  3595. #define BIT_FS_PS_TIMEOUT1_EN_8822C BIT(14)
  3596. #define BIT_FS_PS_TIMEOUT0_EN_8822C BIT(13)
  3597. #define BIT_FS_GTINT8_EN_8822C BIT(8)
  3598. #define BIT_FS_GTINT7_EN_8822C BIT(7)
  3599. #define BIT_FS_GTINT6_EN_8822C BIT(6)
  3600. #define BIT_FS_GTINT5_EN_8822C BIT(5)
  3601. #define BIT_FS_GTINT4_EN_8822C BIT(4)
  3602. #define BIT_FS_GTINT3_EN_8822C BIT(3)
  3603. #define BIT_FS_GTINT2_EN_8822C BIT(2)
  3604. #define BIT_FS_GTINT1_EN_8822C BIT(1)
  3605. #define BIT_FS_GTINT0_EN_8822C BIT(0)
  3606. /* 2 REG_FTISR_8822C */
  3607. #define BIT_PS_TIMER_C_EARLY__INT_8822C BIT(23)
  3608. #define BIT_PS_TIMER_B_EARLY__INT_8822C BIT(22)
  3609. #define BIT_PS_TIMER_A_EARLY__INT_8822C BIT(21)
  3610. #define BIT_CPUMGQ_TX_TIMER_EARLY_INT_8822C BIT(20)
  3611. #define BIT_PS_TIMER_C_INT_8822C BIT(19)
  3612. #define BIT_PS_TIMER_B_INT_8822C BIT(18)
  3613. #define BIT_PS_TIMER_A_INT_8822C BIT(17)
  3614. #define BIT_CPUMGQ_TX_TIMER_INT_8822C BIT(16)
  3615. #define BIT_FS_PS_TIMEOUT2_INT_8822C BIT(15)
  3616. #define BIT_FS_PS_TIMEOUT1_INT_8822C BIT(14)
  3617. #define BIT_FS_PS_TIMEOUT0_INT_8822C BIT(13)
  3618. #define BIT_FS_GTINT8_INT_8822C BIT(8)
  3619. #define BIT_FS_GTINT7_INT_8822C BIT(7)
  3620. #define BIT_FS_GTINT6_INT_8822C BIT(6)
  3621. #define BIT_FS_GTINT5_INT_8822C BIT(5)
  3622. #define BIT_FS_GTINT4_INT_8822C BIT(4)
  3623. #define BIT_FS_GTINT3_INT_8822C BIT(3)
  3624. #define BIT_FS_GTINT2_INT_8822C BIT(2)
  3625. #define BIT_FS_GTINT1_INT_8822C BIT(1)
  3626. #define BIT_FS_GTINT0_INT_8822C BIT(0)
  3627. /* 2 REG_PKTBUF_DBG_CTRL_8822C */
  3628. #define BIT_SHIFT_PKTBUF_WRITE_EN_8822C 24
  3629. #define BIT_MASK_PKTBUF_WRITE_EN_8822C 0xff
  3630. #define BIT_PKTBUF_WRITE_EN_8822C(x) \
  3631. (((x) & BIT_MASK_PKTBUF_WRITE_EN_8822C) \
  3632. << BIT_SHIFT_PKTBUF_WRITE_EN_8822C)
  3633. #define BITS_PKTBUF_WRITE_EN_8822C \
  3634. (BIT_MASK_PKTBUF_WRITE_EN_8822C << BIT_SHIFT_PKTBUF_WRITE_EN_8822C)
  3635. #define BIT_CLEAR_PKTBUF_WRITE_EN_8822C(x) ((x) & (~BITS_PKTBUF_WRITE_EN_8822C))
  3636. #define BIT_GET_PKTBUF_WRITE_EN_8822C(x) \
  3637. (((x) >> BIT_SHIFT_PKTBUF_WRITE_EN_8822C) & \
  3638. BIT_MASK_PKTBUF_WRITE_EN_8822C)
  3639. #define BIT_SET_PKTBUF_WRITE_EN_8822C(x, v) \
  3640. (BIT_CLEAR_PKTBUF_WRITE_EN_8822C(x) | BIT_PKTBUF_WRITE_EN_8822C(v))
  3641. #define BIT_TXRPTBUF_DBG_8822C BIT(23)
  3642. /* 2 REG_NOT_VALID_8822C */
  3643. #define BIT_TXPKTBUF_DBG_V2_8822C BIT(20)
  3644. #define BIT_RXPKTBUF_DBG_8822C BIT(16)
  3645. #define BIT_SHIFT_PKTBUF_DBG_ADDR_8822C 0
  3646. #define BIT_MASK_PKTBUF_DBG_ADDR_8822C 0x1fff
  3647. #define BIT_PKTBUF_DBG_ADDR_8822C(x) \
  3648. (((x) & BIT_MASK_PKTBUF_DBG_ADDR_8822C) \
  3649. << BIT_SHIFT_PKTBUF_DBG_ADDR_8822C)
  3650. #define BITS_PKTBUF_DBG_ADDR_8822C \
  3651. (BIT_MASK_PKTBUF_DBG_ADDR_8822C << BIT_SHIFT_PKTBUF_DBG_ADDR_8822C)
  3652. #define BIT_CLEAR_PKTBUF_DBG_ADDR_8822C(x) ((x) & (~BITS_PKTBUF_DBG_ADDR_8822C))
  3653. #define BIT_GET_PKTBUF_DBG_ADDR_8822C(x) \
  3654. (((x) >> BIT_SHIFT_PKTBUF_DBG_ADDR_8822C) & \
  3655. BIT_MASK_PKTBUF_DBG_ADDR_8822C)
  3656. #define BIT_SET_PKTBUF_DBG_ADDR_8822C(x, v) \
  3657. (BIT_CLEAR_PKTBUF_DBG_ADDR_8822C(x) | BIT_PKTBUF_DBG_ADDR_8822C(v))
  3658. /* 2 REG_PKTBUF_DBG_DATA_L_8822C */
  3659. #define BIT_SHIFT_PKTBUF_DBG_DATA_L_8822C 0
  3660. #define BIT_MASK_PKTBUF_DBG_DATA_L_8822C 0xffffffffL
  3661. #define BIT_PKTBUF_DBG_DATA_L_8822C(x) \
  3662. (((x) & BIT_MASK_PKTBUF_DBG_DATA_L_8822C) \
  3663. << BIT_SHIFT_PKTBUF_DBG_DATA_L_8822C)
  3664. #define BITS_PKTBUF_DBG_DATA_L_8822C \
  3665. (BIT_MASK_PKTBUF_DBG_DATA_L_8822C << BIT_SHIFT_PKTBUF_DBG_DATA_L_8822C)
  3666. #define BIT_CLEAR_PKTBUF_DBG_DATA_L_8822C(x) \
  3667. ((x) & (~BITS_PKTBUF_DBG_DATA_L_8822C))
  3668. #define BIT_GET_PKTBUF_DBG_DATA_L_8822C(x) \
  3669. (((x) >> BIT_SHIFT_PKTBUF_DBG_DATA_L_8822C) & \
  3670. BIT_MASK_PKTBUF_DBG_DATA_L_8822C)
  3671. #define BIT_SET_PKTBUF_DBG_DATA_L_8822C(x, v) \
  3672. (BIT_CLEAR_PKTBUF_DBG_DATA_L_8822C(x) | BIT_PKTBUF_DBG_DATA_L_8822C(v))
  3673. /* 2 REG_PKTBUF_DBG_DATA_H_8822C */
  3674. #define BIT_SHIFT_PKTBUF_DBG_DATA_H_8822C 0
  3675. #define BIT_MASK_PKTBUF_DBG_DATA_H_8822C 0xffffffffL
  3676. #define BIT_PKTBUF_DBG_DATA_H_8822C(x) \
  3677. (((x) & BIT_MASK_PKTBUF_DBG_DATA_H_8822C) \
  3678. << BIT_SHIFT_PKTBUF_DBG_DATA_H_8822C)
  3679. #define BITS_PKTBUF_DBG_DATA_H_8822C \
  3680. (BIT_MASK_PKTBUF_DBG_DATA_H_8822C << BIT_SHIFT_PKTBUF_DBG_DATA_H_8822C)
  3681. #define BIT_CLEAR_PKTBUF_DBG_DATA_H_8822C(x) \
  3682. ((x) & (~BITS_PKTBUF_DBG_DATA_H_8822C))
  3683. #define BIT_GET_PKTBUF_DBG_DATA_H_8822C(x) \
  3684. (((x) >> BIT_SHIFT_PKTBUF_DBG_DATA_H_8822C) & \
  3685. BIT_MASK_PKTBUF_DBG_DATA_H_8822C)
  3686. #define BIT_SET_PKTBUF_DBG_DATA_H_8822C(x, v) \
  3687. (BIT_CLEAR_PKTBUF_DBG_DATA_H_8822C(x) | BIT_PKTBUF_DBG_DATA_H_8822C(v))
  3688. /* 2 REG_CPWM2_8822C */
  3689. #define BIT_SHIFT_L0S_TO_RCVY_NUM_8822C 16
  3690. #define BIT_MASK_L0S_TO_RCVY_NUM_8822C 0xff
  3691. #define BIT_L0S_TO_RCVY_NUM_8822C(x) \
  3692. (((x) & BIT_MASK_L0S_TO_RCVY_NUM_8822C) \
  3693. << BIT_SHIFT_L0S_TO_RCVY_NUM_8822C)
  3694. #define BITS_L0S_TO_RCVY_NUM_8822C \
  3695. (BIT_MASK_L0S_TO_RCVY_NUM_8822C << BIT_SHIFT_L0S_TO_RCVY_NUM_8822C)
  3696. #define BIT_CLEAR_L0S_TO_RCVY_NUM_8822C(x) ((x) & (~BITS_L0S_TO_RCVY_NUM_8822C))
  3697. #define BIT_GET_L0S_TO_RCVY_NUM_8822C(x) \
  3698. (((x) >> BIT_SHIFT_L0S_TO_RCVY_NUM_8822C) & \
  3699. BIT_MASK_L0S_TO_RCVY_NUM_8822C)
  3700. #define BIT_SET_L0S_TO_RCVY_NUM_8822C(x, v) \
  3701. (BIT_CLEAR_L0S_TO_RCVY_NUM_8822C(x) | BIT_L0S_TO_RCVY_NUM_8822C(v))
  3702. #define BIT_CPWM2_TOGGLING_8822C BIT(15)
  3703. #define BIT_SHIFT_CPWM2_MOD_8822C 0
  3704. #define BIT_MASK_CPWM2_MOD_8822C 0x7fff
  3705. #define BIT_CPWM2_MOD_8822C(x) \
  3706. (((x) & BIT_MASK_CPWM2_MOD_8822C) << BIT_SHIFT_CPWM2_MOD_8822C)
  3707. #define BITS_CPWM2_MOD_8822C \
  3708. (BIT_MASK_CPWM2_MOD_8822C << BIT_SHIFT_CPWM2_MOD_8822C)
  3709. #define BIT_CLEAR_CPWM2_MOD_8822C(x) ((x) & (~BITS_CPWM2_MOD_8822C))
  3710. #define BIT_GET_CPWM2_MOD_8822C(x) \
  3711. (((x) >> BIT_SHIFT_CPWM2_MOD_8822C) & BIT_MASK_CPWM2_MOD_8822C)
  3712. #define BIT_SET_CPWM2_MOD_8822C(x, v) \
  3713. (BIT_CLEAR_CPWM2_MOD_8822C(x) | BIT_CPWM2_MOD_8822C(v))
  3714. /* 2 REG_TC0_CTRL_8822C */
  3715. #define BIT_TC0INT_EN_8822C BIT(26)
  3716. #define BIT_TC0MODE_8822C BIT(25)
  3717. #define BIT_TC0EN_8822C BIT(24)
  3718. #define BIT_SHIFT_TC0DATA_8822C 0
  3719. #define BIT_MASK_TC0DATA_8822C 0xffffff
  3720. #define BIT_TC0DATA_8822C(x) \
  3721. (((x) & BIT_MASK_TC0DATA_8822C) << BIT_SHIFT_TC0DATA_8822C)
  3722. #define BITS_TC0DATA_8822C (BIT_MASK_TC0DATA_8822C << BIT_SHIFT_TC0DATA_8822C)
  3723. #define BIT_CLEAR_TC0DATA_8822C(x) ((x) & (~BITS_TC0DATA_8822C))
  3724. #define BIT_GET_TC0DATA_8822C(x) \
  3725. (((x) >> BIT_SHIFT_TC0DATA_8822C) & BIT_MASK_TC0DATA_8822C)
  3726. #define BIT_SET_TC0DATA_8822C(x, v) \
  3727. (BIT_CLEAR_TC0DATA_8822C(x) | BIT_TC0DATA_8822C(v))
  3728. /* 2 REG_TC1_CTRL_8822C */
  3729. #define BIT_TC1INT_EN_8822C BIT(26)
  3730. #define BIT_TC1MODE_8822C BIT(25)
  3731. #define BIT_TC1EN_8822C BIT(24)
  3732. #define BIT_SHIFT_TC1DATA_8822C 0
  3733. #define BIT_MASK_TC1DATA_8822C 0xffffff
  3734. #define BIT_TC1DATA_8822C(x) \
  3735. (((x) & BIT_MASK_TC1DATA_8822C) << BIT_SHIFT_TC1DATA_8822C)
  3736. #define BITS_TC1DATA_8822C (BIT_MASK_TC1DATA_8822C << BIT_SHIFT_TC1DATA_8822C)
  3737. #define BIT_CLEAR_TC1DATA_8822C(x) ((x) & (~BITS_TC1DATA_8822C))
  3738. #define BIT_GET_TC1DATA_8822C(x) \
  3739. (((x) >> BIT_SHIFT_TC1DATA_8822C) & BIT_MASK_TC1DATA_8822C)
  3740. #define BIT_SET_TC1DATA_8822C(x, v) \
  3741. (BIT_CLEAR_TC1DATA_8822C(x) | BIT_TC1DATA_8822C(v))
  3742. /* 2 REG_TC2_CTRL_8822C */
  3743. #define BIT_TC2INT_EN_8822C BIT(26)
  3744. #define BIT_TC2MODE_8822C BIT(25)
  3745. #define BIT_TC2EN_8822C BIT(24)
  3746. #define BIT_SHIFT_TC2DATA_8822C 0
  3747. #define BIT_MASK_TC2DATA_8822C 0xffffff
  3748. #define BIT_TC2DATA_8822C(x) \
  3749. (((x) & BIT_MASK_TC2DATA_8822C) << BIT_SHIFT_TC2DATA_8822C)
  3750. #define BITS_TC2DATA_8822C (BIT_MASK_TC2DATA_8822C << BIT_SHIFT_TC2DATA_8822C)
  3751. #define BIT_CLEAR_TC2DATA_8822C(x) ((x) & (~BITS_TC2DATA_8822C))
  3752. #define BIT_GET_TC2DATA_8822C(x) \
  3753. (((x) >> BIT_SHIFT_TC2DATA_8822C) & BIT_MASK_TC2DATA_8822C)
  3754. #define BIT_SET_TC2DATA_8822C(x, v) \
  3755. (BIT_CLEAR_TC2DATA_8822C(x) | BIT_TC2DATA_8822C(v))
  3756. /* 2 REG_TC3_CTRL_8822C */
  3757. #define BIT_TC3INT_EN_8822C BIT(26)
  3758. #define BIT_TC3MODE_8822C BIT(25)
  3759. #define BIT_TC3EN_8822C BIT(24)
  3760. #define BIT_SHIFT_TC3DATA_8822C 0
  3761. #define BIT_MASK_TC3DATA_8822C 0xffffff
  3762. #define BIT_TC3DATA_8822C(x) \
  3763. (((x) & BIT_MASK_TC3DATA_8822C) << BIT_SHIFT_TC3DATA_8822C)
  3764. #define BITS_TC3DATA_8822C (BIT_MASK_TC3DATA_8822C << BIT_SHIFT_TC3DATA_8822C)
  3765. #define BIT_CLEAR_TC3DATA_8822C(x) ((x) & (~BITS_TC3DATA_8822C))
  3766. #define BIT_GET_TC3DATA_8822C(x) \
  3767. (((x) >> BIT_SHIFT_TC3DATA_8822C) & BIT_MASK_TC3DATA_8822C)
  3768. #define BIT_SET_TC3DATA_8822C(x, v) \
  3769. (BIT_CLEAR_TC3DATA_8822C(x) | BIT_TC3DATA_8822C(v))
  3770. /* 2 REG_TC4_CTRL_8822C */
  3771. #define BIT_TC4INT_EN_8822C BIT(26)
  3772. #define BIT_TC4MODE_8822C BIT(25)
  3773. #define BIT_TC4EN_8822C BIT(24)
  3774. #define BIT_SHIFT_TC4DATA_8822C 0
  3775. #define BIT_MASK_TC4DATA_8822C 0xffffff
  3776. #define BIT_TC4DATA_8822C(x) \
  3777. (((x) & BIT_MASK_TC4DATA_8822C) << BIT_SHIFT_TC4DATA_8822C)
  3778. #define BITS_TC4DATA_8822C (BIT_MASK_TC4DATA_8822C << BIT_SHIFT_TC4DATA_8822C)
  3779. #define BIT_CLEAR_TC4DATA_8822C(x) ((x) & (~BITS_TC4DATA_8822C))
  3780. #define BIT_GET_TC4DATA_8822C(x) \
  3781. (((x) >> BIT_SHIFT_TC4DATA_8822C) & BIT_MASK_TC4DATA_8822C)
  3782. #define BIT_SET_TC4DATA_8822C(x, v) \
  3783. (BIT_CLEAR_TC4DATA_8822C(x) | BIT_TC4DATA_8822C(v))
  3784. /* 2 REG_TCUNIT_BASE_8822C */
  3785. #define BIT_SHIFT_TCUNIT_BASE_8822C 0
  3786. #define BIT_MASK_TCUNIT_BASE_8822C 0x3fff
  3787. #define BIT_TCUNIT_BASE_8822C(x) \
  3788. (((x) & BIT_MASK_TCUNIT_BASE_8822C) << BIT_SHIFT_TCUNIT_BASE_8822C)
  3789. #define BITS_TCUNIT_BASE_8822C \
  3790. (BIT_MASK_TCUNIT_BASE_8822C << BIT_SHIFT_TCUNIT_BASE_8822C)
  3791. #define BIT_CLEAR_TCUNIT_BASE_8822C(x) ((x) & (~BITS_TCUNIT_BASE_8822C))
  3792. #define BIT_GET_TCUNIT_BASE_8822C(x) \
  3793. (((x) >> BIT_SHIFT_TCUNIT_BASE_8822C) & BIT_MASK_TCUNIT_BASE_8822C)
  3794. #define BIT_SET_TCUNIT_BASE_8822C(x, v) \
  3795. (BIT_CLEAR_TCUNIT_BASE_8822C(x) | BIT_TCUNIT_BASE_8822C(v))
  3796. /* 2 REG_TC5_CTRL_8822C */
  3797. #define BIT_TC5INT_EN_8822C BIT(26)
  3798. #define BIT_TC5MODE_8822C BIT(25)
  3799. #define BIT_TC5EN_8822C BIT(24)
  3800. #define BIT_SHIFT_TC5DATA_8822C 0
  3801. #define BIT_MASK_TC5DATA_8822C 0xffffff
  3802. #define BIT_TC5DATA_8822C(x) \
  3803. (((x) & BIT_MASK_TC5DATA_8822C) << BIT_SHIFT_TC5DATA_8822C)
  3804. #define BITS_TC5DATA_8822C (BIT_MASK_TC5DATA_8822C << BIT_SHIFT_TC5DATA_8822C)
  3805. #define BIT_CLEAR_TC5DATA_8822C(x) ((x) & (~BITS_TC5DATA_8822C))
  3806. #define BIT_GET_TC5DATA_8822C(x) \
  3807. (((x) >> BIT_SHIFT_TC5DATA_8822C) & BIT_MASK_TC5DATA_8822C)
  3808. #define BIT_SET_TC5DATA_8822C(x, v) \
  3809. (BIT_CLEAR_TC5DATA_8822C(x) | BIT_TC5DATA_8822C(v))
  3810. /* 2 REG_TC6_CTRL_8822C */
  3811. #define BIT_TC6INT_EN_8822C BIT(26)
  3812. #define BIT_TC6MODE_8822C BIT(25)
  3813. #define BIT_TC6EN_8822C BIT(24)
  3814. #define BIT_SHIFT_TC6DATA_8822C 0
  3815. #define BIT_MASK_TC6DATA_8822C 0xffffff
  3816. #define BIT_TC6DATA_8822C(x) \
  3817. (((x) & BIT_MASK_TC6DATA_8822C) << BIT_SHIFT_TC6DATA_8822C)
  3818. #define BITS_TC6DATA_8822C (BIT_MASK_TC6DATA_8822C << BIT_SHIFT_TC6DATA_8822C)
  3819. #define BIT_CLEAR_TC6DATA_8822C(x) ((x) & (~BITS_TC6DATA_8822C))
  3820. #define BIT_GET_TC6DATA_8822C(x) \
  3821. (((x) >> BIT_SHIFT_TC6DATA_8822C) & BIT_MASK_TC6DATA_8822C)
  3822. #define BIT_SET_TC6DATA_8822C(x, v) \
  3823. (BIT_CLEAR_TC6DATA_8822C(x) | BIT_TC6DATA_8822C(v))
  3824. /* 2 REG_MBIST_DRF_FAIL_8822C */
  3825. #define BIT_SHIFT_8051_MBIST_DRF_FAIL_8822C 26
  3826. #define BIT_MASK_8051_MBIST_DRF_FAIL_8822C 0x3f
  3827. #define BIT_8051_MBIST_DRF_FAIL_8822C(x) \
  3828. (((x) & BIT_MASK_8051_MBIST_DRF_FAIL_8822C) \
  3829. << BIT_SHIFT_8051_MBIST_DRF_FAIL_8822C)
  3830. #define BITS_8051_MBIST_DRF_FAIL_8822C \
  3831. (BIT_MASK_8051_MBIST_DRF_FAIL_8822C \
  3832. << BIT_SHIFT_8051_MBIST_DRF_FAIL_8822C)
  3833. #define BIT_CLEAR_8051_MBIST_DRF_FAIL_8822C(x) \
  3834. ((x) & (~BITS_8051_MBIST_DRF_FAIL_8822C))
  3835. #define BIT_GET_8051_MBIST_DRF_FAIL_8822C(x) \
  3836. (((x) >> BIT_SHIFT_8051_MBIST_DRF_FAIL_8822C) & \
  3837. BIT_MASK_8051_MBIST_DRF_FAIL_8822C)
  3838. #define BIT_SET_8051_MBIST_DRF_FAIL_8822C(x, v) \
  3839. (BIT_CLEAR_8051_MBIST_DRF_FAIL_8822C(x) | \
  3840. BIT_8051_MBIST_DRF_FAIL_8822C(v))
  3841. #define BIT_SHIFT_USB_MBIST_DRF_FAIL_8822C 24
  3842. #define BIT_MASK_USB_MBIST_DRF_FAIL_8822C 0x3
  3843. #define BIT_USB_MBIST_DRF_FAIL_8822C(x) \
  3844. (((x) & BIT_MASK_USB_MBIST_DRF_FAIL_8822C) \
  3845. << BIT_SHIFT_USB_MBIST_DRF_FAIL_8822C)
  3846. #define BITS_USB_MBIST_DRF_FAIL_8822C \
  3847. (BIT_MASK_USB_MBIST_DRF_FAIL_8822C \
  3848. << BIT_SHIFT_USB_MBIST_DRF_FAIL_8822C)
  3849. #define BIT_CLEAR_USB_MBIST_DRF_FAIL_8822C(x) \
  3850. ((x) & (~BITS_USB_MBIST_DRF_FAIL_8822C))
  3851. #define BIT_GET_USB_MBIST_DRF_FAIL_8822C(x) \
  3852. (((x) >> BIT_SHIFT_USB_MBIST_DRF_FAIL_8822C) & \
  3853. BIT_MASK_USB_MBIST_DRF_FAIL_8822C)
  3854. #define BIT_SET_USB_MBIST_DRF_FAIL_8822C(x, v) \
  3855. (BIT_CLEAR_USB_MBIST_DRF_FAIL_8822C(x) | \
  3856. BIT_USB_MBIST_DRF_FAIL_8822C(v))
  3857. #define BIT_SHIFT_PCIE_MBIST_DRF_FAIL_8822C 18
  3858. #define BIT_MASK_PCIE_MBIST_DRF_FAIL_8822C 0x3f
  3859. #define BIT_PCIE_MBIST_DRF_FAIL_8822C(x) \
  3860. (((x) & BIT_MASK_PCIE_MBIST_DRF_FAIL_8822C) \
  3861. << BIT_SHIFT_PCIE_MBIST_DRF_FAIL_8822C)
  3862. #define BITS_PCIE_MBIST_DRF_FAIL_8822C \
  3863. (BIT_MASK_PCIE_MBIST_DRF_FAIL_8822C \
  3864. << BIT_SHIFT_PCIE_MBIST_DRF_FAIL_8822C)
  3865. #define BIT_CLEAR_PCIE_MBIST_DRF_FAIL_8822C(x) \
  3866. ((x) & (~BITS_PCIE_MBIST_DRF_FAIL_8822C))
  3867. #define BIT_GET_PCIE_MBIST_DRF_FAIL_8822C(x) \
  3868. (((x) >> BIT_SHIFT_PCIE_MBIST_DRF_FAIL_8822C) & \
  3869. BIT_MASK_PCIE_MBIST_DRF_FAIL_8822C)
  3870. #define BIT_SET_PCIE_MBIST_DRF_FAIL_8822C(x, v) \
  3871. (BIT_CLEAR_PCIE_MBIST_DRF_FAIL_8822C(x) | \
  3872. BIT_PCIE_MBIST_DRF_FAIL_8822C(v))
  3873. #define BIT_SHIFT_MAC_MBIST_DRF_FAIL_8822C 0
  3874. #define BIT_MASK_MAC_MBIST_DRF_FAIL_8822C 0x3ffff
  3875. #define BIT_MAC_MBIST_DRF_FAIL_8822C(x) \
  3876. (((x) & BIT_MASK_MAC_MBIST_DRF_FAIL_8822C) \
  3877. << BIT_SHIFT_MAC_MBIST_DRF_FAIL_8822C)
  3878. #define BITS_MAC_MBIST_DRF_FAIL_8822C \
  3879. (BIT_MASK_MAC_MBIST_DRF_FAIL_8822C \
  3880. << BIT_SHIFT_MAC_MBIST_DRF_FAIL_8822C)
  3881. #define BIT_CLEAR_MAC_MBIST_DRF_FAIL_8822C(x) \
  3882. ((x) & (~BITS_MAC_MBIST_DRF_FAIL_8822C))
  3883. #define BIT_GET_MAC_MBIST_DRF_FAIL_8822C(x) \
  3884. (((x) >> BIT_SHIFT_MAC_MBIST_DRF_FAIL_8822C) & \
  3885. BIT_MASK_MAC_MBIST_DRF_FAIL_8822C)
  3886. #define BIT_SET_MAC_MBIST_DRF_FAIL_8822C(x, v) \
  3887. (BIT_CLEAR_MAC_MBIST_DRF_FAIL_8822C(x) | \
  3888. BIT_MAC_MBIST_DRF_FAIL_8822C(v))
  3889. /* 2 REG_MBIST_START_PAUSE_8822C */
  3890. #define BIT_SHIFT_8051_MBIST_START_PAUSE_V1_8822C 26
  3891. #define BIT_MASK_8051_MBIST_START_PAUSE_V1_8822C 0x3f
  3892. #define BIT_8051_MBIST_START_PAUSE_V1_8822C(x) \
  3893. (((x) & BIT_MASK_8051_MBIST_START_PAUSE_V1_8822C) \
  3894. << BIT_SHIFT_8051_MBIST_START_PAUSE_V1_8822C)
  3895. #define BITS_8051_MBIST_START_PAUSE_V1_8822C \
  3896. (BIT_MASK_8051_MBIST_START_PAUSE_V1_8822C \
  3897. << BIT_SHIFT_8051_MBIST_START_PAUSE_V1_8822C)
  3898. #define BIT_CLEAR_8051_MBIST_START_PAUSE_V1_8822C(x) \
  3899. ((x) & (~BITS_8051_MBIST_START_PAUSE_V1_8822C))
  3900. #define BIT_GET_8051_MBIST_START_PAUSE_V1_8822C(x) \
  3901. (((x) >> BIT_SHIFT_8051_MBIST_START_PAUSE_V1_8822C) & \
  3902. BIT_MASK_8051_MBIST_START_PAUSE_V1_8822C)
  3903. #define BIT_SET_8051_MBIST_START_PAUSE_V1_8822C(x, v) \
  3904. (BIT_CLEAR_8051_MBIST_START_PAUSE_V1_8822C(x) | \
  3905. BIT_8051_MBIST_START_PAUSE_V1_8822C(v))
  3906. #define BIT_SHIFT_USB_MBIST_START_PAUSE_V1_8822C 24
  3907. #define BIT_MASK_USB_MBIST_START_PAUSE_V1_8822C 0x3
  3908. #define BIT_USB_MBIST_START_PAUSE_V1_8822C(x) \
  3909. (((x) & BIT_MASK_USB_MBIST_START_PAUSE_V1_8822C) \
  3910. << BIT_SHIFT_USB_MBIST_START_PAUSE_V1_8822C)
  3911. #define BITS_USB_MBIST_START_PAUSE_V1_8822C \
  3912. (BIT_MASK_USB_MBIST_START_PAUSE_V1_8822C \
  3913. << BIT_SHIFT_USB_MBIST_START_PAUSE_V1_8822C)
  3914. #define BIT_CLEAR_USB_MBIST_START_PAUSE_V1_8822C(x) \
  3915. ((x) & (~BITS_USB_MBIST_START_PAUSE_V1_8822C))
  3916. #define BIT_GET_USB_MBIST_START_PAUSE_V1_8822C(x) \
  3917. (((x) >> BIT_SHIFT_USB_MBIST_START_PAUSE_V1_8822C) & \
  3918. BIT_MASK_USB_MBIST_START_PAUSE_V1_8822C)
  3919. #define BIT_SET_USB_MBIST_START_PAUSE_V1_8822C(x, v) \
  3920. (BIT_CLEAR_USB_MBIST_START_PAUSE_V1_8822C(x) | \
  3921. BIT_USB_MBIST_START_PAUSE_V1_8822C(v))
  3922. #define BIT_SHIFT_PCIE_MBIST_START_PAUSE_V1_8822C 18
  3923. #define BIT_MASK_PCIE_MBIST_START_PAUSE_V1_8822C 0x3f
  3924. #define BIT_PCIE_MBIST_START_PAUSE_V1_8822C(x) \
  3925. (((x) & BIT_MASK_PCIE_MBIST_START_PAUSE_V1_8822C) \
  3926. << BIT_SHIFT_PCIE_MBIST_START_PAUSE_V1_8822C)
  3927. #define BITS_PCIE_MBIST_START_PAUSE_V1_8822C \
  3928. (BIT_MASK_PCIE_MBIST_START_PAUSE_V1_8822C \
  3929. << BIT_SHIFT_PCIE_MBIST_START_PAUSE_V1_8822C)
  3930. #define BIT_CLEAR_PCIE_MBIST_START_PAUSE_V1_8822C(x) \
  3931. ((x) & (~BITS_PCIE_MBIST_START_PAUSE_V1_8822C))
  3932. #define BIT_GET_PCIE_MBIST_START_PAUSE_V1_8822C(x) \
  3933. (((x) >> BIT_SHIFT_PCIE_MBIST_START_PAUSE_V1_8822C) & \
  3934. BIT_MASK_PCIE_MBIST_START_PAUSE_V1_8822C)
  3935. #define BIT_SET_PCIE_MBIST_START_PAUSE_V1_8822C(x, v) \
  3936. (BIT_CLEAR_PCIE_MBIST_START_PAUSE_V1_8822C(x) | \
  3937. BIT_PCIE_MBIST_START_PAUSE_V1_8822C(v))
  3938. #define BIT_SHIFT_MAC_MBIST_START_PAUSE_V1_8822C 0
  3939. #define BIT_MASK_MAC_MBIST_START_PAUSE_V1_8822C 0x3ffff
  3940. #define BIT_MAC_MBIST_START_PAUSE_V1_8822C(x) \
  3941. (((x) & BIT_MASK_MAC_MBIST_START_PAUSE_V1_8822C) \
  3942. << BIT_SHIFT_MAC_MBIST_START_PAUSE_V1_8822C)
  3943. #define BITS_MAC_MBIST_START_PAUSE_V1_8822C \
  3944. (BIT_MASK_MAC_MBIST_START_PAUSE_V1_8822C \
  3945. << BIT_SHIFT_MAC_MBIST_START_PAUSE_V1_8822C)
  3946. #define BIT_CLEAR_MAC_MBIST_START_PAUSE_V1_8822C(x) \
  3947. ((x) & (~BITS_MAC_MBIST_START_PAUSE_V1_8822C))
  3948. #define BIT_GET_MAC_MBIST_START_PAUSE_V1_8822C(x) \
  3949. (((x) >> BIT_SHIFT_MAC_MBIST_START_PAUSE_V1_8822C) & \
  3950. BIT_MASK_MAC_MBIST_START_PAUSE_V1_8822C)
  3951. #define BIT_SET_MAC_MBIST_START_PAUSE_V1_8822C(x, v) \
  3952. (BIT_CLEAR_MAC_MBIST_START_PAUSE_V1_8822C(x) | \
  3953. BIT_MAC_MBIST_START_PAUSE_V1_8822C(v))
  3954. /* 2 REG_MBIST_DONE_8822C */
  3955. #define BIT_SHIFT_8051_MBIST_DONE_V1_8822C 26
  3956. #define BIT_MASK_8051_MBIST_DONE_V1_8822C 0x3f
  3957. #define BIT_8051_MBIST_DONE_V1_8822C(x) \
  3958. (((x) & BIT_MASK_8051_MBIST_DONE_V1_8822C) \
  3959. << BIT_SHIFT_8051_MBIST_DONE_V1_8822C)
  3960. #define BITS_8051_MBIST_DONE_V1_8822C \
  3961. (BIT_MASK_8051_MBIST_DONE_V1_8822C \
  3962. << BIT_SHIFT_8051_MBIST_DONE_V1_8822C)
  3963. #define BIT_CLEAR_8051_MBIST_DONE_V1_8822C(x) \
  3964. ((x) & (~BITS_8051_MBIST_DONE_V1_8822C))
  3965. #define BIT_GET_8051_MBIST_DONE_V1_8822C(x) \
  3966. (((x) >> BIT_SHIFT_8051_MBIST_DONE_V1_8822C) & \
  3967. BIT_MASK_8051_MBIST_DONE_V1_8822C)
  3968. #define BIT_SET_8051_MBIST_DONE_V1_8822C(x, v) \
  3969. (BIT_CLEAR_8051_MBIST_DONE_V1_8822C(x) | \
  3970. BIT_8051_MBIST_DONE_V1_8822C(v))
  3971. #define BIT_SHIFT_USB_MBIST_DONE_V1_8822C 24
  3972. #define BIT_MASK_USB_MBIST_DONE_V1_8822C 0x3
  3973. #define BIT_USB_MBIST_DONE_V1_8822C(x) \
  3974. (((x) & BIT_MASK_USB_MBIST_DONE_V1_8822C) \
  3975. << BIT_SHIFT_USB_MBIST_DONE_V1_8822C)
  3976. #define BITS_USB_MBIST_DONE_V1_8822C \
  3977. (BIT_MASK_USB_MBIST_DONE_V1_8822C << BIT_SHIFT_USB_MBIST_DONE_V1_8822C)
  3978. #define BIT_CLEAR_USB_MBIST_DONE_V1_8822C(x) \
  3979. ((x) & (~BITS_USB_MBIST_DONE_V1_8822C))
  3980. #define BIT_GET_USB_MBIST_DONE_V1_8822C(x) \
  3981. (((x) >> BIT_SHIFT_USB_MBIST_DONE_V1_8822C) & \
  3982. BIT_MASK_USB_MBIST_DONE_V1_8822C)
  3983. #define BIT_SET_USB_MBIST_DONE_V1_8822C(x, v) \
  3984. (BIT_CLEAR_USB_MBIST_DONE_V1_8822C(x) | BIT_USB_MBIST_DONE_V1_8822C(v))
  3985. #define BIT_SHIFT_PCIE_MBIST_DONE_V1_8822C 18
  3986. #define BIT_MASK_PCIE_MBIST_DONE_V1_8822C 0x3f
  3987. #define BIT_PCIE_MBIST_DONE_V1_8822C(x) \
  3988. (((x) & BIT_MASK_PCIE_MBIST_DONE_V1_8822C) \
  3989. << BIT_SHIFT_PCIE_MBIST_DONE_V1_8822C)
  3990. #define BITS_PCIE_MBIST_DONE_V1_8822C \
  3991. (BIT_MASK_PCIE_MBIST_DONE_V1_8822C \
  3992. << BIT_SHIFT_PCIE_MBIST_DONE_V1_8822C)
  3993. #define BIT_CLEAR_PCIE_MBIST_DONE_V1_8822C(x) \
  3994. ((x) & (~BITS_PCIE_MBIST_DONE_V1_8822C))
  3995. #define BIT_GET_PCIE_MBIST_DONE_V1_8822C(x) \
  3996. (((x) >> BIT_SHIFT_PCIE_MBIST_DONE_V1_8822C) & \
  3997. BIT_MASK_PCIE_MBIST_DONE_V1_8822C)
  3998. #define BIT_SET_PCIE_MBIST_DONE_V1_8822C(x, v) \
  3999. (BIT_CLEAR_PCIE_MBIST_DONE_V1_8822C(x) | \
  4000. BIT_PCIE_MBIST_DONE_V1_8822C(v))
  4001. #define BIT_SHIFT_MAC_MBIST_DONE_V1_8822C 0
  4002. #define BIT_MASK_MAC_MBIST_DONE_V1_8822C 0x3ffff
  4003. #define BIT_MAC_MBIST_DONE_V1_8822C(x) \
  4004. (((x) & BIT_MASK_MAC_MBIST_DONE_V1_8822C) \
  4005. << BIT_SHIFT_MAC_MBIST_DONE_V1_8822C)
  4006. #define BITS_MAC_MBIST_DONE_V1_8822C \
  4007. (BIT_MASK_MAC_MBIST_DONE_V1_8822C << BIT_SHIFT_MAC_MBIST_DONE_V1_8822C)
  4008. #define BIT_CLEAR_MAC_MBIST_DONE_V1_8822C(x) \
  4009. ((x) & (~BITS_MAC_MBIST_DONE_V1_8822C))
  4010. #define BIT_GET_MAC_MBIST_DONE_V1_8822C(x) \
  4011. (((x) >> BIT_SHIFT_MAC_MBIST_DONE_V1_8822C) & \
  4012. BIT_MASK_MAC_MBIST_DONE_V1_8822C)
  4013. #define BIT_SET_MAC_MBIST_DONE_V1_8822C(x, v) \
  4014. (BIT_CLEAR_MAC_MBIST_DONE_V1_8822C(x) | BIT_MAC_MBIST_DONE_V1_8822C(v))
  4015. /* 2 REG_MBIST_READ_BIST_RPT_8822C */
  4016. #define BIT_SHIFT_MBIST_READ_BIST_RPT_8822C 0
  4017. #define BIT_MASK_MBIST_READ_BIST_RPT_8822C 0xffffffffL
  4018. #define BIT_MBIST_READ_BIST_RPT_8822C(x) \
  4019. (((x) & BIT_MASK_MBIST_READ_BIST_RPT_8822C) \
  4020. << BIT_SHIFT_MBIST_READ_BIST_RPT_8822C)
  4021. #define BITS_MBIST_READ_BIST_RPT_8822C \
  4022. (BIT_MASK_MBIST_READ_BIST_RPT_8822C \
  4023. << BIT_SHIFT_MBIST_READ_BIST_RPT_8822C)
  4024. #define BIT_CLEAR_MBIST_READ_BIST_RPT_8822C(x) \
  4025. ((x) & (~BITS_MBIST_READ_BIST_RPT_8822C))
  4026. #define BIT_GET_MBIST_READ_BIST_RPT_8822C(x) \
  4027. (((x) >> BIT_SHIFT_MBIST_READ_BIST_RPT_8822C) & \
  4028. BIT_MASK_MBIST_READ_BIST_RPT_8822C)
  4029. #define BIT_SET_MBIST_READ_BIST_RPT_8822C(x, v) \
  4030. (BIT_CLEAR_MBIST_READ_BIST_RPT_8822C(x) | \
  4031. BIT_MBIST_READ_BIST_RPT_8822C(v))
  4032. /* 2 REG_AES_DECRPT_DATA_8822C */
  4033. #define BIT_SHIFT_IPS_CFG_ADDR_8822C 0
  4034. #define BIT_MASK_IPS_CFG_ADDR_8822C 0xff
  4035. #define BIT_IPS_CFG_ADDR_8822C(x) \
  4036. (((x) & BIT_MASK_IPS_CFG_ADDR_8822C) << BIT_SHIFT_IPS_CFG_ADDR_8822C)
  4037. #define BITS_IPS_CFG_ADDR_8822C \
  4038. (BIT_MASK_IPS_CFG_ADDR_8822C << BIT_SHIFT_IPS_CFG_ADDR_8822C)
  4039. #define BIT_CLEAR_IPS_CFG_ADDR_8822C(x) ((x) & (~BITS_IPS_CFG_ADDR_8822C))
  4040. #define BIT_GET_IPS_CFG_ADDR_8822C(x) \
  4041. (((x) >> BIT_SHIFT_IPS_CFG_ADDR_8822C) & BIT_MASK_IPS_CFG_ADDR_8822C)
  4042. #define BIT_SET_IPS_CFG_ADDR_8822C(x, v) \
  4043. (BIT_CLEAR_IPS_CFG_ADDR_8822C(x) | BIT_IPS_CFG_ADDR_8822C(v))
  4044. /* 2 REG_AES_DECRPT_CFG_8822C */
  4045. #define BIT_SHIFT_IPS_CFG_DATA_8822C 0
  4046. #define BIT_MASK_IPS_CFG_DATA_8822C 0xffffffffL
  4047. #define BIT_IPS_CFG_DATA_8822C(x) \
  4048. (((x) & BIT_MASK_IPS_CFG_DATA_8822C) << BIT_SHIFT_IPS_CFG_DATA_8822C)
  4049. #define BITS_IPS_CFG_DATA_8822C \
  4050. (BIT_MASK_IPS_CFG_DATA_8822C << BIT_SHIFT_IPS_CFG_DATA_8822C)
  4051. #define BIT_CLEAR_IPS_CFG_DATA_8822C(x) ((x) & (~BITS_IPS_CFG_DATA_8822C))
  4052. #define BIT_GET_IPS_CFG_DATA_8822C(x) \
  4053. (((x) >> BIT_SHIFT_IPS_CFG_DATA_8822C) & BIT_MASK_IPS_CFG_DATA_8822C)
  4054. #define BIT_SET_IPS_CFG_DATA_8822C(x, v) \
  4055. (BIT_CLEAR_IPS_CFG_DATA_8822C(x) | BIT_IPS_CFG_DATA_8822C(v))
  4056. /* 2 REG_HIOE_CTRL_8822C */
  4057. #define BIT_HIOE_CFG_FILE_LOC_SEL_8822C BIT(31)
  4058. #define BIT_HIOE_WRITE_REQ_8822C BIT(30)
  4059. #define BIT_HIOE_READ_REQ_8822C BIT(29)
  4060. #define BIT_INST_FORMAT_ERR_8822C BIT(25)
  4061. #define BIT_OP_TIMEOUT_ERR_8822C BIT(24)
  4062. #define BIT_SHIFT_HIOE_OP_TIMEOUT_8822C 16
  4063. #define BIT_MASK_HIOE_OP_TIMEOUT_8822C 0xff
  4064. #define BIT_HIOE_OP_TIMEOUT_8822C(x) \
  4065. (((x) & BIT_MASK_HIOE_OP_TIMEOUT_8822C) \
  4066. << BIT_SHIFT_HIOE_OP_TIMEOUT_8822C)
  4067. #define BITS_HIOE_OP_TIMEOUT_8822C \
  4068. (BIT_MASK_HIOE_OP_TIMEOUT_8822C << BIT_SHIFT_HIOE_OP_TIMEOUT_8822C)
  4069. #define BIT_CLEAR_HIOE_OP_TIMEOUT_8822C(x) ((x) & (~BITS_HIOE_OP_TIMEOUT_8822C))
  4070. #define BIT_GET_HIOE_OP_TIMEOUT_8822C(x) \
  4071. (((x) >> BIT_SHIFT_HIOE_OP_TIMEOUT_8822C) & \
  4072. BIT_MASK_HIOE_OP_TIMEOUT_8822C)
  4073. #define BIT_SET_HIOE_OP_TIMEOUT_8822C(x, v) \
  4074. (BIT_CLEAR_HIOE_OP_TIMEOUT_8822C(x) | BIT_HIOE_OP_TIMEOUT_8822C(v))
  4075. #define BIT_SHIFT_BITDATA_CHECKSUM_8822C 0
  4076. #define BIT_MASK_BITDATA_CHECKSUM_8822C 0xffff
  4077. #define BIT_BITDATA_CHECKSUM_8822C(x) \
  4078. (((x) & BIT_MASK_BITDATA_CHECKSUM_8822C) \
  4079. << BIT_SHIFT_BITDATA_CHECKSUM_8822C)
  4080. #define BITS_BITDATA_CHECKSUM_8822C \
  4081. (BIT_MASK_BITDATA_CHECKSUM_8822C << BIT_SHIFT_BITDATA_CHECKSUM_8822C)
  4082. #define BIT_CLEAR_BITDATA_CHECKSUM_8822C(x) \
  4083. ((x) & (~BITS_BITDATA_CHECKSUM_8822C))
  4084. #define BIT_GET_BITDATA_CHECKSUM_8822C(x) \
  4085. (((x) >> BIT_SHIFT_BITDATA_CHECKSUM_8822C) & \
  4086. BIT_MASK_BITDATA_CHECKSUM_8822C)
  4087. #define BIT_SET_BITDATA_CHECKSUM_8822C(x, v) \
  4088. (BIT_CLEAR_BITDATA_CHECKSUM_8822C(x) | BIT_BITDATA_CHECKSUM_8822C(v))
  4089. /* 2 REG_HIOE_CFG_FILE_8822C */
  4090. #define BIT_SHIFT_TXBF_END_ADDR_8822C 16
  4091. #define BIT_MASK_TXBF_END_ADDR_8822C 0xffff
  4092. #define BIT_TXBF_END_ADDR_8822C(x) \
  4093. (((x) & BIT_MASK_TXBF_END_ADDR_8822C) << BIT_SHIFT_TXBF_END_ADDR_8822C)
  4094. #define BITS_TXBF_END_ADDR_8822C \
  4095. (BIT_MASK_TXBF_END_ADDR_8822C << BIT_SHIFT_TXBF_END_ADDR_8822C)
  4096. #define BIT_CLEAR_TXBF_END_ADDR_8822C(x) ((x) & (~BITS_TXBF_END_ADDR_8822C))
  4097. #define BIT_GET_TXBF_END_ADDR_8822C(x) \
  4098. (((x) >> BIT_SHIFT_TXBF_END_ADDR_8822C) & BIT_MASK_TXBF_END_ADDR_8822C)
  4099. #define BIT_SET_TXBF_END_ADDR_8822C(x, v) \
  4100. (BIT_CLEAR_TXBF_END_ADDR_8822C(x) | BIT_TXBF_END_ADDR_8822C(v))
  4101. #define BIT_SHIFT_TXBF_STR_ADDR_8822C 0
  4102. #define BIT_MASK_TXBF_STR_ADDR_8822C 0xffff
  4103. #define BIT_TXBF_STR_ADDR_8822C(x) \
  4104. (((x) & BIT_MASK_TXBF_STR_ADDR_8822C) << BIT_SHIFT_TXBF_STR_ADDR_8822C)
  4105. #define BITS_TXBF_STR_ADDR_8822C \
  4106. (BIT_MASK_TXBF_STR_ADDR_8822C << BIT_SHIFT_TXBF_STR_ADDR_8822C)
  4107. #define BIT_CLEAR_TXBF_STR_ADDR_8822C(x) ((x) & (~BITS_TXBF_STR_ADDR_8822C))
  4108. #define BIT_GET_TXBF_STR_ADDR_8822C(x) \
  4109. (((x) >> BIT_SHIFT_TXBF_STR_ADDR_8822C) & BIT_MASK_TXBF_STR_ADDR_8822C)
  4110. #define BIT_SET_TXBF_STR_ADDR_8822C(x, v) \
  4111. (BIT_CLEAR_TXBF_STR_ADDR_8822C(x) | BIT_TXBF_STR_ADDR_8822C(v))
  4112. /* 2 REG_TMETER_8822C */
  4113. #define BIT_TEMP_VALID_8822C BIT(31)
  4114. #define BIT_SHIFT_TEMP_VALUE_8822C 24
  4115. #define BIT_MASK_TEMP_VALUE_8822C 0x3f
  4116. #define BIT_TEMP_VALUE_8822C(x) \
  4117. (((x) & BIT_MASK_TEMP_VALUE_8822C) << BIT_SHIFT_TEMP_VALUE_8822C)
  4118. #define BITS_TEMP_VALUE_8822C \
  4119. (BIT_MASK_TEMP_VALUE_8822C << BIT_SHIFT_TEMP_VALUE_8822C)
  4120. #define BIT_CLEAR_TEMP_VALUE_8822C(x) ((x) & (~BITS_TEMP_VALUE_8822C))
  4121. #define BIT_GET_TEMP_VALUE_8822C(x) \
  4122. (((x) >> BIT_SHIFT_TEMP_VALUE_8822C) & BIT_MASK_TEMP_VALUE_8822C)
  4123. #define BIT_SET_TEMP_VALUE_8822C(x, v) \
  4124. (BIT_CLEAR_TEMP_VALUE_8822C(x) | BIT_TEMP_VALUE_8822C(v))
  4125. #define BIT_SHIFT_REG_TMETER_TIMER_8822C 8
  4126. #define BIT_MASK_REG_TMETER_TIMER_8822C 0xfff
  4127. #define BIT_REG_TMETER_TIMER_8822C(x) \
  4128. (((x) & BIT_MASK_REG_TMETER_TIMER_8822C) \
  4129. << BIT_SHIFT_REG_TMETER_TIMER_8822C)
  4130. #define BITS_REG_TMETER_TIMER_8822C \
  4131. (BIT_MASK_REG_TMETER_TIMER_8822C << BIT_SHIFT_REG_TMETER_TIMER_8822C)
  4132. #define BIT_CLEAR_REG_TMETER_TIMER_8822C(x) \
  4133. ((x) & (~BITS_REG_TMETER_TIMER_8822C))
  4134. #define BIT_GET_REG_TMETER_TIMER_8822C(x) \
  4135. (((x) >> BIT_SHIFT_REG_TMETER_TIMER_8822C) & \
  4136. BIT_MASK_REG_TMETER_TIMER_8822C)
  4137. #define BIT_SET_REG_TMETER_TIMER_8822C(x, v) \
  4138. (BIT_CLEAR_REG_TMETER_TIMER_8822C(x) | BIT_REG_TMETER_TIMER_8822C(v))
  4139. #define BIT_SHIFT_REG_TEMP_DELTA_8822C 2
  4140. #define BIT_MASK_REG_TEMP_DELTA_8822C 0x3f
  4141. #define BIT_REG_TEMP_DELTA_8822C(x) \
  4142. (((x) & BIT_MASK_REG_TEMP_DELTA_8822C) \
  4143. << BIT_SHIFT_REG_TEMP_DELTA_8822C)
  4144. #define BITS_REG_TEMP_DELTA_8822C \
  4145. (BIT_MASK_REG_TEMP_DELTA_8822C << BIT_SHIFT_REG_TEMP_DELTA_8822C)
  4146. #define BIT_CLEAR_REG_TEMP_DELTA_8822C(x) ((x) & (~BITS_REG_TEMP_DELTA_8822C))
  4147. #define BIT_GET_REG_TEMP_DELTA_8822C(x) \
  4148. (((x) >> BIT_SHIFT_REG_TEMP_DELTA_8822C) & \
  4149. BIT_MASK_REG_TEMP_DELTA_8822C)
  4150. #define BIT_SET_REG_TEMP_DELTA_8822C(x, v) \
  4151. (BIT_CLEAR_REG_TEMP_DELTA_8822C(x) | BIT_REG_TEMP_DELTA_8822C(v))
  4152. #define BIT_REG_TMETER_EN_8822C BIT(0)
  4153. /* 2 REG_OSC_32K_CTRL_8822C */
  4154. #define BIT_SHIFT_OSC_32K_CLKGEN_0_8822C 16
  4155. #define BIT_MASK_OSC_32K_CLKGEN_0_8822C 0xffff
  4156. #define BIT_OSC_32K_CLKGEN_0_8822C(x) \
  4157. (((x) & BIT_MASK_OSC_32K_CLKGEN_0_8822C) \
  4158. << BIT_SHIFT_OSC_32K_CLKGEN_0_8822C)
  4159. #define BITS_OSC_32K_CLKGEN_0_8822C \
  4160. (BIT_MASK_OSC_32K_CLKGEN_0_8822C << BIT_SHIFT_OSC_32K_CLKGEN_0_8822C)
  4161. #define BIT_CLEAR_OSC_32K_CLKGEN_0_8822C(x) \
  4162. ((x) & (~BITS_OSC_32K_CLKGEN_0_8822C))
  4163. #define BIT_GET_OSC_32K_CLKGEN_0_8822C(x) \
  4164. (((x) >> BIT_SHIFT_OSC_32K_CLKGEN_0_8822C) & \
  4165. BIT_MASK_OSC_32K_CLKGEN_0_8822C)
  4166. #define BIT_SET_OSC_32K_CLKGEN_0_8822C(x, v) \
  4167. (BIT_CLEAR_OSC_32K_CLKGEN_0_8822C(x) | BIT_OSC_32K_CLKGEN_0_8822C(v))
  4168. #define BIT_SHIFT_OSC_32K_RES_COMP_8822C 4
  4169. #define BIT_MASK_OSC_32K_RES_COMP_8822C 0x3
  4170. #define BIT_OSC_32K_RES_COMP_8822C(x) \
  4171. (((x) & BIT_MASK_OSC_32K_RES_COMP_8822C) \
  4172. << BIT_SHIFT_OSC_32K_RES_COMP_8822C)
  4173. #define BITS_OSC_32K_RES_COMP_8822C \
  4174. (BIT_MASK_OSC_32K_RES_COMP_8822C << BIT_SHIFT_OSC_32K_RES_COMP_8822C)
  4175. #define BIT_CLEAR_OSC_32K_RES_COMP_8822C(x) \
  4176. ((x) & (~BITS_OSC_32K_RES_COMP_8822C))
  4177. #define BIT_GET_OSC_32K_RES_COMP_8822C(x) \
  4178. (((x) >> BIT_SHIFT_OSC_32K_RES_COMP_8822C) & \
  4179. BIT_MASK_OSC_32K_RES_COMP_8822C)
  4180. #define BIT_SET_OSC_32K_RES_COMP_8822C(x, v) \
  4181. (BIT_CLEAR_OSC_32K_RES_COMP_8822C(x) | BIT_OSC_32K_RES_COMP_8822C(v))
  4182. #define BIT_OSC_32K_OUT_SEL_8822C BIT(3)
  4183. #define BIT_ISO_WL_2_OSC_32K_8822C BIT(1)
  4184. #define BIT_POW_CKGEN_8822C BIT(0)
  4185. /* 2 REG_32K_CAL_REG1_8822C */
  4186. #define BIT_CAL_32K_REG_WR_8822C BIT(31)
  4187. #define BIT_CAL_32K_DBG_SEL_8822C BIT(22)
  4188. #define BIT_SHIFT_CAL_32K_REG_ADDR_8822C 16
  4189. #define BIT_MASK_CAL_32K_REG_ADDR_8822C 0x3f
  4190. #define BIT_CAL_32K_REG_ADDR_8822C(x) \
  4191. (((x) & BIT_MASK_CAL_32K_REG_ADDR_8822C) \
  4192. << BIT_SHIFT_CAL_32K_REG_ADDR_8822C)
  4193. #define BITS_CAL_32K_REG_ADDR_8822C \
  4194. (BIT_MASK_CAL_32K_REG_ADDR_8822C << BIT_SHIFT_CAL_32K_REG_ADDR_8822C)
  4195. #define BIT_CLEAR_CAL_32K_REG_ADDR_8822C(x) \
  4196. ((x) & (~BITS_CAL_32K_REG_ADDR_8822C))
  4197. #define BIT_GET_CAL_32K_REG_ADDR_8822C(x) \
  4198. (((x) >> BIT_SHIFT_CAL_32K_REG_ADDR_8822C) & \
  4199. BIT_MASK_CAL_32K_REG_ADDR_8822C)
  4200. #define BIT_SET_CAL_32K_REG_ADDR_8822C(x, v) \
  4201. (BIT_CLEAR_CAL_32K_REG_ADDR_8822C(x) | BIT_CAL_32K_REG_ADDR_8822C(v))
  4202. #define BIT_SHIFT_CAL_32K_REG_DATA_8822C 0
  4203. #define BIT_MASK_CAL_32K_REG_DATA_8822C 0xffff
  4204. #define BIT_CAL_32K_REG_DATA_8822C(x) \
  4205. (((x) & BIT_MASK_CAL_32K_REG_DATA_8822C) \
  4206. << BIT_SHIFT_CAL_32K_REG_DATA_8822C)
  4207. #define BITS_CAL_32K_REG_DATA_8822C \
  4208. (BIT_MASK_CAL_32K_REG_DATA_8822C << BIT_SHIFT_CAL_32K_REG_DATA_8822C)
  4209. #define BIT_CLEAR_CAL_32K_REG_DATA_8822C(x) \
  4210. ((x) & (~BITS_CAL_32K_REG_DATA_8822C))
  4211. #define BIT_GET_CAL_32K_REG_DATA_8822C(x) \
  4212. (((x) >> BIT_SHIFT_CAL_32K_REG_DATA_8822C) & \
  4213. BIT_MASK_CAL_32K_REG_DATA_8822C)
  4214. #define BIT_SET_CAL_32K_REG_DATA_8822C(x, v) \
  4215. (BIT_CLEAR_CAL_32K_REG_DATA_8822C(x) | BIT_CAL_32K_REG_DATA_8822C(v))
  4216. /* 2 REG_NOT_VALID_8822C */
  4217. /* 2 REG_C2HEVT_8822C */
  4218. #define BIT_SHIFT_C2HEVT_MSG_V1_8822C 0
  4219. #define BIT_MASK_C2HEVT_MSG_V1_8822C 0xffffffffL
  4220. #define BIT_C2HEVT_MSG_V1_8822C(x) \
  4221. (((x) & BIT_MASK_C2HEVT_MSG_V1_8822C) << BIT_SHIFT_C2HEVT_MSG_V1_8822C)
  4222. #define BITS_C2HEVT_MSG_V1_8822C \
  4223. (BIT_MASK_C2HEVT_MSG_V1_8822C << BIT_SHIFT_C2HEVT_MSG_V1_8822C)
  4224. #define BIT_CLEAR_C2HEVT_MSG_V1_8822C(x) ((x) & (~BITS_C2HEVT_MSG_V1_8822C))
  4225. #define BIT_GET_C2HEVT_MSG_V1_8822C(x) \
  4226. (((x) >> BIT_SHIFT_C2HEVT_MSG_V1_8822C) & BIT_MASK_C2HEVT_MSG_V1_8822C)
  4227. #define BIT_SET_C2HEVT_MSG_V1_8822C(x, v) \
  4228. (BIT_CLEAR_C2HEVT_MSG_V1_8822C(x) | BIT_C2HEVT_MSG_V1_8822C(v))
  4229. /* 2 REG_C2HEVT_1_8822C */
  4230. #define BIT_SHIFT_C2HEVT_MSG_1_8822C 0
  4231. #define BIT_MASK_C2HEVT_MSG_1_8822C 0xffffffffL
  4232. #define BIT_C2HEVT_MSG_1_8822C(x) \
  4233. (((x) & BIT_MASK_C2HEVT_MSG_1_8822C) << BIT_SHIFT_C2HEVT_MSG_1_8822C)
  4234. #define BITS_C2HEVT_MSG_1_8822C \
  4235. (BIT_MASK_C2HEVT_MSG_1_8822C << BIT_SHIFT_C2HEVT_MSG_1_8822C)
  4236. #define BIT_CLEAR_C2HEVT_MSG_1_8822C(x) ((x) & (~BITS_C2HEVT_MSG_1_8822C))
  4237. #define BIT_GET_C2HEVT_MSG_1_8822C(x) \
  4238. (((x) >> BIT_SHIFT_C2HEVT_MSG_1_8822C) & BIT_MASK_C2HEVT_MSG_1_8822C)
  4239. #define BIT_SET_C2HEVT_MSG_1_8822C(x, v) \
  4240. (BIT_CLEAR_C2HEVT_MSG_1_8822C(x) | BIT_C2HEVT_MSG_1_8822C(v))
  4241. /* 2 REG_C2HEVT_2_8822C */
  4242. #define BIT_SHIFT_C2HEVT_MSG_2_8822C 0
  4243. #define BIT_MASK_C2HEVT_MSG_2_8822C 0xffffffffL
  4244. #define BIT_C2HEVT_MSG_2_8822C(x) \
  4245. (((x) & BIT_MASK_C2HEVT_MSG_2_8822C) << BIT_SHIFT_C2HEVT_MSG_2_8822C)
  4246. #define BITS_C2HEVT_MSG_2_8822C \
  4247. (BIT_MASK_C2HEVT_MSG_2_8822C << BIT_SHIFT_C2HEVT_MSG_2_8822C)
  4248. #define BIT_CLEAR_C2HEVT_MSG_2_8822C(x) ((x) & (~BITS_C2HEVT_MSG_2_8822C))
  4249. #define BIT_GET_C2HEVT_MSG_2_8822C(x) \
  4250. (((x) >> BIT_SHIFT_C2HEVT_MSG_2_8822C) & BIT_MASK_C2HEVT_MSG_2_8822C)
  4251. #define BIT_SET_C2HEVT_MSG_2_8822C(x, v) \
  4252. (BIT_CLEAR_C2HEVT_MSG_2_8822C(x) | BIT_C2HEVT_MSG_2_8822C(v))
  4253. /* 2 REG_C2HEVT_3_8822C */
  4254. #define BIT_SHIFT_C2HEVT_MSG_3_8822C 0
  4255. #define BIT_MASK_C2HEVT_MSG_3_8822C 0xffffffffL
  4256. #define BIT_C2HEVT_MSG_3_8822C(x) \
  4257. (((x) & BIT_MASK_C2HEVT_MSG_3_8822C) << BIT_SHIFT_C2HEVT_MSG_3_8822C)
  4258. #define BITS_C2HEVT_MSG_3_8822C \
  4259. (BIT_MASK_C2HEVT_MSG_3_8822C << BIT_SHIFT_C2HEVT_MSG_3_8822C)
  4260. #define BIT_CLEAR_C2HEVT_MSG_3_8822C(x) ((x) & (~BITS_C2HEVT_MSG_3_8822C))
  4261. #define BIT_GET_C2HEVT_MSG_3_8822C(x) \
  4262. (((x) >> BIT_SHIFT_C2HEVT_MSG_3_8822C) & BIT_MASK_C2HEVT_MSG_3_8822C)
  4263. #define BIT_SET_C2HEVT_MSG_3_8822C(x, v) \
  4264. (BIT_CLEAR_C2HEVT_MSG_3_8822C(x) | BIT_C2HEVT_MSG_3_8822C(v))
  4265. /* 2 REG_NOT_VALID_8822C */
  4266. /* 2 REG_NOT_VALID_8822C */
  4267. /* 2 REG_SW_DEFINED_PAGE1_8822C */
  4268. #define BIT_SHIFT_SW_DEFINED_PAGE1_V1_8822C 0
  4269. #define BIT_MASK_SW_DEFINED_PAGE1_V1_8822C 0xffffffffL
  4270. #define BIT_SW_DEFINED_PAGE1_V1_8822C(x) \
  4271. (((x) & BIT_MASK_SW_DEFINED_PAGE1_V1_8822C) \
  4272. << BIT_SHIFT_SW_DEFINED_PAGE1_V1_8822C)
  4273. #define BITS_SW_DEFINED_PAGE1_V1_8822C \
  4274. (BIT_MASK_SW_DEFINED_PAGE1_V1_8822C \
  4275. << BIT_SHIFT_SW_DEFINED_PAGE1_V1_8822C)
  4276. #define BIT_CLEAR_SW_DEFINED_PAGE1_V1_8822C(x) \
  4277. ((x) & (~BITS_SW_DEFINED_PAGE1_V1_8822C))
  4278. #define BIT_GET_SW_DEFINED_PAGE1_V1_8822C(x) \
  4279. (((x) >> BIT_SHIFT_SW_DEFINED_PAGE1_V1_8822C) & \
  4280. BIT_MASK_SW_DEFINED_PAGE1_V1_8822C)
  4281. #define BIT_SET_SW_DEFINED_PAGE1_V1_8822C(x, v) \
  4282. (BIT_CLEAR_SW_DEFINED_PAGE1_V1_8822C(x) | \
  4283. BIT_SW_DEFINED_PAGE1_V1_8822C(v))
  4284. /* 2 REG_SW_DEFINED_PAGE2_8822C */
  4285. #define BIT_SHIFT_SW_DEFINED_PAGE2_8822C 0
  4286. #define BIT_MASK_SW_DEFINED_PAGE2_8822C 0xffffffffL
  4287. #define BIT_SW_DEFINED_PAGE2_8822C(x) \
  4288. (((x) & BIT_MASK_SW_DEFINED_PAGE2_8822C) \
  4289. << BIT_SHIFT_SW_DEFINED_PAGE2_8822C)
  4290. #define BITS_SW_DEFINED_PAGE2_8822C \
  4291. (BIT_MASK_SW_DEFINED_PAGE2_8822C << BIT_SHIFT_SW_DEFINED_PAGE2_8822C)
  4292. #define BIT_CLEAR_SW_DEFINED_PAGE2_8822C(x) \
  4293. ((x) & (~BITS_SW_DEFINED_PAGE2_8822C))
  4294. #define BIT_GET_SW_DEFINED_PAGE2_8822C(x) \
  4295. (((x) >> BIT_SHIFT_SW_DEFINED_PAGE2_8822C) & \
  4296. BIT_MASK_SW_DEFINED_PAGE2_8822C)
  4297. #define BIT_SET_SW_DEFINED_PAGE2_8822C(x, v) \
  4298. (BIT_CLEAR_SW_DEFINED_PAGE2_8822C(x) | BIT_SW_DEFINED_PAGE2_8822C(v))
  4299. /* 2 REG_MCUTST_I_8822C */
  4300. #define BIT_SHIFT_MCUDMSG_I_8822C 0
  4301. #define BIT_MASK_MCUDMSG_I_8822C 0xffffffffL
  4302. #define BIT_MCUDMSG_I_8822C(x) \
  4303. (((x) & BIT_MASK_MCUDMSG_I_8822C) << BIT_SHIFT_MCUDMSG_I_8822C)
  4304. #define BITS_MCUDMSG_I_8822C \
  4305. (BIT_MASK_MCUDMSG_I_8822C << BIT_SHIFT_MCUDMSG_I_8822C)
  4306. #define BIT_CLEAR_MCUDMSG_I_8822C(x) ((x) & (~BITS_MCUDMSG_I_8822C))
  4307. #define BIT_GET_MCUDMSG_I_8822C(x) \
  4308. (((x) >> BIT_SHIFT_MCUDMSG_I_8822C) & BIT_MASK_MCUDMSG_I_8822C)
  4309. #define BIT_SET_MCUDMSG_I_8822C(x, v) \
  4310. (BIT_CLEAR_MCUDMSG_I_8822C(x) | BIT_MCUDMSG_I_8822C(v))
  4311. /* 2 REG_MCUTST_II_8822C */
  4312. #define BIT_SHIFT_MCUDMSG_II_8822C 0
  4313. #define BIT_MASK_MCUDMSG_II_8822C 0xffffffffL
  4314. #define BIT_MCUDMSG_II_8822C(x) \
  4315. (((x) & BIT_MASK_MCUDMSG_II_8822C) << BIT_SHIFT_MCUDMSG_II_8822C)
  4316. #define BITS_MCUDMSG_II_8822C \
  4317. (BIT_MASK_MCUDMSG_II_8822C << BIT_SHIFT_MCUDMSG_II_8822C)
  4318. #define BIT_CLEAR_MCUDMSG_II_8822C(x) ((x) & (~BITS_MCUDMSG_II_8822C))
  4319. #define BIT_GET_MCUDMSG_II_8822C(x) \
  4320. (((x) >> BIT_SHIFT_MCUDMSG_II_8822C) & BIT_MASK_MCUDMSG_II_8822C)
  4321. #define BIT_SET_MCUDMSG_II_8822C(x, v) \
  4322. (BIT_CLEAR_MCUDMSG_II_8822C(x) | BIT_MCUDMSG_II_8822C(v))
  4323. /* 2 REG_FMETHR_8822C */
  4324. #define BIT_FMSG_INT_8822C BIT(31)
  4325. #define BIT_SHIFT_FW_MSG_8822C 0
  4326. #define BIT_MASK_FW_MSG_8822C 0xffffffffL
  4327. #define BIT_FW_MSG_8822C(x) \
  4328. (((x) & BIT_MASK_FW_MSG_8822C) << BIT_SHIFT_FW_MSG_8822C)
  4329. #define BITS_FW_MSG_8822C (BIT_MASK_FW_MSG_8822C << BIT_SHIFT_FW_MSG_8822C)
  4330. #define BIT_CLEAR_FW_MSG_8822C(x) ((x) & (~BITS_FW_MSG_8822C))
  4331. #define BIT_GET_FW_MSG_8822C(x) \
  4332. (((x) >> BIT_SHIFT_FW_MSG_8822C) & BIT_MASK_FW_MSG_8822C)
  4333. #define BIT_SET_FW_MSG_8822C(x, v) \
  4334. (BIT_CLEAR_FW_MSG_8822C(x) | BIT_FW_MSG_8822C(v))
  4335. /* 2 REG_HMETFR_8822C */
  4336. #define BIT_SHIFT_HRCV_MSG_8822C 24
  4337. #define BIT_MASK_HRCV_MSG_8822C 0xff
  4338. #define BIT_HRCV_MSG_8822C(x) \
  4339. (((x) & BIT_MASK_HRCV_MSG_8822C) << BIT_SHIFT_HRCV_MSG_8822C)
  4340. #define BITS_HRCV_MSG_8822C \
  4341. (BIT_MASK_HRCV_MSG_8822C << BIT_SHIFT_HRCV_MSG_8822C)
  4342. #define BIT_CLEAR_HRCV_MSG_8822C(x) ((x) & (~BITS_HRCV_MSG_8822C))
  4343. #define BIT_GET_HRCV_MSG_8822C(x) \
  4344. (((x) >> BIT_SHIFT_HRCV_MSG_8822C) & BIT_MASK_HRCV_MSG_8822C)
  4345. #define BIT_SET_HRCV_MSG_8822C(x, v) \
  4346. (BIT_CLEAR_HRCV_MSG_8822C(x) | BIT_HRCV_MSG_8822C(v))
  4347. #define BIT_INT_BOX3_8822C BIT(3)
  4348. #define BIT_INT_BOX2_8822C BIT(2)
  4349. #define BIT_INT_BOX1_8822C BIT(1)
  4350. #define BIT_INT_BOX0_8822C BIT(0)
  4351. /* 2 REG_HMEBOX0_8822C */
  4352. #define BIT_SHIFT_HOST_MSG_0_8822C 0
  4353. #define BIT_MASK_HOST_MSG_0_8822C 0xffffffffL
  4354. #define BIT_HOST_MSG_0_8822C(x) \
  4355. (((x) & BIT_MASK_HOST_MSG_0_8822C) << BIT_SHIFT_HOST_MSG_0_8822C)
  4356. #define BITS_HOST_MSG_0_8822C \
  4357. (BIT_MASK_HOST_MSG_0_8822C << BIT_SHIFT_HOST_MSG_0_8822C)
  4358. #define BIT_CLEAR_HOST_MSG_0_8822C(x) ((x) & (~BITS_HOST_MSG_0_8822C))
  4359. #define BIT_GET_HOST_MSG_0_8822C(x) \
  4360. (((x) >> BIT_SHIFT_HOST_MSG_0_8822C) & BIT_MASK_HOST_MSG_0_8822C)
  4361. #define BIT_SET_HOST_MSG_0_8822C(x, v) \
  4362. (BIT_CLEAR_HOST_MSG_0_8822C(x) | BIT_HOST_MSG_0_8822C(v))
  4363. /* 2 REG_HMEBOX1_8822C */
  4364. #define BIT_SHIFT_HOST_MSG_1_8822C 0
  4365. #define BIT_MASK_HOST_MSG_1_8822C 0xffffffffL
  4366. #define BIT_HOST_MSG_1_8822C(x) \
  4367. (((x) & BIT_MASK_HOST_MSG_1_8822C) << BIT_SHIFT_HOST_MSG_1_8822C)
  4368. #define BITS_HOST_MSG_1_8822C \
  4369. (BIT_MASK_HOST_MSG_1_8822C << BIT_SHIFT_HOST_MSG_1_8822C)
  4370. #define BIT_CLEAR_HOST_MSG_1_8822C(x) ((x) & (~BITS_HOST_MSG_1_8822C))
  4371. #define BIT_GET_HOST_MSG_1_8822C(x) \
  4372. (((x) >> BIT_SHIFT_HOST_MSG_1_8822C) & BIT_MASK_HOST_MSG_1_8822C)
  4373. #define BIT_SET_HOST_MSG_1_8822C(x, v) \
  4374. (BIT_CLEAR_HOST_MSG_1_8822C(x) | BIT_HOST_MSG_1_8822C(v))
  4375. /* 2 REG_HMEBOX2_8822C */
  4376. #define BIT_SHIFT_HOST_MSG_2_8822C 0
  4377. #define BIT_MASK_HOST_MSG_2_8822C 0xffffffffL
  4378. #define BIT_HOST_MSG_2_8822C(x) \
  4379. (((x) & BIT_MASK_HOST_MSG_2_8822C) << BIT_SHIFT_HOST_MSG_2_8822C)
  4380. #define BITS_HOST_MSG_2_8822C \
  4381. (BIT_MASK_HOST_MSG_2_8822C << BIT_SHIFT_HOST_MSG_2_8822C)
  4382. #define BIT_CLEAR_HOST_MSG_2_8822C(x) ((x) & (~BITS_HOST_MSG_2_8822C))
  4383. #define BIT_GET_HOST_MSG_2_8822C(x) \
  4384. (((x) >> BIT_SHIFT_HOST_MSG_2_8822C) & BIT_MASK_HOST_MSG_2_8822C)
  4385. #define BIT_SET_HOST_MSG_2_8822C(x, v) \
  4386. (BIT_CLEAR_HOST_MSG_2_8822C(x) | BIT_HOST_MSG_2_8822C(v))
  4387. /* 2 REG_HMEBOX3_8822C */
  4388. #define BIT_SHIFT_HOST_MSG_3_8822C 0
  4389. #define BIT_MASK_HOST_MSG_3_8822C 0xffffffffL
  4390. #define BIT_HOST_MSG_3_8822C(x) \
  4391. (((x) & BIT_MASK_HOST_MSG_3_8822C) << BIT_SHIFT_HOST_MSG_3_8822C)
  4392. #define BITS_HOST_MSG_3_8822C \
  4393. (BIT_MASK_HOST_MSG_3_8822C << BIT_SHIFT_HOST_MSG_3_8822C)
  4394. #define BIT_CLEAR_HOST_MSG_3_8822C(x) ((x) & (~BITS_HOST_MSG_3_8822C))
  4395. #define BIT_GET_HOST_MSG_3_8822C(x) \
  4396. (((x) >> BIT_SHIFT_HOST_MSG_3_8822C) & BIT_MASK_HOST_MSG_3_8822C)
  4397. #define BIT_SET_HOST_MSG_3_8822C(x, v) \
  4398. (BIT_CLEAR_HOST_MSG_3_8822C(x) | BIT_HOST_MSG_3_8822C(v))
  4399. /* 2 REG_NOT_VALID_8822C */
  4400. /* 2 REG_NOT_VALID_8822C */
  4401. /* 2 REG_BB_ACCESS_CTRL_8822C */
  4402. #define BIT_SHIFT_BB_WRITE_READ_8822C 30
  4403. #define BIT_MASK_BB_WRITE_READ_8822C 0x3
  4404. #define BIT_BB_WRITE_READ_8822C(x) \
  4405. (((x) & BIT_MASK_BB_WRITE_READ_8822C) << BIT_SHIFT_BB_WRITE_READ_8822C)
  4406. #define BITS_BB_WRITE_READ_8822C \
  4407. (BIT_MASK_BB_WRITE_READ_8822C << BIT_SHIFT_BB_WRITE_READ_8822C)
  4408. #define BIT_CLEAR_BB_WRITE_READ_8822C(x) ((x) & (~BITS_BB_WRITE_READ_8822C))
  4409. #define BIT_GET_BB_WRITE_READ_8822C(x) \
  4410. (((x) >> BIT_SHIFT_BB_WRITE_READ_8822C) & BIT_MASK_BB_WRITE_READ_8822C)
  4411. #define BIT_SET_BB_WRITE_READ_8822C(x, v) \
  4412. (BIT_CLEAR_BB_WRITE_READ_8822C(x) | BIT_BB_WRITE_READ_8822C(v))
  4413. #define BIT_SHIFT_BB_WRITE_EN_8822C 12
  4414. #define BIT_MASK_BB_WRITE_EN_8822C 0xf
  4415. #define BIT_BB_WRITE_EN_8822C(x) \
  4416. (((x) & BIT_MASK_BB_WRITE_EN_8822C) << BIT_SHIFT_BB_WRITE_EN_8822C)
  4417. #define BITS_BB_WRITE_EN_8822C \
  4418. (BIT_MASK_BB_WRITE_EN_8822C << BIT_SHIFT_BB_WRITE_EN_8822C)
  4419. #define BIT_CLEAR_BB_WRITE_EN_8822C(x) ((x) & (~BITS_BB_WRITE_EN_8822C))
  4420. #define BIT_GET_BB_WRITE_EN_8822C(x) \
  4421. (((x) >> BIT_SHIFT_BB_WRITE_EN_8822C) & BIT_MASK_BB_WRITE_EN_8822C)
  4422. #define BIT_SET_BB_WRITE_EN_8822C(x, v) \
  4423. (BIT_CLEAR_BB_WRITE_EN_8822C(x) | BIT_BB_WRITE_EN_8822C(v))
  4424. #define BIT_SHIFT_BB_ADDR_8822C 2
  4425. #define BIT_MASK_BB_ADDR_8822C 0x1ff
  4426. #define BIT_BB_ADDR_8822C(x) \
  4427. (((x) & BIT_MASK_BB_ADDR_8822C) << BIT_SHIFT_BB_ADDR_8822C)
  4428. #define BITS_BB_ADDR_8822C (BIT_MASK_BB_ADDR_8822C << BIT_SHIFT_BB_ADDR_8822C)
  4429. #define BIT_CLEAR_BB_ADDR_8822C(x) ((x) & (~BITS_BB_ADDR_8822C))
  4430. #define BIT_GET_BB_ADDR_8822C(x) \
  4431. (((x) >> BIT_SHIFT_BB_ADDR_8822C) & BIT_MASK_BB_ADDR_8822C)
  4432. #define BIT_SET_BB_ADDR_8822C(x, v) \
  4433. (BIT_CLEAR_BB_ADDR_8822C(x) | BIT_BB_ADDR_8822C(v))
  4434. #define BIT_BB_ERRACC_8822C BIT(0)
  4435. /* 2 REG_BB_ACCESS_DATA_8822C */
  4436. #define BIT_SHIFT_BB_DATA_8822C 0
  4437. #define BIT_MASK_BB_DATA_8822C 0xffffffffL
  4438. #define BIT_BB_DATA_8822C(x) \
  4439. (((x) & BIT_MASK_BB_DATA_8822C) << BIT_SHIFT_BB_DATA_8822C)
  4440. #define BITS_BB_DATA_8822C (BIT_MASK_BB_DATA_8822C << BIT_SHIFT_BB_DATA_8822C)
  4441. #define BIT_CLEAR_BB_DATA_8822C(x) ((x) & (~BITS_BB_DATA_8822C))
  4442. #define BIT_GET_BB_DATA_8822C(x) \
  4443. (((x) >> BIT_SHIFT_BB_DATA_8822C) & BIT_MASK_BB_DATA_8822C)
  4444. #define BIT_SET_BB_DATA_8822C(x, v) \
  4445. (BIT_CLEAR_BB_DATA_8822C(x) | BIT_BB_DATA_8822C(v))
  4446. /* 2 REG_HMEBOX_E0_8822C */
  4447. #define BIT_SHIFT_HMEBOX_E0_8822C 0
  4448. #define BIT_MASK_HMEBOX_E0_8822C 0xffffffffL
  4449. #define BIT_HMEBOX_E0_8822C(x) \
  4450. (((x) & BIT_MASK_HMEBOX_E0_8822C) << BIT_SHIFT_HMEBOX_E0_8822C)
  4451. #define BITS_HMEBOX_E0_8822C \
  4452. (BIT_MASK_HMEBOX_E0_8822C << BIT_SHIFT_HMEBOX_E0_8822C)
  4453. #define BIT_CLEAR_HMEBOX_E0_8822C(x) ((x) & (~BITS_HMEBOX_E0_8822C))
  4454. #define BIT_GET_HMEBOX_E0_8822C(x) \
  4455. (((x) >> BIT_SHIFT_HMEBOX_E0_8822C) & BIT_MASK_HMEBOX_E0_8822C)
  4456. #define BIT_SET_HMEBOX_E0_8822C(x, v) \
  4457. (BIT_CLEAR_HMEBOX_E0_8822C(x) | BIT_HMEBOX_E0_8822C(v))
  4458. /* 2 REG_HMEBOX_E1_8822C */
  4459. #define BIT_SHIFT_HMEBOX_E1_8822C 0
  4460. #define BIT_MASK_HMEBOX_E1_8822C 0xffffffffL
  4461. #define BIT_HMEBOX_E1_8822C(x) \
  4462. (((x) & BIT_MASK_HMEBOX_E1_8822C) << BIT_SHIFT_HMEBOX_E1_8822C)
  4463. #define BITS_HMEBOX_E1_8822C \
  4464. (BIT_MASK_HMEBOX_E1_8822C << BIT_SHIFT_HMEBOX_E1_8822C)
  4465. #define BIT_CLEAR_HMEBOX_E1_8822C(x) ((x) & (~BITS_HMEBOX_E1_8822C))
  4466. #define BIT_GET_HMEBOX_E1_8822C(x) \
  4467. (((x) >> BIT_SHIFT_HMEBOX_E1_8822C) & BIT_MASK_HMEBOX_E1_8822C)
  4468. #define BIT_SET_HMEBOX_E1_8822C(x, v) \
  4469. (BIT_CLEAR_HMEBOX_E1_8822C(x) | BIT_HMEBOX_E1_8822C(v))
  4470. /* 2 REG_HMEBOX_E2_8822C */
  4471. #define BIT_SHIFT_HMEBOX_E2_8822C 0
  4472. #define BIT_MASK_HMEBOX_E2_8822C 0xffffffffL
  4473. #define BIT_HMEBOX_E2_8822C(x) \
  4474. (((x) & BIT_MASK_HMEBOX_E2_8822C) << BIT_SHIFT_HMEBOX_E2_8822C)
  4475. #define BITS_HMEBOX_E2_8822C \
  4476. (BIT_MASK_HMEBOX_E2_8822C << BIT_SHIFT_HMEBOX_E2_8822C)
  4477. #define BIT_CLEAR_HMEBOX_E2_8822C(x) ((x) & (~BITS_HMEBOX_E2_8822C))
  4478. #define BIT_GET_HMEBOX_E2_8822C(x) \
  4479. (((x) >> BIT_SHIFT_HMEBOX_E2_8822C) & BIT_MASK_HMEBOX_E2_8822C)
  4480. #define BIT_SET_HMEBOX_E2_8822C(x, v) \
  4481. (BIT_CLEAR_HMEBOX_E2_8822C(x) | BIT_HMEBOX_E2_8822C(v))
  4482. /* 2 REG_HMEBOX_E3_8822C */
  4483. #define BIT_SHIFT_HMEBOX_E3_8822C 0
  4484. #define BIT_MASK_HMEBOX_E3_8822C 0xffffffffL
  4485. #define BIT_HMEBOX_E3_8822C(x) \
  4486. (((x) & BIT_MASK_HMEBOX_E3_8822C) << BIT_SHIFT_HMEBOX_E3_8822C)
  4487. #define BITS_HMEBOX_E3_8822C \
  4488. (BIT_MASK_HMEBOX_E3_8822C << BIT_SHIFT_HMEBOX_E3_8822C)
  4489. #define BIT_CLEAR_HMEBOX_E3_8822C(x) ((x) & (~BITS_HMEBOX_E3_8822C))
  4490. #define BIT_GET_HMEBOX_E3_8822C(x) \
  4491. (((x) >> BIT_SHIFT_HMEBOX_E3_8822C) & BIT_MASK_HMEBOX_E3_8822C)
  4492. #define BIT_SET_HMEBOX_E3_8822C(x, v) \
  4493. (BIT_CLEAR_HMEBOX_E3_8822C(x) | BIT_HMEBOX_E3_8822C(v))
  4494. /* 2 REG_CR_EXT_8822C */
  4495. #define BIT_SHIFT_PHY_REQ_DELAY_8822C 24
  4496. #define BIT_MASK_PHY_REQ_DELAY_8822C 0xf
  4497. #define BIT_PHY_REQ_DELAY_8822C(x) \
  4498. (((x) & BIT_MASK_PHY_REQ_DELAY_8822C) << BIT_SHIFT_PHY_REQ_DELAY_8822C)
  4499. #define BITS_PHY_REQ_DELAY_8822C \
  4500. (BIT_MASK_PHY_REQ_DELAY_8822C << BIT_SHIFT_PHY_REQ_DELAY_8822C)
  4501. #define BIT_CLEAR_PHY_REQ_DELAY_8822C(x) ((x) & (~BITS_PHY_REQ_DELAY_8822C))
  4502. #define BIT_GET_PHY_REQ_DELAY_8822C(x) \
  4503. (((x) >> BIT_SHIFT_PHY_REQ_DELAY_8822C) & BIT_MASK_PHY_REQ_DELAY_8822C)
  4504. #define BIT_SET_PHY_REQ_DELAY_8822C(x, v) \
  4505. (BIT_CLEAR_PHY_REQ_DELAY_8822C(x) | BIT_PHY_REQ_DELAY_8822C(v))
  4506. /* 2 REG_NOT_VALID_8822C */
  4507. #define BIT_SPD_DOWN_8822C BIT(16)
  4508. /* 2 REG_NOT_VALID_8822C */
  4509. #define BIT_SHIFT_NETYPE4_8822C 4
  4510. #define BIT_MASK_NETYPE4_8822C 0x3
  4511. #define BIT_NETYPE4_8822C(x) \
  4512. (((x) & BIT_MASK_NETYPE4_8822C) << BIT_SHIFT_NETYPE4_8822C)
  4513. #define BITS_NETYPE4_8822C (BIT_MASK_NETYPE4_8822C << BIT_SHIFT_NETYPE4_8822C)
  4514. #define BIT_CLEAR_NETYPE4_8822C(x) ((x) & (~BITS_NETYPE4_8822C))
  4515. #define BIT_GET_NETYPE4_8822C(x) \
  4516. (((x) >> BIT_SHIFT_NETYPE4_8822C) & BIT_MASK_NETYPE4_8822C)
  4517. #define BIT_SET_NETYPE4_8822C(x, v) \
  4518. (BIT_CLEAR_NETYPE4_8822C(x) | BIT_NETYPE4_8822C(v))
  4519. #define BIT_SHIFT_NETYPE3_8822C 2
  4520. #define BIT_MASK_NETYPE3_8822C 0x3
  4521. #define BIT_NETYPE3_8822C(x) \
  4522. (((x) & BIT_MASK_NETYPE3_8822C) << BIT_SHIFT_NETYPE3_8822C)
  4523. #define BITS_NETYPE3_8822C (BIT_MASK_NETYPE3_8822C << BIT_SHIFT_NETYPE3_8822C)
  4524. #define BIT_CLEAR_NETYPE3_8822C(x) ((x) & (~BITS_NETYPE3_8822C))
  4525. #define BIT_GET_NETYPE3_8822C(x) \
  4526. (((x) >> BIT_SHIFT_NETYPE3_8822C) & BIT_MASK_NETYPE3_8822C)
  4527. #define BIT_SET_NETYPE3_8822C(x, v) \
  4528. (BIT_CLEAR_NETYPE3_8822C(x) | BIT_NETYPE3_8822C(v))
  4529. #define BIT_SHIFT_NETYPE2_8822C 0
  4530. #define BIT_MASK_NETYPE2_8822C 0x3
  4531. #define BIT_NETYPE2_8822C(x) \
  4532. (((x) & BIT_MASK_NETYPE2_8822C) << BIT_SHIFT_NETYPE2_8822C)
  4533. #define BITS_NETYPE2_8822C (BIT_MASK_NETYPE2_8822C << BIT_SHIFT_NETYPE2_8822C)
  4534. #define BIT_CLEAR_NETYPE2_8822C(x) ((x) & (~BITS_NETYPE2_8822C))
  4535. #define BIT_GET_NETYPE2_8822C(x) \
  4536. (((x) >> BIT_SHIFT_NETYPE2_8822C) & BIT_MASK_NETYPE2_8822C)
  4537. #define BIT_SET_NETYPE2_8822C(x, v) \
  4538. (BIT_CLEAR_NETYPE2_8822C(x) | BIT_NETYPE2_8822C(v))
  4539. /* 2 REG_NOT_VALID_8822C */
  4540. /* 2 REG_NOT_VALID_8822C */
  4541. /* 2 REG_NOT_VALID_8822C */
  4542. /* 2 REG_NOT_VALID_8822C */
  4543. /* 2 REG_FWFF_8822C */
  4544. #define BIT_SHIFT_PKTNUM_TH_V1_8822C 24
  4545. #define BIT_MASK_PKTNUM_TH_V1_8822C 0xff
  4546. #define BIT_PKTNUM_TH_V1_8822C(x) \
  4547. (((x) & BIT_MASK_PKTNUM_TH_V1_8822C) << BIT_SHIFT_PKTNUM_TH_V1_8822C)
  4548. #define BITS_PKTNUM_TH_V1_8822C \
  4549. (BIT_MASK_PKTNUM_TH_V1_8822C << BIT_SHIFT_PKTNUM_TH_V1_8822C)
  4550. #define BIT_CLEAR_PKTNUM_TH_V1_8822C(x) ((x) & (~BITS_PKTNUM_TH_V1_8822C))
  4551. #define BIT_GET_PKTNUM_TH_V1_8822C(x) \
  4552. (((x) >> BIT_SHIFT_PKTNUM_TH_V1_8822C) & BIT_MASK_PKTNUM_TH_V1_8822C)
  4553. #define BIT_SET_PKTNUM_TH_V1_8822C(x, v) \
  4554. (BIT_CLEAR_PKTNUM_TH_V1_8822C(x) | BIT_PKTNUM_TH_V1_8822C(v))
  4555. #define BIT_SHIFT_TIMER_TH_8822C 16
  4556. #define BIT_MASK_TIMER_TH_8822C 0xff
  4557. #define BIT_TIMER_TH_8822C(x) \
  4558. (((x) & BIT_MASK_TIMER_TH_8822C) << BIT_SHIFT_TIMER_TH_8822C)
  4559. #define BITS_TIMER_TH_8822C \
  4560. (BIT_MASK_TIMER_TH_8822C << BIT_SHIFT_TIMER_TH_8822C)
  4561. #define BIT_CLEAR_TIMER_TH_8822C(x) ((x) & (~BITS_TIMER_TH_8822C))
  4562. #define BIT_GET_TIMER_TH_8822C(x) \
  4563. (((x) >> BIT_SHIFT_TIMER_TH_8822C) & BIT_MASK_TIMER_TH_8822C)
  4564. #define BIT_SET_TIMER_TH_8822C(x, v) \
  4565. (BIT_CLEAR_TIMER_TH_8822C(x) | BIT_TIMER_TH_8822C(v))
  4566. #define BIT_SHIFT_RXPKT1ENADDR_8822C 0
  4567. #define BIT_MASK_RXPKT1ENADDR_8822C 0xffff
  4568. #define BIT_RXPKT1ENADDR_8822C(x) \
  4569. (((x) & BIT_MASK_RXPKT1ENADDR_8822C) << BIT_SHIFT_RXPKT1ENADDR_8822C)
  4570. #define BITS_RXPKT1ENADDR_8822C \
  4571. (BIT_MASK_RXPKT1ENADDR_8822C << BIT_SHIFT_RXPKT1ENADDR_8822C)
  4572. #define BIT_CLEAR_RXPKT1ENADDR_8822C(x) ((x) & (~BITS_RXPKT1ENADDR_8822C))
  4573. #define BIT_GET_RXPKT1ENADDR_8822C(x) \
  4574. (((x) >> BIT_SHIFT_RXPKT1ENADDR_8822C) & BIT_MASK_RXPKT1ENADDR_8822C)
  4575. #define BIT_SET_RXPKT1ENADDR_8822C(x, v) \
  4576. (BIT_CLEAR_RXPKT1ENADDR_8822C(x) | BIT_RXPKT1ENADDR_8822C(v))
  4577. /* 2 REG_RXFF_PTR_V1_8822C */
  4578. /* 2 REG_NOT_VALID_8822C */
  4579. #define BIT_SHIFT_RXFF0_RDPTR_V2_8822C 0
  4580. #define BIT_MASK_RXFF0_RDPTR_V2_8822C 0x3ffff
  4581. #define BIT_RXFF0_RDPTR_V2_8822C(x) \
  4582. (((x) & BIT_MASK_RXFF0_RDPTR_V2_8822C) \
  4583. << BIT_SHIFT_RXFF0_RDPTR_V2_8822C)
  4584. #define BITS_RXFF0_RDPTR_V2_8822C \
  4585. (BIT_MASK_RXFF0_RDPTR_V2_8822C << BIT_SHIFT_RXFF0_RDPTR_V2_8822C)
  4586. #define BIT_CLEAR_RXFF0_RDPTR_V2_8822C(x) ((x) & (~BITS_RXFF0_RDPTR_V2_8822C))
  4587. #define BIT_GET_RXFF0_RDPTR_V2_8822C(x) \
  4588. (((x) >> BIT_SHIFT_RXFF0_RDPTR_V2_8822C) & \
  4589. BIT_MASK_RXFF0_RDPTR_V2_8822C)
  4590. #define BIT_SET_RXFF0_RDPTR_V2_8822C(x, v) \
  4591. (BIT_CLEAR_RXFF0_RDPTR_V2_8822C(x) | BIT_RXFF0_RDPTR_V2_8822C(v))
  4592. /* 2 REG_RXFF_WTR_V1_8822C */
  4593. /* 2 REG_NOT_VALID_8822C */
  4594. #define BIT_SHIFT_RXFF0_WTPTR_V2_8822C 0
  4595. #define BIT_MASK_RXFF0_WTPTR_V2_8822C 0x3ffff
  4596. #define BIT_RXFF0_WTPTR_V2_8822C(x) \
  4597. (((x) & BIT_MASK_RXFF0_WTPTR_V2_8822C) \
  4598. << BIT_SHIFT_RXFF0_WTPTR_V2_8822C)
  4599. #define BITS_RXFF0_WTPTR_V2_8822C \
  4600. (BIT_MASK_RXFF0_WTPTR_V2_8822C << BIT_SHIFT_RXFF0_WTPTR_V2_8822C)
  4601. #define BIT_CLEAR_RXFF0_WTPTR_V2_8822C(x) ((x) & (~BITS_RXFF0_WTPTR_V2_8822C))
  4602. #define BIT_GET_RXFF0_WTPTR_V2_8822C(x) \
  4603. (((x) >> BIT_SHIFT_RXFF0_WTPTR_V2_8822C) & \
  4604. BIT_MASK_RXFF0_WTPTR_V2_8822C)
  4605. #define BIT_SET_RXFF0_WTPTR_V2_8822C(x, v) \
  4606. (BIT_CLEAR_RXFF0_WTPTR_V2_8822C(x) | BIT_RXFF0_WTPTR_V2_8822C(v))
  4607. /* 2 REG_FE2IMR_8822C */
  4608. #define BIT__FE4ISR__IND_MSK_8822C BIT(29)
  4609. #define BIT_FS_TXSC_DESC_DONE_INT_EN_8822C BIT(28)
  4610. #define BIT_FS_TXSC_BKDONE_INT_EN_8822C BIT(27)
  4611. #define BIT_FS_TXSC_BEDONE_INT_EN_8822C BIT(26)
  4612. #define BIT_FS_TXSC_VIDONE_INT_EN_8822C BIT(25)
  4613. #define BIT_FS_TXSC_VODONE_INT_EN_8822C BIT(24)
  4614. #define BIT_FS_ATIM_MB7_INT_EN_8822C BIT(23)
  4615. #define BIT_FS_ATIM_MB6_INT_EN_8822C BIT(22)
  4616. #define BIT_FS_ATIM_MB5_INT_EN_8822C BIT(21)
  4617. #define BIT_FS_ATIM_MB4_INT_EN_8822C BIT(20)
  4618. #define BIT_FS_ATIM_MB3_INT_EN_8822C BIT(19)
  4619. #define BIT_FS_ATIM_MB2_INT_EN_8822C BIT(18)
  4620. #define BIT_FS_ATIM_MB1_INT_EN_8822C BIT(17)
  4621. #define BIT_FS_ATIM_MB0_INT_EN_8822C BIT(16)
  4622. #define BIT_FS_TBTT4INT_EN_8822C BIT(11)
  4623. #define BIT_FS_TBTT3INT_EN_8822C BIT(10)
  4624. #define BIT_FS_TBTT2INT_EN_8822C BIT(9)
  4625. #define BIT_FS_TBTT1INT_EN_8822C BIT(8)
  4626. #define BIT_FS_TBTT0_MB7INT_EN_8822C BIT(7)
  4627. #define BIT_FS_TBTT0_MB6INT_EN_8822C BIT(6)
  4628. #define BIT_FS_TBTT0_MB5INT_EN_8822C BIT(5)
  4629. #define BIT_FS_TBTT0_MB4INT_EN_8822C BIT(4)
  4630. #define BIT_FS_TBTT0_MB3INT_EN_8822C BIT(3)
  4631. #define BIT_FS_TBTT0_MB2INT_EN_8822C BIT(2)
  4632. #define BIT_FS_TBTT0_MB1INT_EN_8822C BIT(1)
  4633. #define BIT_FS_TBTT0_INT_EN_8822C BIT(0)
  4634. /* 2 REG_FE2ISR_8822C */
  4635. #define BIT__FE4ISR__IND_INT_8822C BIT(29)
  4636. #define BIT_FS_TXSC_DESC_DONE_INT_8822C BIT(28)
  4637. #define BIT_FS_TXSC_BKDONE_INT_8822C BIT(27)
  4638. #define BIT_FS_TXSC_BEDONE_INT_8822C BIT(26)
  4639. #define BIT_FS_TXSC_VIDONE_INT_8822C BIT(25)
  4640. #define BIT_FS_TXSC_VODONE_INT_8822C BIT(24)
  4641. #define BIT_FS_ATIM_MB7_INT_8822C BIT(23)
  4642. #define BIT_FS_ATIM_MB6_INT_8822C BIT(22)
  4643. #define BIT_FS_ATIM_MB5_INT_8822C BIT(21)
  4644. #define BIT_FS_ATIM_MB4_INT_8822C BIT(20)
  4645. #define BIT_FS_ATIM_MB3_INT_8822C BIT(19)
  4646. #define BIT_FS_ATIM_MB2_INT_8822C BIT(18)
  4647. #define BIT_FS_ATIM_MB1_INT_8822C BIT(17)
  4648. #define BIT_FS_ATIM_MB0_INT_8822C BIT(16)
  4649. #define BIT_FS_TBTT4INT_8822C BIT(11)
  4650. #define BIT_FS_TBTT3INT_8822C BIT(10)
  4651. #define BIT_FS_TBTT2INT_8822C BIT(9)
  4652. #define BIT_FS_TBTT1INT_8822C BIT(8)
  4653. #define BIT_FS_TBTT0_MB7INT_8822C BIT(7)
  4654. #define BIT_FS_TBTT0_MB6INT_8822C BIT(6)
  4655. #define BIT_FS_TBTT0_MB5INT_8822C BIT(5)
  4656. #define BIT_FS_TBTT0_MB4INT_8822C BIT(4)
  4657. #define BIT_FS_TBTT0_MB3INT_8822C BIT(3)
  4658. #define BIT_FS_TBTT0_MB2INT_8822C BIT(2)
  4659. #define BIT_FS_TBTT0_MB1INT_8822C BIT(1)
  4660. #define BIT_FS_TBTT0_INT_8822C BIT(0)
  4661. /* 2 REG_FE3IMR_8822C */
  4662. #define BIT_FS_CLI3_MTI_BCNIVLEAR_INT__EN_8822C BIT(31)
  4663. #define BIT_FS_CLI2_MTI_BCNIVLEAR_INT__EN_8822C BIT(30)
  4664. #define BIT_FS_CLI1_MTI_BCNIVLEAR_INT__EN_8822C BIT(29)
  4665. #define BIT_FS_CLI0_MTI_BCNIVLEAR_INT__EN_8822C BIT(28)
  4666. #define BIT_FS_BCNDMA4_INT_EN_8822C BIT(27)
  4667. #define BIT_FS_BCNDMA3_INT_EN_8822C BIT(26)
  4668. #define BIT_FS_BCNDMA2_INT_EN_8822C BIT(25)
  4669. #define BIT_FS_BCNDMA1_INT_EN_8822C BIT(24)
  4670. #define BIT_FS_BCNDMA0_MB7_INT_EN_8822C BIT(23)
  4671. #define BIT_FS_BCNDMA0_MB6_INT_EN_8822C BIT(22)
  4672. #define BIT_FS_BCNDMA0_MB5_INT_EN_8822C BIT(21)
  4673. #define BIT_FS_BCNDMA0_MB4_INT_EN_8822C BIT(20)
  4674. #define BIT_FS_BCNDMA0_MB3_INT_EN_8822C BIT(19)
  4675. #define BIT_FS_BCNDMA0_MB2_INT_EN_8822C BIT(18)
  4676. #define BIT_FS_BCNDMA0_MB1_INT_EN_8822C BIT(17)
  4677. #define BIT_FS_BCNDMA0_INT_EN_8822C BIT(16)
  4678. #define BIT_FS_MTI_BCNIVLEAR_INT__EN_8822C BIT(15)
  4679. #define BIT_FS_BCNERLY4_INT_EN_8822C BIT(11)
  4680. #define BIT_FS_BCNERLY3_INT_EN_8822C BIT(10)
  4681. #define BIT_FS_BCNERLY2_INT_EN_8822C BIT(9)
  4682. #define BIT_FS_BCNERLY1_INT_EN_8822C BIT(8)
  4683. #define BIT_FS_BCNERLY0_MB7INT_EN_8822C BIT(7)
  4684. #define BIT_FS_BCNERLY0_MB6INT_EN_8822C BIT(6)
  4685. #define BIT_FS_BCNERLY0_MB5INT_EN_8822C BIT(5)
  4686. #define BIT_FS_BCNERLY0_MB4INT_EN_8822C BIT(4)
  4687. #define BIT_FS_BCNERLY0_MB3INT_EN_8822C BIT(3)
  4688. #define BIT_FS_BCNERLY0_MB2INT_EN_8822C BIT(2)
  4689. #define BIT_FS_BCNERLY0_MB1INT_EN_8822C BIT(1)
  4690. #define BIT_FS_BCNERLY0_INT_EN_8822C BIT(0)
  4691. /* 2 REG_FE3ISR_8822C */
  4692. #define BIT_FS_CLI3_MTI_BCNIVLEAR_INT_8822C BIT(31)
  4693. #define BIT_FS_CLI2_MTI_BCNIVLEAR_INT_8822C BIT(30)
  4694. #define BIT_FS_CLI1_MTI_BCNIVLEAR_INT_8822C BIT(29)
  4695. #define BIT_FS_CLI0_MTI_BCNIVLEAR_INT_8822C BIT(28)
  4696. #define BIT_FS_BCNDMA4_INT_8822C BIT(27)
  4697. #define BIT_FS_BCNDMA3_INT_8822C BIT(26)
  4698. #define BIT_FS_BCNDMA2_INT_8822C BIT(25)
  4699. #define BIT_FS_BCNDMA1_INT_8822C BIT(24)
  4700. #define BIT_FS_BCNDMA0_MB7_INT_8822C BIT(23)
  4701. #define BIT_FS_BCNDMA0_MB6_INT_8822C BIT(22)
  4702. #define BIT_FS_BCNDMA0_MB5_INT_8822C BIT(21)
  4703. #define BIT_FS_BCNDMA0_MB4_INT_8822C BIT(20)
  4704. #define BIT_FS_BCNDMA0_MB3_INT_8822C BIT(19)
  4705. #define BIT_FS_BCNDMA0_MB2_INT_8822C BIT(18)
  4706. #define BIT_FS_BCNDMA0_MB1_INT_8822C BIT(17)
  4707. #define BIT_FS_BCNDMA0_INT_8822C BIT(16)
  4708. #define BIT_FS_MTI_BCNIVLEAR_INT_8822C BIT(15)
  4709. #define BIT_FS_BCNERLY4_INT_8822C BIT(11)
  4710. #define BIT_FS_BCNERLY3_INT_8822C BIT(10)
  4711. #define BIT_FS_BCNERLY2_INT_8822C BIT(9)
  4712. #define BIT_FS_BCNERLY1_INT_8822C BIT(8)
  4713. #define BIT_FS_BCNERLY0_MB7INT_8822C BIT(7)
  4714. #define BIT_FS_BCNERLY0_MB6INT_8822C BIT(6)
  4715. #define BIT_FS_BCNERLY0_MB5INT_8822C BIT(5)
  4716. #define BIT_FS_BCNERLY0_MB4INT_8822C BIT(4)
  4717. #define BIT_FS_BCNERLY0_MB3INT_8822C BIT(3)
  4718. #define BIT_FS_BCNERLY0_MB2INT_8822C BIT(2)
  4719. #define BIT_FS_BCNERLY0_MB1INT_8822C BIT(1)
  4720. #define BIT_FS_BCNERLY0_INT_8822C BIT(0)
  4721. /* 2 REG_FE4IMR_8822C */
  4722. #define BIT_FS_CLI3_TXPKTIN_INT_EN_8822C BIT(19)
  4723. #define BIT_FS_CLI2_TXPKTIN_INT_EN_8822C BIT(18)
  4724. #define BIT_FS_CLI1_TXPKTIN_INT_EN_8822C BIT(17)
  4725. #define BIT_FS_CLI0_TXPKTIN_INT_EN_8822C BIT(16)
  4726. #define BIT_FS_CLI3_RX_UMD0_INT_EN_8822C BIT(15)
  4727. #define BIT_FS_CLI3_RX_UMD1_INT_EN_8822C BIT(14)
  4728. #define BIT_FS_CLI3_RX_BMD0_INT_EN_8822C BIT(13)
  4729. #define BIT_FS_CLI3_RX_BMD1_INT_EN_8822C BIT(12)
  4730. #define BIT_FS_CLI2_RX_UMD0_INT_EN_8822C BIT(11)
  4731. #define BIT_FS_CLI2_RX_UMD1_INT_EN_8822C BIT(10)
  4732. #define BIT_FS_CLI2_RX_BMD0_INT_EN_8822C BIT(9)
  4733. #define BIT_FS_CLI2_RX_BMD1_INT_EN_8822C BIT(8)
  4734. #define BIT_FS_CLI1_RX_UMD0_INT_EN_8822C BIT(7)
  4735. #define BIT_FS_CLI1_RX_UMD1_INT_EN_8822C BIT(6)
  4736. #define BIT_FS_CLI1_RX_BMD0_INT_EN_8822C BIT(5)
  4737. #define BIT_FS_CLI1_RX_BMD1_INT_EN_8822C BIT(4)
  4738. #define BIT_FS_CLI0_RX_UMD0_INT_EN_8822C BIT(3)
  4739. #define BIT_FS_CLI0_RX_UMD1_INT_EN_8822C BIT(2)
  4740. #define BIT_FS_CLI0_RX_BMD0_INT_EN_8822C BIT(1)
  4741. #define BIT_FS_CLI0_RX_BMD1_INT_EN_8822C BIT(0)
  4742. /* 2 REG_FE4ISR_8822C */
  4743. #define BIT_FS_CLI3_TXPKTIN_INT_8822C BIT(19)
  4744. #define BIT_FS_CLI2_TXPKTIN_INT_8822C BIT(18)
  4745. #define BIT_FS_CLI1_TXPKTIN_INT_8822C BIT(17)
  4746. #define BIT_FS_CLI0_TXPKTIN_INT_8822C BIT(16)
  4747. #define BIT_FS_CLI3_RX_UMD0_INT_8822C BIT(15)
  4748. #define BIT_FS_CLI3_RX_UMD1_INT_8822C BIT(14)
  4749. #define BIT_FS_CLI3_RX_BMD0_INT_8822C BIT(13)
  4750. #define BIT_FS_CLI3_RX_BMD1_INT_8822C BIT(12)
  4751. #define BIT_FS_CLI2_RX_UMD0_INT_8822C BIT(11)
  4752. #define BIT_FS_CLI2_RX_UMD1_INT_8822C BIT(10)
  4753. #define BIT_FS_CLI2_RX_BMD0_INT_8822C BIT(9)
  4754. #define BIT_FS_CLI2_RX_BMD1_INT_8822C BIT(8)
  4755. #define BIT_FS_CLI1_RX_UMD0_INT_8822C BIT(7)
  4756. #define BIT_FS_CLI1_RX_UMD1_INT_8822C BIT(6)
  4757. #define BIT_FS_CLI1_RX_BMD0_INT_8822C BIT(5)
  4758. #define BIT_FS_CLI1_RX_BMD1_INT_8822C BIT(4)
  4759. #define BIT_FS_CLI0_RX_UMD0_INT_8822C BIT(3)
  4760. #define BIT_FS_CLI0_RX_UMD1_INT_8822C BIT(2)
  4761. #define BIT_FS_CLI0_RX_BMD0_INT_8822C BIT(1)
  4762. #define BIT_FS_CLI0_RX_BMD1_INT_8822C BIT(0)
  4763. /* 2 REG_FT1IMR_8822C */
  4764. #define BIT__FT2ISR__IND_MSK_8822C BIT(30)
  4765. #define BIT_FTM_PTT_INT_EN_8822C BIT(29)
  4766. #define BIT_RXFTMREQ_INT_EN_8822C BIT(28)
  4767. #define BIT_RXFTM_INT_EN_8822C BIT(27)
  4768. #define BIT_TXFTM_INT_EN_8822C BIT(26)
  4769. #define BIT_FS_H2C_CMD_OK_INT_EN_8822C BIT(25)
  4770. #define BIT_FS_H2C_CMD_FULL_INT_EN_8822C BIT(24)
  4771. #define BIT_FS_MACID_PWRCHANGE5_INT_EN_8822C BIT(23)
  4772. #define BIT_FS_MACID_PWRCHANGE4_INT_EN_8822C BIT(22)
  4773. #define BIT_FS_MACID_PWRCHANGE3_INT_EN_8822C BIT(21)
  4774. #define BIT_FS_MACID_PWRCHANGE2_INT_EN_8822C BIT(20)
  4775. #define BIT_FS_MACID_PWRCHANGE1_INT_EN_8822C BIT(19)
  4776. #define BIT_FS_MACID_PWRCHANGE0_INT_EN_8822C BIT(18)
  4777. #define BIT_FS_CTWEND2_INT_EN_8822C BIT(17)
  4778. #define BIT_FS_CTWEND1_INT_EN_8822C BIT(16)
  4779. #define BIT_FS_CTWEND0_INT_EN_8822C BIT(15)
  4780. #define BIT_FS_TX_NULL1_INT_EN_8822C BIT(14)
  4781. #define BIT_FS_TX_NULL0_INT_EN_8822C BIT(13)
  4782. #define BIT_FS_TSF_BIT32_TOGGLE_EN_8822C BIT(12)
  4783. #define BIT_FS_P2P_RFON2_INT_EN_8822C BIT(11)
  4784. #define BIT_FS_P2P_RFOFF2_INT_EN_8822C BIT(10)
  4785. #define BIT_FS_P2P_RFON1_INT_EN_8822C BIT(9)
  4786. #define BIT_FS_P2P_RFOFF1_INT_EN_8822C BIT(8)
  4787. #define BIT_FS_P2P_RFON0_INT_EN_8822C BIT(7)
  4788. #define BIT_FS_P2P_RFOFF0_INT_EN_8822C BIT(6)
  4789. #define BIT_FS_RX_UAPSDMD1_EN_8822C BIT(5)
  4790. #define BIT_FS_RX_UAPSDMD0_EN_8822C BIT(4)
  4791. #define BIT_FS_TRIGGER_PKT_EN_8822C BIT(3)
  4792. #define BIT_FS_EOSP_INT_EN_8822C BIT(2)
  4793. #define BIT_FS_RPWM2_INT_EN_8822C BIT(1)
  4794. #define BIT_FS_RPWM_INT_EN_8822C BIT(0)
  4795. /* 2 REG_FT1ISR_8822C */
  4796. #define BIT__FT2ISR__IND_INT_8822C BIT(30)
  4797. #define BIT_FTM_PTT_INT_8822C BIT(29)
  4798. #define BIT_RXFTMREQ_INT_8822C BIT(28)
  4799. #define BIT_RXFTM_INT_8822C BIT(27)
  4800. #define BIT_TXFTM_INT_8822C BIT(26)
  4801. #define BIT_FS_H2C_CMD_OK_INT_8822C BIT(25)
  4802. #define BIT_FS_H2C_CMD_FULL_INT_8822C BIT(24)
  4803. #define BIT_FS_MACID_PWRCHANGE5_INT_8822C BIT(23)
  4804. #define BIT_FS_MACID_PWRCHANGE4_INT_8822C BIT(22)
  4805. #define BIT_FS_MACID_PWRCHANGE3_INT_8822C BIT(21)
  4806. #define BIT_FS_MACID_PWRCHANGE2_INT_8822C BIT(20)
  4807. #define BIT_FS_MACID_PWRCHANGE1_INT_8822C BIT(19)
  4808. #define BIT_FS_MACID_PWRCHANGE0_INT_8822C BIT(18)
  4809. #define BIT_FS_CTWEND2_INT_8822C BIT(17)
  4810. #define BIT_FS_CTWEND1_INT_8822C BIT(16)
  4811. #define BIT_FS_CTWEND0_INT_8822C BIT(15)
  4812. #define BIT_FS_TX_NULL1_INT_8822C BIT(14)
  4813. #define BIT_FS_TX_NULL0_INT_8822C BIT(13)
  4814. #define BIT_FS_TSF_BIT32_TOGGLE_INT_8822C BIT(12)
  4815. #define BIT_FS_P2P_RFON2_INT_8822C BIT(11)
  4816. #define BIT_FS_P2P_RFOFF2_INT_8822C BIT(10)
  4817. #define BIT_FS_P2P_RFON1_INT_8822C BIT(9)
  4818. #define BIT_FS_P2P_RFOFF1_INT_8822C BIT(8)
  4819. #define BIT_FS_P2P_RFON0_INT_8822C BIT(7)
  4820. #define BIT_FS_P2P_RFOFF0_INT_8822C BIT(6)
  4821. #define BIT_FS_RX_UAPSDMD1_INT_8822C BIT(5)
  4822. #define BIT_FS_RX_UAPSDMD0_INT_8822C BIT(4)
  4823. #define BIT_FS_TRIGGER_PKT_INT_8822C BIT(3)
  4824. #define BIT_FS_EOSP_INT_8822C BIT(2)
  4825. #define BIT_FS_RPWM2_INT_8822C BIT(1)
  4826. #define BIT_FS_RPWM_INT_8822C BIT(0)
  4827. /* 2 REG_SPWR0_8822C */
  4828. #define BIT_SHIFT_MID_31TO0_8822C 0
  4829. #define BIT_MASK_MID_31TO0_8822C 0xffffffffL
  4830. #define BIT_MID_31TO0_8822C(x) \
  4831. (((x) & BIT_MASK_MID_31TO0_8822C) << BIT_SHIFT_MID_31TO0_8822C)
  4832. #define BITS_MID_31TO0_8822C \
  4833. (BIT_MASK_MID_31TO0_8822C << BIT_SHIFT_MID_31TO0_8822C)
  4834. #define BIT_CLEAR_MID_31TO0_8822C(x) ((x) & (~BITS_MID_31TO0_8822C))
  4835. #define BIT_GET_MID_31TO0_8822C(x) \
  4836. (((x) >> BIT_SHIFT_MID_31TO0_8822C) & BIT_MASK_MID_31TO0_8822C)
  4837. #define BIT_SET_MID_31TO0_8822C(x, v) \
  4838. (BIT_CLEAR_MID_31TO0_8822C(x) | BIT_MID_31TO0_8822C(v))
  4839. /* 2 REG_SPWR1_8822C */
  4840. #define BIT_SHIFT_MID_63TO32_8822C 0
  4841. #define BIT_MASK_MID_63TO32_8822C 0xffffffffL
  4842. #define BIT_MID_63TO32_8822C(x) \
  4843. (((x) & BIT_MASK_MID_63TO32_8822C) << BIT_SHIFT_MID_63TO32_8822C)
  4844. #define BITS_MID_63TO32_8822C \
  4845. (BIT_MASK_MID_63TO32_8822C << BIT_SHIFT_MID_63TO32_8822C)
  4846. #define BIT_CLEAR_MID_63TO32_8822C(x) ((x) & (~BITS_MID_63TO32_8822C))
  4847. #define BIT_GET_MID_63TO32_8822C(x) \
  4848. (((x) >> BIT_SHIFT_MID_63TO32_8822C) & BIT_MASK_MID_63TO32_8822C)
  4849. #define BIT_SET_MID_63TO32_8822C(x, v) \
  4850. (BIT_CLEAR_MID_63TO32_8822C(x) | BIT_MID_63TO32_8822C(v))
  4851. /* 2 REG_SPWR2_8822C */
  4852. #define BIT_SHIFT_MID_95O64_8822C 0
  4853. #define BIT_MASK_MID_95O64_8822C 0xffffffffL
  4854. #define BIT_MID_95O64_8822C(x) \
  4855. (((x) & BIT_MASK_MID_95O64_8822C) << BIT_SHIFT_MID_95O64_8822C)
  4856. #define BITS_MID_95O64_8822C \
  4857. (BIT_MASK_MID_95O64_8822C << BIT_SHIFT_MID_95O64_8822C)
  4858. #define BIT_CLEAR_MID_95O64_8822C(x) ((x) & (~BITS_MID_95O64_8822C))
  4859. #define BIT_GET_MID_95O64_8822C(x) \
  4860. (((x) >> BIT_SHIFT_MID_95O64_8822C) & BIT_MASK_MID_95O64_8822C)
  4861. #define BIT_SET_MID_95O64_8822C(x, v) \
  4862. (BIT_CLEAR_MID_95O64_8822C(x) | BIT_MID_95O64_8822C(v))
  4863. /* 2 REG_SPWR3_8822C */
  4864. #define BIT_SHIFT_MID_127TO96_8822C 0
  4865. #define BIT_MASK_MID_127TO96_8822C 0xffffffffL
  4866. #define BIT_MID_127TO96_8822C(x) \
  4867. (((x) & BIT_MASK_MID_127TO96_8822C) << BIT_SHIFT_MID_127TO96_8822C)
  4868. #define BITS_MID_127TO96_8822C \
  4869. (BIT_MASK_MID_127TO96_8822C << BIT_SHIFT_MID_127TO96_8822C)
  4870. #define BIT_CLEAR_MID_127TO96_8822C(x) ((x) & (~BITS_MID_127TO96_8822C))
  4871. #define BIT_GET_MID_127TO96_8822C(x) \
  4872. (((x) >> BIT_SHIFT_MID_127TO96_8822C) & BIT_MASK_MID_127TO96_8822C)
  4873. #define BIT_SET_MID_127TO96_8822C(x, v) \
  4874. (BIT_CLEAR_MID_127TO96_8822C(x) | BIT_MID_127TO96_8822C(v))
  4875. /* 2 REG_POWSEQ_8822C */
  4876. #define BIT_SHIFT_SEQNUM_MID_8822C 16
  4877. #define BIT_MASK_SEQNUM_MID_8822C 0xffff
  4878. #define BIT_SEQNUM_MID_8822C(x) \
  4879. (((x) & BIT_MASK_SEQNUM_MID_8822C) << BIT_SHIFT_SEQNUM_MID_8822C)
  4880. #define BITS_SEQNUM_MID_8822C \
  4881. (BIT_MASK_SEQNUM_MID_8822C << BIT_SHIFT_SEQNUM_MID_8822C)
  4882. #define BIT_CLEAR_SEQNUM_MID_8822C(x) ((x) & (~BITS_SEQNUM_MID_8822C))
  4883. #define BIT_GET_SEQNUM_MID_8822C(x) \
  4884. (((x) >> BIT_SHIFT_SEQNUM_MID_8822C) & BIT_MASK_SEQNUM_MID_8822C)
  4885. #define BIT_SET_SEQNUM_MID_8822C(x, v) \
  4886. (BIT_CLEAR_SEQNUM_MID_8822C(x) | BIT_SEQNUM_MID_8822C(v))
  4887. #define BIT_SHIFT_REF_MID_8822C 0
  4888. #define BIT_MASK_REF_MID_8822C 0x7f
  4889. #define BIT_REF_MID_8822C(x) \
  4890. (((x) & BIT_MASK_REF_MID_8822C) << BIT_SHIFT_REF_MID_8822C)
  4891. #define BITS_REF_MID_8822C (BIT_MASK_REF_MID_8822C << BIT_SHIFT_REF_MID_8822C)
  4892. #define BIT_CLEAR_REF_MID_8822C(x) ((x) & (~BITS_REF_MID_8822C))
  4893. #define BIT_GET_REF_MID_8822C(x) \
  4894. (((x) >> BIT_SHIFT_REF_MID_8822C) & BIT_MASK_REF_MID_8822C)
  4895. #define BIT_SET_REF_MID_8822C(x, v) \
  4896. (BIT_CLEAR_REF_MID_8822C(x) | BIT_REF_MID_8822C(v))
  4897. /* 2 REG_NOT_VALID_8822C */
  4898. /* 2 REG_TC7_CTRL_V1_8822C */
  4899. #define BIT_TC7INT_EN_8822C BIT(26)
  4900. #define BIT_TC7MODE_8822C BIT(25)
  4901. #define BIT_TC7EN_8822C BIT(24)
  4902. #define BIT_SHIFT_TC7DATA_8822C 0
  4903. #define BIT_MASK_TC7DATA_8822C 0xffffff
  4904. #define BIT_TC7DATA_8822C(x) \
  4905. (((x) & BIT_MASK_TC7DATA_8822C) << BIT_SHIFT_TC7DATA_8822C)
  4906. #define BITS_TC7DATA_8822C (BIT_MASK_TC7DATA_8822C << BIT_SHIFT_TC7DATA_8822C)
  4907. #define BIT_CLEAR_TC7DATA_8822C(x) ((x) & (~BITS_TC7DATA_8822C))
  4908. #define BIT_GET_TC7DATA_8822C(x) \
  4909. (((x) >> BIT_SHIFT_TC7DATA_8822C) & BIT_MASK_TC7DATA_8822C)
  4910. #define BIT_SET_TC7DATA_8822C(x, v) \
  4911. (BIT_CLEAR_TC7DATA_8822C(x) | BIT_TC7DATA_8822C(v))
  4912. /* 2 REG_TC8_CTRL_V1_8822C */
  4913. #define BIT_TC8INT_EN_8822C BIT(26)
  4914. #define BIT_TC8MODE_8822C BIT(25)
  4915. #define BIT_TC8EN_8822C BIT(24)
  4916. #define BIT_SHIFT_TC8DATA_8822C 0
  4917. #define BIT_MASK_TC8DATA_8822C 0xffffff
  4918. #define BIT_TC8DATA_8822C(x) \
  4919. (((x) & BIT_MASK_TC8DATA_8822C) << BIT_SHIFT_TC8DATA_8822C)
  4920. #define BITS_TC8DATA_8822C (BIT_MASK_TC8DATA_8822C << BIT_SHIFT_TC8DATA_8822C)
  4921. #define BIT_CLEAR_TC8DATA_8822C(x) ((x) & (~BITS_TC8DATA_8822C))
  4922. #define BIT_GET_TC8DATA_8822C(x) \
  4923. (((x) >> BIT_SHIFT_TC8DATA_8822C) & BIT_MASK_TC8DATA_8822C)
  4924. #define BIT_SET_TC8DATA_8822C(x, v) \
  4925. (BIT_CLEAR_TC8DATA_8822C(x) | BIT_TC8DATA_8822C(v))
  4926. /* 2 REG_RX_BCN_TBTT_ITVL0_8822C */
  4927. #define BIT_SHIFT_RX_BCN_TBTT_ITVL_CLIENT2_8822C 24
  4928. #define BIT_MASK_RX_BCN_TBTT_ITVL_CLIENT2_8822C 0xff
  4929. #define BIT_RX_BCN_TBTT_ITVL_CLIENT2_8822C(x) \
  4930. (((x) & BIT_MASK_RX_BCN_TBTT_ITVL_CLIENT2_8822C) \
  4931. << BIT_SHIFT_RX_BCN_TBTT_ITVL_CLIENT2_8822C)
  4932. #define BITS_RX_BCN_TBTT_ITVL_CLIENT2_8822C \
  4933. (BIT_MASK_RX_BCN_TBTT_ITVL_CLIENT2_8822C \
  4934. << BIT_SHIFT_RX_BCN_TBTT_ITVL_CLIENT2_8822C)
  4935. #define BIT_CLEAR_RX_BCN_TBTT_ITVL_CLIENT2_8822C(x) \
  4936. ((x) & (~BITS_RX_BCN_TBTT_ITVL_CLIENT2_8822C))
  4937. #define BIT_GET_RX_BCN_TBTT_ITVL_CLIENT2_8822C(x) \
  4938. (((x) >> BIT_SHIFT_RX_BCN_TBTT_ITVL_CLIENT2_8822C) & \
  4939. BIT_MASK_RX_BCN_TBTT_ITVL_CLIENT2_8822C)
  4940. #define BIT_SET_RX_BCN_TBTT_ITVL_CLIENT2_8822C(x, v) \
  4941. (BIT_CLEAR_RX_BCN_TBTT_ITVL_CLIENT2_8822C(x) | \
  4942. BIT_RX_BCN_TBTT_ITVL_CLIENT2_8822C(v))
  4943. #define BIT_SHIFT_RX_BCN_TBTT_ITVL_CLIENT1_8822C 16
  4944. #define BIT_MASK_RX_BCN_TBTT_ITVL_CLIENT1_8822C 0xff
  4945. #define BIT_RX_BCN_TBTT_ITVL_CLIENT1_8822C(x) \
  4946. (((x) & BIT_MASK_RX_BCN_TBTT_ITVL_CLIENT1_8822C) \
  4947. << BIT_SHIFT_RX_BCN_TBTT_ITVL_CLIENT1_8822C)
  4948. #define BITS_RX_BCN_TBTT_ITVL_CLIENT1_8822C \
  4949. (BIT_MASK_RX_BCN_TBTT_ITVL_CLIENT1_8822C \
  4950. << BIT_SHIFT_RX_BCN_TBTT_ITVL_CLIENT1_8822C)
  4951. #define BIT_CLEAR_RX_BCN_TBTT_ITVL_CLIENT1_8822C(x) \
  4952. ((x) & (~BITS_RX_BCN_TBTT_ITVL_CLIENT1_8822C))
  4953. #define BIT_GET_RX_BCN_TBTT_ITVL_CLIENT1_8822C(x) \
  4954. (((x) >> BIT_SHIFT_RX_BCN_TBTT_ITVL_CLIENT1_8822C) & \
  4955. BIT_MASK_RX_BCN_TBTT_ITVL_CLIENT1_8822C)
  4956. #define BIT_SET_RX_BCN_TBTT_ITVL_CLIENT1_8822C(x, v) \
  4957. (BIT_CLEAR_RX_BCN_TBTT_ITVL_CLIENT1_8822C(x) | \
  4958. BIT_RX_BCN_TBTT_ITVL_CLIENT1_8822C(v))
  4959. #define BIT_SHIFT_RX_BCN_TBTT_ITVL_CLIENT0_8822C 8
  4960. #define BIT_MASK_RX_BCN_TBTT_ITVL_CLIENT0_8822C 0xff
  4961. #define BIT_RX_BCN_TBTT_ITVL_CLIENT0_8822C(x) \
  4962. (((x) & BIT_MASK_RX_BCN_TBTT_ITVL_CLIENT0_8822C) \
  4963. << BIT_SHIFT_RX_BCN_TBTT_ITVL_CLIENT0_8822C)
  4964. #define BITS_RX_BCN_TBTT_ITVL_CLIENT0_8822C \
  4965. (BIT_MASK_RX_BCN_TBTT_ITVL_CLIENT0_8822C \
  4966. << BIT_SHIFT_RX_BCN_TBTT_ITVL_CLIENT0_8822C)
  4967. #define BIT_CLEAR_RX_BCN_TBTT_ITVL_CLIENT0_8822C(x) \
  4968. ((x) & (~BITS_RX_BCN_TBTT_ITVL_CLIENT0_8822C))
  4969. #define BIT_GET_RX_BCN_TBTT_ITVL_CLIENT0_8822C(x) \
  4970. (((x) >> BIT_SHIFT_RX_BCN_TBTT_ITVL_CLIENT0_8822C) & \
  4971. BIT_MASK_RX_BCN_TBTT_ITVL_CLIENT0_8822C)
  4972. #define BIT_SET_RX_BCN_TBTT_ITVL_CLIENT0_8822C(x, v) \
  4973. (BIT_CLEAR_RX_BCN_TBTT_ITVL_CLIENT0_8822C(x) | \
  4974. BIT_RX_BCN_TBTT_ITVL_CLIENT0_8822C(v))
  4975. #define BIT_SHIFT_RX_BCN_TBTT_ITVL_PORT0_8822C 0
  4976. #define BIT_MASK_RX_BCN_TBTT_ITVL_PORT0_8822C 0xff
  4977. #define BIT_RX_BCN_TBTT_ITVL_PORT0_8822C(x) \
  4978. (((x) & BIT_MASK_RX_BCN_TBTT_ITVL_PORT0_8822C) \
  4979. << BIT_SHIFT_RX_BCN_TBTT_ITVL_PORT0_8822C)
  4980. #define BITS_RX_BCN_TBTT_ITVL_PORT0_8822C \
  4981. (BIT_MASK_RX_BCN_TBTT_ITVL_PORT0_8822C \
  4982. << BIT_SHIFT_RX_BCN_TBTT_ITVL_PORT0_8822C)
  4983. #define BIT_CLEAR_RX_BCN_TBTT_ITVL_PORT0_8822C(x) \
  4984. ((x) & (~BITS_RX_BCN_TBTT_ITVL_PORT0_8822C))
  4985. #define BIT_GET_RX_BCN_TBTT_ITVL_PORT0_8822C(x) \
  4986. (((x) >> BIT_SHIFT_RX_BCN_TBTT_ITVL_PORT0_8822C) & \
  4987. BIT_MASK_RX_BCN_TBTT_ITVL_PORT0_8822C)
  4988. #define BIT_SET_RX_BCN_TBTT_ITVL_PORT0_8822C(x, v) \
  4989. (BIT_CLEAR_RX_BCN_TBTT_ITVL_PORT0_8822C(x) | \
  4990. BIT_RX_BCN_TBTT_ITVL_PORT0_8822C(v))
  4991. /* 2 REG_RX_BCN_TBTT_ITVL1_8822C */
  4992. #define BIT_SHIFT_RX_BCN_TBTT_ITVL_CLIENT3_8822C 0
  4993. #define BIT_MASK_RX_BCN_TBTT_ITVL_CLIENT3_8822C 0xff
  4994. #define BIT_RX_BCN_TBTT_ITVL_CLIENT3_8822C(x) \
  4995. (((x) & BIT_MASK_RX_BCN_TBTT_ITVL_CLIENT3_8822C) \
  4996. << BIT_SHIFT_RX_BCN_TBTT_ITVL_CLIENT3_8822C)
  4997. #define BITS_RX_BCN_TBTT_ITVL_CLIENT3_8822C \
  4998. (BIT_MASK_RX_BCN_TBTT_ITVL_CLIENT3_8822C \
  4999. << BIT_SHIFT_RX_BCN_TBTT_ITVL_CLIENT3_8822C)
  5000. #define BIT_CLEAR_RX_BCN_TBTT_ITVL_CLIENT3_8822C(x) \
  5001. ((x) & (~BITS_RX_BCN_TBTT_ITVL_CLIENT3_8822C))
  5002. #define BIT_GET_RX_BCN_TBTT_ITVL_CLIENT3_8822C(x) \
  5003. (((x) >> BIT_SHIFT_RX_BCN_TBTT_ITVL_CLIENT3_8822C) & \
  5004. BIT_MASK_RX_BCN_TBTT_ITVL_CLIENT3_8822C)
  5005. #define BIT_SET_RX_BCN_TBTT_ITVL_CLIENT3_8822C(x, v) \
  5006. (BIT_CLEAR_RX_BCN_TBTT_ITVL_CLIENT3_8822C(x) | \
  5007. BIT_RX_BCN_TBTT_ITVL_CLIENT3_8822C(v))
  5008. /* 2 REG_NOT_VALID_8822C */
  5009. /* 2 REG_NOT_VALID_8822C */
  5010. /* 2 REG_IO_WRAP_ERR_FLAG_8822C */
  5011. #define BIT_IO_WRAP_ERR_8822C BIT(0)
  5012. /* 2 REG_NOT_VALID_8822C */
  5013. /* 2 REG_NOT_VALID_8822C */
  5014. /* 2 REG_NOT_VALID_8822C */
  5015. /* 2 REG_SPEED_SENSOR_8822C */
  5016. #define BIT_DSS_1_RST_N_8822C BIT(31)
  5017. #define BIT_DSS_1_SPEED_EN_8822C BIT(30)
  5018. #define BIT_DSS_1_WIRE_SEL_8822C BIT(29)
  5019. #define BIT_DSS_ENCLK_8822C BIT(28)
  5020. #define BIT_SHIFT_DSS_1_RO_SEL_8822C 24
  5021. #define BIT_MASK_DSS_1_RO_SEL_8822C 0x7
  5022. #define BIT_DSS_1_RO_SEL_8822C(x) \
  5023. (((x) & BIT_MASK_DSS_1_RO_SEL_8822C) << BIT_SHIFT_DSS_1_RO_SEL_8822C)
  5024. #define BITS_DSS_1_RO_SEL_8822C \
  5025. (BIT_MASK_DSS_1_RO_SEL_8822C << BIT_SHIFT_DSS_1_RO_SEL_8822C)
  5026. #define BIT_CLEAR_DSS_1_RO_SEL_8822C(x) ((x) & (~BITS_DSS_1_RO_SEL_8822C))
  5027. #define BIT_GET_DSS_1_RO_SEL_8822C(x) \
  5028. (((x) >> BIT_SHIFT_DSS_1_RO_SEL_8822C) & BIT_MASK_DSS_1_RO_SEL_8822C)
  5029. #define BIT_SET_DSS_1_RO_SEL_8822C(x, v) \
  5030. (BIT_CLEAR_DSS_1_RO_SEL_8822C(x) | BIT_DSS_1_RO_SEL_8822C(v))
  5031. #define BIT_SHIFT_DSS_1_DATA_IN_8822C 0
  5032. #define BIT_MASK_DSS_1_DATA_IN_8822C 0xfffff
  5033. #define BIT_DSS_1_DATA_IN_8822C(x) \
  5034. (((x) & BIT_MASK_DSS_1_DATA_IN_8822C) << BIT_SHIFT_DSS_1_DATA_IN_8822C)
  5035. #define BITS_DSS_1_DATA_IN_8822C \
  5036. (BIT_MASK_DSS_1_DATA_IN_8822C << BIT_SHIFT_DSS_1_DATA_IN_8822C)
  5037. #define BIT_CLEAR_DSS_1_DATA_IN_8822C(x) ((x) & (~BITS_DSS_1_DATA_IN_8822C))
  5038. #define BIT_GET_DSS_1_DATA_IN_8822C(x) \
  5039. (((x) >> BIT_SHIFT_DSS_1_DATA_IN_8822C) & BIT_MASK_DSS_1_DATA_IN_8822C)
  5040. #define BIT_SET_DSS_1_DATA_IN_8822C(x, v) \
  5041. (BIT_CLEAR_DSS_1_DATA_IN_8822C(x) | BIT_DSS_1_DATA_IN_8822C(v))
  5042. /* 2 REG_SPEED_SENSOR1_8822C */
  5043. #define BIT_DSS_1_READY_8822C BIT(31)
  5044. #define BIT_DSS_1_WSORT_GO_8822C BIT(30)
  5045. #define BIT_SHIFT_DSS_1_COUNT_OUT_8822C 0
  5046. #define BIT_MASK_DSS_1_COUNT_OUT_8822C 0xfffff
  5047. #define BIT_DSS_1_COUNT_OUT_8822C(x) \
  5048. (((x) & BIT_MASK_DSS_1_COUNT_OUT_8822C) \
  5049. << BIT_SHIFT_DSS_1_COUNT_OUT_8822C)
  5050. #define BITS_DSS_1_COUNT_OUT_8822C \
  5051. (BIT_MASK_DSS_1_COUNT_OUT_8822C << BIT_SHIFT_DSS_1_COUNT_OUT_8822C)
  5052. #define BIT_CLEAR_DSS_1_COUNT_OUT_8822C(x) ((x) & (~BITS_DSS_1_COUNT_OUT_8822C))
  5053. #define BIT_GET_DSS_1_COUNT_OUT_8822C(x) \
  5054. (((x) >> BIT_SHIFT_DSS_1_COUNT_OUT_8822C) & \
  5055. BIT_MASK_DSS_1_COUNT_OUT_8822C)
  5056. #define BIT_SET_DSS_1_COUNT_OUT_8822C(x, v) \
  5057. (BIT_CLEAR_DSS_1_COUNT_OUT_8822C(x) | BIT_DSS_1_COUNT_OUT_8822C(v))
  5058. /* 2 REG_SPEED_SENSOR2_8822C */
  5059. #define BIT_DSS_2_RST_N_8822C BIT(31)
  5060. #define BIT_DSS_2_SPEED_EN_8822C BIT(30)
  5061. #define BIT_DSS_2_WIRE_SEL_8822C BIT(29)
  5062. #define BIT_DSS_ENCLK_8822C BIT(28)
  5063. #define BIT_SHIFT_DSS_2_RO_SEL_8822C 24
  5064. #define BIT_MASK_DSS_2_RO_SEL_8822C 0x7
  5065. #define BIT_DSS_2_RO_SEL_8822C(x) \
  5066. (((x) & BIT_MASK_DSS_2_RO_SEL_8822C) << BIT_SHIFT_DSS_2_RO_SEL_8822C)
  5067. #define BITS_DSS_2_RO_SEL_8822C \
  5068. (BIT_MASK_DSS_2_RO_SEL_8822C << BIT_SHIFT_DSS_2_RO_SEL_8822C)
  5069. #define BIT_CLEAR_DSS_2_RO_SEL_8822C(x) ((x) & (~BITS_DSS_2_RO_SEL_8822C))
  5070. #define BIT_GET_DSS_2_RO_SEL_8822C(x) \
  5071. (((x) >> BIT_SHIFT_DSS_2_RO_SEL_8822C) & BIT_MASK_DSS_2_RO_SEL_8822C)
  5072. #define BIT_SET_DSS_2_RO_SEL_8822C(x, v) \
  5073. (BIT_CLEAR_DSS_2_RO_SEL_8822C(x) | BIT_DSS_2_RO_SEL_8822C(v))
  5074. #define BIT_SHIFT_DSS_2_DATA_IN_8822C 0
  5075. #define BIT_MASK_DSS_2_DATA_IN_8822C 0xfffff
  5076. #define BIT_DSS_2_DATA_IN_8822C(x) \
  5077. (((x) & BIT_MASK_DSS_2_DATA_IN_8822C) << BIT_SHIFT_DSS_2_DATA_IN_8822C)
  5078. #define BITS_DSS_2_DATA_IN_8822C \
  5079. (BIT_MASK_DSS_2_DATA_IN_8822C << BIT_SHIFT_DSS_2_DATA_IN_8822C)
  5080. #define BIT_CLEAR_DSS_2_DATA_IN_8822C(x) ((x) & (~BITS_DSS_2_DATA_IN_8822C))
  5081. #define BIT_GET_DSS_2_DATA_IN_8822C(x) \
  5082. (((x) >> BIT_SHIFT_DSS_2_DATA_IN_8822C) & BIT_MASK_DSS_2_DATA_IN_8822C)
  5083. #define BIT_SET_DSS_2_DATA_IN_8822C(x, v) \
  5084. (BIT_CLEAR_DSS_2_DATA_IN_8822C(x) | BIT_DSS_2_DATA_IN_8822C(v))
  5085. /* 2 REG_SPEED_SENSOR3_8822C */
  5086. #define BIT_DSS_2_READY_8822C BIT(31)
  5087. #define BIT_DSS_2_WSORT_GO_8822C BIT(30)
  5088. #define BIT_SHIFT_DSS_2_COUNT_OUT_8822C 0
  5089. #define BIT_MASK_DSS_2_COUNT_OUT_8822C 0xfffff
  5090. #define BIT_DSS_2_COUNT_OUT_8822C(x) \
  5091. (((x) & BIT_MASK_DSS_2_COUNT_OUT_8822C) \
  5092. << BIT_SHIFT_DSS_2_COUNT_OUT_8822C)
  5093. #define BITS_DSS_2_COUNT_OUT_8822C \
  5094. (BIT_MASK_DSS_2_COUNT_OUT_8822C << BIT_SHIFT_DSS_2_COUNT_OUT_8822C)
  5095. #define BIT_CLEAR_DSS_2_COUNT_OUT_8822C(x) ((x) & (~BITS_DSS_2_COUNT_OUT_8822C))
  5096. #define BIT_GET_DSS_2_COUNT_OUT_8822C(x) \
  5097. (((x) >> BIT_SHIFT_DSS_2_COUNT_OUT_8822C) & \
  5098. BIT_MASK_DSS_2_COUNT_OUT_8822C)
  5099. #define BIT_SET_DSS_2_COUNT_OUT_8822C(x, v) \
  5100. (BIT_CLEAR_DSS_2_COUNT_OUT_8822C(x) | BIT_DSS_2_COUNT_OUT_8822C(v))
  5101. /* 2 REG_SPEED_SENSOR4_8822C */
  5102. #define BIT_DSS_3_RST_N_8822C BIT(31)
  5103. #define BIT_DSS_3_SPEED_EN_8822C BIT(30)
  5104. #define BIT_DSS_3_WIRE_SEL_8822C BIT(29)
  5105. #define BIT_DSS_ENCLK_8822C BIT(28)
  5106. #define BIT_SHIFT_DSS_3_RO_SEL_8822C 24
  5107. #define BIT_MASK_DSS_3_RO_SEL_8822C 0x7
  5108. #define BIT_DSS_3_RO_SEL_8822C(x) \
  5109. (((x) & BIT_MASK_DSS_3_RO_SEL_8822C) << BIT_SHIFT_DSS_3_RO_SEL_8822C)
  5110. #define BITS_DSS_3_RO_SEL_8822C \
  5111. (BIT_MASK_DSS_3_RO_SEL_8822C << BIT_SHIFT_DSS_3_RO_SEL_8822C)
  5112. #define BIT_CLEAR_DSS_3_RO_SEL_8822C(x) ((x) & (~BITS_DSS_3_RO_SEL_8822C))
  5113. #define BIT_GET_DSS_3_RO_SEL_8822C(x) \
  5114. (((x) >> BIT_SHIFT_DSS_3_RO_SEL_8822C) & BIT_MASK_DSS_3_RO_SEL_8822C)
  5115. #define BIT_SET_DSS_3_RO_SEL_8822C(x, v) \
  5116. (BIT_CLEAR_DSS_3_RO_SEL_8822C(x) | BIT_DSS_3_RO_SEL_8822C(v))
  5117. #define BIT_SHIFT_DSS_3_DATA_IN_8822C 0
  5118. #define BIT_MASK_DSS_3_DATA_IN_8822C 0xfffff
  5119. #define BIT_DSS_3_DATA_IN_8822C(x) \
  5120. (((x) & BIT_MASK_DSS_3_DATA_IN_8822C) << BIT_SHIFT_DSS_3_DATA_IN_8822C)
  5121. #define BITS_DSS_3_DATA_IN_8822C \
  5122. (BIT_MASK_DSS_3_DATA_IN_8822C << BIT_SHIFT_DSS_3_DATA_IN_8822C)
  5123. #define BIT_CLEAR_DSS_3_DATA_IN_8822C(x) ((x) & (~BITS_DSS_3_DATA_IN_8822C))
  5124. #define BIT_GET_DSS_3_DATA_IN_8822C(x) \
  5125. (((x) >> BIT_SHIFT_DSS_3_DATA_IN_8822C) & BIT_MASK_DSS_3_DATA_IN_8822C)
  5126. #define BIT_SET_DSS_3_DATA_IN_8822C(x, v) \
  5127. (BIT_CLEAR_DSS_3_DATA_IN_8822C(x) | BIT_DSS_3_DATA_IN_8822C(v))
  5128. /* 2 REG_SPEED_SENSOR5_8822C */
  5129. #define BIT_DSS_3_READY_8822C BIT(31)
  5130. #define BIT_DSS_3_WSORT_GO_8822C BIT(30)
  5131. #define BIT_SHIFT_DSS_3_COUNT_OUT_8822C 0
  5132. #define BIT_MASK_DSS_3_COUNT_OUT_8822C 0xfffff
  5133. #define BIT_DSS_3_COUNT_OUT_8822C(x) \
  5134. (((x) & BIT_MASK_DSS_3_COUNT_OUT_8822C) \
  5135. << BIT_SHIFT_DSS_3_COUNT_OUT_8822C)
  5136. #define BITS_DSS_3_COUNT_OUT_8822C \
  5137. (BIT_MASK_DSS_3_COUNT_OUT_8822C << BIT_SHIFT_DSS_3_COUNT_OUT_8822C)
  5138. #define BIT_CLEAR_DSS_3_COUNT_OUT_8822C(x) ((x) & (~BITS_DSS_3_COUNT_OUT_8822C))
  5139. #define BIT_GET_DSS_3_COUNT_OUT_8822C(x) \
  5140. (((x) >> BIT_SHIFT_DSS_3_COUNT_OUT_8822C) & \
  5141. BIT_MASK_DSS_3_COUNT_OUT_8822C)
  5142. #define BIT_SET_DSS_3_COUNT_OUT_8822C(x, v) \
  5143. (BIT_CLEAR_DSS_3_COUNT_OUT_8822C(x) | BIT_DSS_3_COUNT_OUT_8822C(v))
  5144. /* 2 REG_NOT_VALID_8822C */
  5145. /* 2 REG_NOT_VALID_8822C */
  5146. /* 2 REG_NOT_VALID_8822C */
  5147. /* 2 REG_NOT_VALID_8822C */
  5148. /* 2 REG_NOT_VALID_8822C */
  5149. /* 2 REG_NOT_VALID_8822C */
  5150. /* 2 REG_NOT_VALID_8822C */
  5151. /* 2 REG_NOT_VALID_8822C */
  5152. /* 2 REG_NOT_VALID_8822C */
  5153. /* 2 REG_NOT_VALID_8822C */
  5154. /* 2 REG_NOT_VALID_8822C */
  5155. /* 2 REG_COUNTER_CTRL_8822C */
  5156. #define BIT_SHIFT_COUNTER_BASE_8822C 16
  5157. #define BIT_MASK_COUNTER_BASE_8822C 0x1fff
  5158. #define BIT_COUNTER_BASE_8822C(x) \
  5159. (((x) & BIT_MASK_COUNTER_BASE_8822C) << BIT_SHIFT_COUNTER_BASE_8822C)
  5160. #define BITS_COUNTER_BASE_8822C \
  5161. (BIT_MASK_COUNTER_BASE_8822C << BIT_SHIFT_COUNTER_BASE_8822C)
  5162. #define BIT_CLEAR_COUNTER_BASE_8822C(x) ((x) & (~BITS_COUNTER_BASE_8822C))
  5163. #define BIT_GET_COUNTER_BASE_8822C(x) \
  5164. (((x) >> BIT_SHIFT_COUNTER_BASE_8822C) & BIT_MASK_COUNTER_BASE_8822C)
  5165. #define BIT_SET_COUNTER_BASE_8822C(x, v) \
  5166. (BIT_CLEAR_COUNTER_BASE_8822C(x) | BIT_COUNTER_BASE_8822C(v))
  5167. #define BIT_EN_RTS_REQ_8822C BIT(9)
  5168. #define BIT_EN_EDCA_REQ_8822C BIT(8)
  5169. #define BIT_EN_PTCL_REQ_8822C BIT(7)
  5170. #define BIT_EN_SCH_REQ_8822C BIT(6)
  5171. #define BIT_USB_COUNT_EN_8822C BIT(5)
  5172. #define BIT_PCIE_COUNT_EN_8822C BIT(4)
  5173. #define BIT_RQPN_COUNT_EN_8822C BIT(3)
  5174. #define BIT_RDE_COUNT_EN_8822C BIT(2)
  5175. #define BIT_TDE_COUNT_EN_8822C BIT(1)
  5176. #define BIT_DISABLE_COUNTER_8822C BIT(0)
  5177. /* 2 REG_COUNTER_THRESHOLD_8822C */
  5178. #define BIT_SEL_ALL_MACID_8822C BIT(31)
  5179. #define BIT_SHIFT_COUNTER_MACID_8822C 24
  5180. #define BIT_MASK_COUNTER_MACID_8822C 0x7f
  5181. #define BIT_COUNTER_MACID_8822C(x) \
  5182. (((x) & BIT_MASK_COUNTER_MACID_8822C) << BIT_SHIFT_COUNTER_MACID_8822C)
  5183. #define BITS_COUNTER_MACID_8822C \
  5184. (BIT_MASK_COUNTER_MACID_8822C << BIT_SHIFT_COUNTER_MACID_8822C)
  5185. #define BIT_CLEAR_COUNTER_MACID_8822C(x) ((x) & (~BITS_COUNTER_MACID_8822C))
  5186. #define BIT_GET_COUNTER_MACID_8822C(x) \
  5187. (((x) >> BIT_SHIFT_COUNTER_MACID_8822C) & BIT_MASK_COUNTER_MACID_8822C)
  5188. #define BIT_SET_COUNTER_MACID_8822C(x, v) \
  5189. (BIT_CLEAR_COUNTER_MACID_8822C(x) | BIT_COUNTER_MACID_8822C(v))
  5190. #define BIT_SHIFT_AGG_VALUE2_8822C 16
  5191. #define BIT_MASK_AGG_VALUE2_8822C 0x7f
  5192. #define BIT_AGG_VALUE2_8822C(x) \
  5193. (((x) & BIT_MASK_AGG_VALUE2_8822C) << BIT_SHIFT_AGG_VALUE2_8822C)
  5194. #define BITS_AGG_VALUE2_8822C \
  5195. (BIT_MASK_AGG_VALUE2_8822C << BIT_SHIFT_AGG_VALUE2_8822C)
  5196. #define BIT_CLEAR_AGG_VALUE2_8822C(x) ((x) & (~BITS_AGG_VALUE2_8822C))
  5197. #define BIT_GET_AGG_VALUE2_8822C(x) \
  5198. (((x) >> BIT_SHIFT_AGG_VALUE2_8822C) & BIT_MASK_AGG_VALUE2_8822C)
  5199. #define BIT_SET_AGG_VALUE2_8822C(x, v) \
  5200. (BIT_CLEAR_AGG_VALUE2_8822C(x) | BIT_AGG_VALUE2_8822C(v))
  5201. #define BIT_SHIFT_AGG_VALUE1_8822C 8
  5202. #define BIT_MASK_AGG_VALUE1_8822C 0x7f
  5203. #define BIT_AGG_VALUE1_8822C(x) \
  5204. (((x) & BIT_MASK_AGG_VALUE1_8822C) << BIT_SHIFT_AGG_VALUE1_8822C)
  5205. #define BITS_AGG_VALUE1_8822C \
  5206. (BIT_MASK_AGG_VALUE1_8822C << BIT_SHIFT_AGG_VALUE1_8822C)
  5207. #define BIT_CLEAR_AGG_VALUE1_8822C(x) ((x) & (~BITS_AGG_VALUE1_8822C))
  5208. #define BIT_GET_AGG_VALUE1_8822C(x) \
  5209. (((x) >> BIT_SHIFT_AGG_VALUE1_8822C) & BIT_MASK_AGG_VALUE1_8822C)
  5210. #define BIT_SET_AGG_VALUE1_8822C(x, v) \
  5211. (BIT_CLEAR_AGG_VALUE1_8822C(x) | BIT_AGG_VALUE1_8822C(v))
  5212. #define BIT_SHIFT_AGG_VALUE0_8822C 0
  5213. #define BIT_MASK_AGG_VALUE0_8822C 0x7f
  5214. #define BIT_AGG_VALUE0_8822C(x) \
  5215. (((x) & BIT_MASK_AGG_VALUE0_8822C) << BIT_SHIFT_AGG_VALUE0_8822C)
  5216. #define BITS_AGG_VALUE0_8822C \
  5217. (BIT_MASK_AGG_VALUE0_8822C << BIT_SHIFT_AGG_VALUE0_8822C)
  5218. #define BIT_CLEAR_AGG_VALUE0_8822C(x) ((x) & (~BITS_AGG_VALUE0_8822C))
  5219. #define BIT_GET_AGG_VALUE0_8822C(x) \
  5220. (((x) >> BIT_SHIFT_AGG_VALUE0_8822C) & BIT_MASK_AGG_VALUE0_8822C)
  5221. #define BIT_SET_AGG_VALUE0_8822C(x, v) \
  5222. (BIT_CLEAR_AGG_VALUE0_8822C(x) | BIT_AGG_VALUE0_8822C(v))
  5223. /* 2 REG_COUNTER_SET_8822C */
  5224. #define BIT_SHIFT_REQUEST_RESET_8822C 16
  5225. #define BIT_MASK_REQUEST_RESET_8822C 0xffff
  5226. #define BIT_REQUEST_RESET_8822C(x) \
  5227. (((x) & BIT_MASK_REQUEST_RESET_8822C) << BIT_SHIFT_REQUEST_RESET_8822C)
  5228. #define BITS_REQUEST_RESET_8822C \
  5229. (BIT_MASK_REQUEST_RESET_8822C << BIT_SHIFT_REQUEST_RESET_8822C)
  5230. #define BIT_CLEAR_REQUEST_RESET_8822C(x) ((x) & (~BITS_REQUEST_RESET_8822C))
  5231. #define BIT_GET_REQUEST_RESET_8822C(x) \
  5232. (((x) >> BIT_SHIFT_REQUEST_RESET_8822C) & BIT_MASK_REQUEST_RESET_8822C)
  5233. #define BIT_SET_REQUEST_RESET_8822C(x, v) \
  5234. (BIT_CLEAR_REQUEST_RESET_8822C(x) | BIT_REQUEST_RESET_8822C(v))
  5235. #define BIT_SHIFT_REQUEST_START_8822C 0
  5236. #define BIT_MASK_REQUEST_START_8822C 0xffff
  5237. #define BIT_REQUEST_START_8822C(x) \
  5238. (((x) & BIT_MASK_REQUEST_START_8822C) << BIT_SHIFT_REQUEST_START_8822C)
  5239. #define BITS_REQUEST_START_8822C \
  5240. (BIT_MASK_REQUEST_START_8822C << BIT_SHIFT_REQUEST_START_8822C)
  5241. #define BIT_CLEAR_REQUEST_START_8822C(x) ((x) & (~BITS_REQUEST_START_8822C))
  5242. #define BIT_GET_REQUEST_START_8822C(x) \
  5243. (((x) >> BIT_SHIFT_REQUEST_START_8822C) & BIT_MASK_REQUEST_START_8822C)
  5244. #define BIT_SET_REQUEST_START_8822C(x, v) \
  5245. (BIT_CLEAR_REQUEST_START_8822C(x) | BIT_REQUEST_START_8822C(v))
  5246. /* 2 REG_COUNTER_OVERFLOW_8822C */
  5247. #define BIT_SHIFT_CNT_OVF_REG_8822C 0
  5248. #define BIT_MASK_CNT_OVF_REG_8822C 0xffff
  5249. #define BIT_CNT_OVF_REG_8822C(x) \
  5250. (((x) & BIT_MASK_CNT_OVF_REG_8822C) << BIT_SHIFT_CNT_OVF_REG_8822C)
  5251. #define BITS_CNT_OVF_REG_8822C \
  5252. (BIT_MASK_CNT_OVF_REG_8822C << BIT_SHIFT_CNT_OVF_REG_8822C)
  5253. #define BIT_CLEAR_CNT_OVF_REG_8822C(x) ((x) & (~BITS_CNT_OVF_REG_8822C))
  5254. #define BIT_GET_CNT_OVF_REG_8822C(x) \
  5255. (((x) >> BIT_SHIFT_CNT_OVF_REG_8822C) & BIT_MASK_CNT_OVF_REG_8822C)
  5256. #define BIT_SET_CNT_OVF_REG_8822C(x, v) \
  5257. (BIT_CLEAR_CNT_OVF_REG_8822C(x) | BIT_CNT_OVF_REG_8822C(v))
  5258. /* 2 REG_TXDMA_LEN_THRESHOLD_8822C */
  5259. #define BIT_SHIFT_TDE_LEN_TH1_8822C 16
  5260. #define BIT_MASK_TDE_LEN_TH1_8822C 0xffff
  5261. #define BIT_TDE_LEN_TH1_8822C(x) \
  5262. (((x) & BIT_MASK_TDE_LEN_TH1_8822C) << BIT_SHIFT_TDE_LEN_TH1_8822C)
  5263. #define BITS_TDE_LEN_TH1_8822C \
  5264. (BIT_MASK_TDE_LEN_TH1_8822C << BIT_SHIFT_TDE_LEN_TH1_8822C)
  5265. #define BIT_CLEAR_TDE_LEN_TH1_8822C(x) ((x) & (~BITS_TDE_LEN_TH1_8822C))
  5266. #define BIT_GET_TDE_LEN_TH1_8822C(x) \
  5267. (((x) >> BIT_SHIFT_TDE_LEN_TH1_8822C) & BIT_MASK_TDE_LEN_TH1_8822C)
  5268. #define BIT_SET_TDE_LEN_TH1_8822C(x, v) \
  5269. (BIT_CLEAR_TDE_LEN_TH1_8822C(x) | BIT_TDE_LEN_TH1_8822C(v))
  5270. #define BIT_SHIFT_TDE_LEN_TH0_8822C 0
  5271. #define BIT_MASK_TDE_LEN_TH0_8822C 0xffff
  5272. #define BIT_TDE_LEN_TH0_8822C(x) \
  5273. (((x) & BIT_MASK_TDE_LEN_TH0_8822C) << BIT_SHIFT_TDE_LEN_TH0_8822C)
  5274. #define BITS_TDE_LEN_TH0_8822C \
  5275. (BIT_MASK_TDE_LEN_TH0_8822C << BIT_SHIFT_TDE_LEN_TH0_8822C)
  5276. #define BIT_CLEAR_TDE_LEN_TH0_8822C(x) ((x) & (~BITS_TDE_LEN_TH0_8822C))
  5277. #define BIT_GET_TDE_LEN_TH0_8822C(x) \
  5278. (((x) >> BIT_SHIFT_TDE_LEN_TH0_8822C) & BIT_MASK_TDE_LEN_TH0_8822C)
  5279. #define BIT_SET_TDE_LEN_TH0_8822C(x, v) \
  5280. (BIT_CLEAR_TDE_LEN_TH0_8822C(x) | BIT_TDE_LEN_TH0_8822C(v))
  5281. /* 2 REG_RXDMA_LEN_THRESHOLD_8822C */
  5282. #define BIT_SHIFT_RDE_LEN_TH1_8822C 16
  5283. #define BIT_MASK_RDE_LEN_TH1_8822C 0xffff
  5284. #define BIT_RDE_LEN_TH1_8822C(x) \
  5285. (((x) & BIT_MASK_RDE_LEN_TH1_8822C) << BIT_SHIFT_RDE_LEN_TH1_8822C)
  5286. #define BITS_RDE_LEN_TH1_8822C \
  5287. (BIT_MASK_RDE_LEN_TH1_8822C << BIT_SHIFT_RDE_LEN_TH1_8822C)
  5288. #define BIT_CLEAR_RDE_LEN_TH1_8822C(x) ((x) & (~BITS_RDE_LEN_TH1_8822C))
  5289. #define BIT_GET_RDE_LEN_TH1_8822C(x) \
  5290. (((x) >> BIT_SHIFT_RDE_LEN_TH1_8822C) & BIT_MASK_RDE_LEN_TH1_8822C)
  5291. #define BIT_SET_RDE_LEN_TH1_8822C(x, v) \
  5292. (BIT_CLEAR_RDE_LEN_TH1_8822C(x) | BIT_RDE_LEN_TH1_8822C(v))
  5293. #define BIT_SHIFT_RDE_LEN_TH0_8822C 0
  5294. #define BIT_MASK_RDE_LEN_TH0_8822C 0xffff
  5295. #define BIT_RDE_LEN_TH0_8822C(x) \
  5296. (((x) & BIT_MASK_RDE_LEN_TH0_8822C) << BIT_SHIFT_RDE_LEN_TH0_8822C)
  5297. #define BITS_RDE_LEN_TH0_8822C \
  5298. (BIT_MASK_RDE_LEN_TH0_8822C << BIT_SHIFT_RDE_LEN_TH0_8822C)
  5299. #define BIT_CLEAR_RDE_LEN_TH0_8822C(x) ((x) & (~BITS_RDE_LEN_TH0_8822C))
  5300. #define BIT_GET_RDE_LEN_TH0_8822C(x) \
  5301. (((x) >> BIT_SHIFT_RDE_LEN_TH0_8822C) & BIT_MASK_RDE_LEN_TH0_8822C)
  5302. #define BIT_SET_RDE_LEN_TH0_8822C(x, v) \
  5303. (BIT_CLEAR_RDE_LEN_TH0_8822C(x) | BIT_RDE_LEN_TH0_8822C(v))
  5304. /* 2 REG_PCIE_EXEC_TIME_THRESHOLD_8822C */
  5305. #define BIT_SHIFT_COUNT_INT_SEL_8822C 16
  5306. #define BIT_MASK_COUNT_INT_SEL_8822C 0x3
  5307. #define BIT_COUNT_INT_SEL_8822C(x) \
  5308. (((x) & BIT_MASK_COUNT_INT_SEL_8822C) << BIT_SHIFT_COUNT_INT_SEL_8822C)
  5309. #define BITS_COUNT_INT_SEL_8822C \
  5310. (BIT_MASK_COUNT_INT_SEL_8822C << BIT_SHIFT_COUNT_INT_SEL_8822C)
  5311. #define BIT_CLEAR_COUNT_INT_SEL_8822C(x) ((x) & (~BITS_COUNT_INT_SEL_8822C))
  5312. #define BIT_GET_COUNT_INT_SEL_8822C(x) \
  5313. (((x) >> BIT_SHIFT_COUNT_INT_SEL_8822C) & BIT_MASK_COUNT_INT_SEL_8822C)
  5314. #define BIT_SET_COUNT_INT_SEL_8822C(x, v) \
  5315. (BIT_CLEAR_COUNT_INT_SEL_8822C(x) | BIT_COUNT_INT_SEL_8822C(v))
  5316. #define BIT_SHIFT_EXEC_TIME_TH_8822C 0
  5317. #define BIT_MASK_EXEC_TIME_TH_8822C 0xffff
  5318. #define BIT_EXEC_TIME_TH_8822C(x) \
  5319. (((x) & BIT_MASK_EXEC_TIME_TH_8822C) << BIT_SHIFT_EXEC_TIME_TH_8822C)
  5320. #define BITS_EXEC_TIME_TH_8822C \
  5321. (BIT_MASK_EXEC_TIME_TH_8822C << BIT_SHIFT_EXEC_TIME_TH_8822C)
  5322. #define BIT_CLEAR_EXEC_TIME_TH_8822C(x) ((x) & (~BITS_EXEC_TIME_TH_8822C))
  5323. #define BIT_GET_EXEC_TIME_TH_8822C(x) \
  5324. (((x) >> BIT_SHIFT_EXEC_TIME_TH_8822C) & BIT_MASK_EXEC_TIME_TH_8822C)
  5325. #define BIT_SET_EXEC_TIME_TH_8822C(x, v) \
  5326. (BIT_CLEAR_EXEC_TIME_TH_8822C(x) | BIT_EXEC_TIME_TH_8822C(v))
  5327. /* 2 REG_FT2IMR_8822C */
  5328. #define BIT_FS_CLI3_RX_UAPSDMD1_EN_8822C BIT(31)
  5329. #define BIT_FS_CLI3_RX_UAPSDMD0_EN_8822C BIT(30)
  5330. #define BIT_FS_CLI3_TRIGGER_PKT_EN_8822C BIT(29)
  5331. #define BIT_FS_CLI3_EOSP_INT_EN_8822C BIT(28)
  5332. #define BIT_FS_CLI2_RX_UAPSDMD1_EN_8822C BIT(27)
  5333. #define BIT_FS_CLI2_RX_UAPSDMD0_EN_8822C BIT(26)
  5334. #define BIT_FS_CLI2_TRIGGER_PKT_EN_8822C BIT(25)
  5335. #define BIT_FS_CLI2_EOSP_INT_EN_8822C BIT(24)
  5336. #define BIT_FS_CLI1_RX_UAPSDMD1_EN_8822C BIT(23)
  5337. #define BIT_FS_CLI1_RX_UAPSDMD0_EN_8822C BIT(22)
  5338. #define BIT_FS_CLI1_TRIGGER_PKT_EN_8822C BIT(21)
  5339. #define BIT_FS_CLI1_EOSP_INT_EN_8822C BIT(20)
  5340. #define BIT_FS_CLI0_RX_UAPSDMD1_EN_8822C BIT(19)
  5341. #define BIT_FS_CLI0_RX_UAPSDMD0_EN_8822C BIT(18)
  5342. #define BIT_FS_CLI0_TRIGGER_PKT_EN_8822C BIT(17)
  5343. #define BIT_FS_CLI0_EOSP_INT_EN_8822C BIT(16)
  5344. #define BIT_FS_TSF_BIT32_TOGGLE_P2P2_EN_8822C BIT(9)
  5345. #define BIT_FS_TSF_BIT32_TOGGLE_P2P1_EN_8822C BIT(8)
  5346. #define BIT_FS_CLI3_TX_NULL1_INT_EN_8822C BIT(7)
  5347. #define BIT_FS_CLI3_TX_NULL0_INT_EN_8822C BIT(6)
  5348. #define BIT_FS_CLI2_TX_NULL1_INT_EN_8822C BIT(5)
  5349. #define BIT_FS_CLI2_TX_NULL0_INT_EN_8822C BIT(4)
  5350. #define BIT_FS_CLI1_TX_NULL1_INT_EN_8822C BIT(3)
  5351. #define BIT_FS_CLI1_TX_NULL0_INT_EN_8822C BIT(2)
  5352. #define BIT_FS_CLI0_TX_NULL1_INT_EN_8822C BIT(1)
  5353. #define BIT_FS_CLI0_TX_NULL0_INT_EN_8822C BIT(0)
  5354. /* 2 REG_FT2ISR_8822C */
  5355. #define BIT_FS_CLI3_RX_UAPSDMD1_INT_8822C BIT(31)
  5356. #define BIT_FS_CLI3_RX_UAPSDMD0_INT_8822C BIT(30)
  5357. #define BIT_FS_CLI3_TRIGGER_PKT_INT_8822C BIT(29)
  5358. #define BIT_FS_CLI3_EOSP_INT_8822C BIT(28)
  5359. #define BIT_FS_CLI2_RX_UAPSDMD1_INT_8822C BIT(27)
  5360. #define BIT_FS_CLI2_RX_UAPSDMD0_INT_8822C BIT(26)
  5361. #define BIT_FS_CLI2_TRIGGER_PKT_INT_8822C BIT(25)
  5362. #define BIT_FS_CLI2_EOSP_INT_8822C BIT(24)
  5363. #define BIT_FS_CLI1_RX_UAPSDMD1_INT_8822C BIT(23)
  5364. #define BIT_FS_CLI1_RX_UAPSDMD0_INT_8822C BIT(22)
  5365. #define BIT_FS_CLI1_TRIGGER_PKT_INT_8822C BIT(21)
  5366. #define BIT_FS_CLI1_EOSP_INT_8822C BIT(20)
  5367. #define BIT_FS_CLI0_RX_UAPSDMD1_INT_8822C BIT(19)
  5368. #define BIT_FS_CLI0_RX_UAPSDMD0_INT_8822C BIT(18)
  5369. #define BIT_FS_CLI0_TRIGGER_PKT_INT_8822C BIT(17)
  5370. #define BIT_FS_CLI0_EOSP_INT_8822C BIT(16)
  5371. #define BIT_FS_TSF_BIT32_TOGGLE_P2P2_INT_8822C BIT(9)
  5372. #define BIT_FS_TSF_BIT32_TOGGLE_P2P1_INT_8822C BIT(8)
  5373. #define BIT_FS_CLI3_TX_NULL1_INT_8822C BIT(7)
  5374. #define BIT_FS_CLI3_TX_NULL0_INT_8822C BIT(6)
  5375. #define BIT_FS_CLI2_TX_NULL1_INT_8822C BIT(5)
  5376. #define BIT_FS_CLI2_TX_NULL0_INT_8822C BIT(4)
  5377. #define BIT_FS_CLI1_TX_NULL1_INT_8822C BIT(3)
  5378. #define BIT_FS_CLI1_TX_NULL0_INT_8822C BIT(2)
  5379. #define BIT_FS_CLI0_TX_NULL1_INT_8822C BIT(1)
  5380. #define BIT_FS_CLI0_TX_NULL0_INT_8822C BIT(0)
  5381. /* 2 REG_NOT_VALID_8822C */
  5382. /* 2 REG_NOT_VALID_8822C */
  5383. /* 2 REG_MSG2_8822C */
  5384. #define BIT_SHIFT_FW_MSG2_8822C 0
  5385. #define BIT_MASK_FW_MSG2_8822C 0xffffffffL
  5386. #define BIT_FW_MSG2_8822C(x) \
  5387. (((x) & BIT_MASK_FW_MSG2_8822C) << BIT_SHIFT_FW_MSG2_8822C)
  5388. #define BITS_FW_MSG2_8822C (BIT_MASK_FW_MSG2_8822C << BIT_SHIFT_FW_MSG2_8822C)
  5389. #define BIT_CLEAR_FW_MSG2_8822C(x) ((x) & (~BITS_FW_MSG2_8822C))
  5390. #define BIT_GET_FW_MSG2_8822C(x) \
  5391. (((x) >> BIT_SHIFT_FW_MSG2_8822C) & BIT_MASK_FW_MSG2_8822C)
  5392. #define BIT_SET_FW_MSG2_8822C(x, v) \
  5393. (BIT_CLEAR_FW_MSG2_8822C(x) | BIT_FW_MSG2_8822C(v))
  5394. /* 2 REG_MSG3_8822C */
  5395. #define BIT_SHIFT_FW_MSG3_8822C 0
  5396. #define BIT_MASK_FW_MSG3_8822C 0xffffffffL
  5397. #define BIT_FW_MSG3_8822C(x) \
  5398. (((x) & BIT_MASK_FW_MSG3_8822C) << BIT_SHIFT_FW_MSG3_8822C)
  5399. #define BITS_FW_MSG3_8822C (BIT_MASK_FW_MSG3_8822C << BIT_SHIFT_FW_MSG3_8822C)
  5400. #define BIT_CLEAR_FW_MSG3_8822C(x) ((x) & (~BITS_FW_MSG3_8822C))
  5401. #define BIT_GET_FW_MSG3_8822C(x) \
  5402. (((x) >> BIT_SHIFT_FW_MSG3_8822C) & BIT_MASK_FW_MSG3_8822C)
  5403. #define BIT_SET_FW_MSG3_8822C(x, v) \
  5404. (BIT_CLEAR_FW_MSG3_8822C(x) | BIT_FW_MSG3_8822C(v))
  5405. /* 2 REG_MSG4_8822C */
  5406. #define BIT_SHIFT_FW_MSG4_8822C 0
  5407. #define BIT_MASK_FW_MSG4_8822C 0xffffffffL
  5408. #define BIT_FW_MSG4_8822C(x) \
  5409. (((x) & BIT_MASK_FW_MSG4_8822C) << BIT_SHIFT_FW_MSG4_8822C)
  5410. #define BITS_FW_MSG4_8822C (BIT_MASK_FW_MSG4_8822C << BIT_SHIFT_FW_MSG4_8822C)
  5411. #define BIT_CLEAR_FW_MSG4_8822C(x) ((x) & (~BITS_FW_MSG4_8822C))
  5412. #define BIT_GET_FW_MSG4_8822C(x) \
  5413. (((x) >> BIT_SHIFT_FW_MSG4_8822C) & BIT_MASK_FW_MSG4_8822C)
  5414. #define BIT_SET_FW_MSG4_8822C(x, v) \
  5415. (BIT_CLEAR_FW_MSG4_8822C(x) | BIT_FW_MSG4_8822C(v))
  5416. /* 2 REG_MSG5_8822C */
  5417. #define BIT_SHIFT_FW_MSG5_8822C 0
  5418. #define BIT_MASK_FW_MSG5_8822C 0xffffffffL
  5419. #define BIT_FW_MSG5_8822C(x) \
  5420. (((x) & BIT_MASK_FW_MSG5_8822C) << BIT_SHIFT_FW_MSG5_8822C)
  5421. #define BITS_FW_MSG5_8822C (BIT_MASK_FW_MSG5_8822C << BIT_SHIFT_FW_MSG5_8822C)
  5422. #define BIT_CLEAR_FW_MSG5_8822C(x) ((x) & (~BITS_FW_MSG5_8822C))
  5423. #define BIT_GET_FW_MSG5_8822C(x) \
  5424. (((x) >> BIT_SHIFT_FW_MSG5_8822C) & BIT_MASK_FW_MSG5_8822C)
  5425. #define BIT_SET_FW_MSG5_8822C(x, v) \
  5426. (BIT_CLEAR_FW_MSG5_8822C(x) | BIT_FW_MSG5_8822C(v))
  5427. /* 2 REG_NOT_VALID_8822C */
  5428. /* 2 REG_NOT_VALID_8822C */
  5429. /* 2 REG_NOT_VALID_8822C */
  5430. /* 2 REG_NOT_VALID_8822C */
  5431. /* 2 REG_NOT_VALID_8822C */
  5432. /* 2 REG_NOT_VALID_8822C */
  5433. /* 2 REG_NOT_VALID_8822C */
  5434. /* 2 REG_NOT_VALID_8822C */
  5435. /* 2 REG_NOT_VALID_8822C */
  5436. /* 2 REG_NOT_VALID_8822C */
  5437. /* 2 REG_NOT_VALID_8822C */
  5438. /* 2 REG_NOT_VALID_8822C */
  5439. /* 2 REG_NOT_VALID_8822C */
  5440. /* 2 REG_NOT_VALID_8822C */
  5441. /* 2 REG_NOT_VALID_8822C */
  5442. /* 2 REG_NOT_VALID_8822C */
  5443. /* 2 REG_NOT_VALID_8822C */
  5444. /* 2 REG_NOT_VALID_8822C */
  5445. /* 2 REG_NOT_VALID_8822C */
  5446. /* 2 REG_NOT_VALID_8822C */
  5447. /* 2 REG_NOT_VALID_8822C */
  5448. /* 2 REG_NOT_VALID_8822C */
  5449. /* 2 REG_NOT_VALID_8822C */
  5450. /* 2 REG_NOT_VALID_8822C */
  5451. /* 2 REG_NOT_VALID_8822C */
  5452. /* 2 REG_NOT_VALID_8822C */
  5453. /* 2 REG_NOT_VALID_8822C */
  5454. /* 2 REG_NOT_VALID_8822C */
  5455. /* 2 REG_NOT_VALID_8822C */
  5456. /* 2 REG_NOT_VALID_8822C */
  5457. /* 2 REG_NOT_VALID_8822C */
  5458. /* 2 REG_NOT_VALID_8822C */
  5459. /* 2 REG_NOT_VALID_8822C */
  5460. /* 2 REG_NOT_VALID_8822C */
  5461. /* 2 REG_NOT_VALID_8822C */
  5462. /* 2 REG_NOT_VALID_8822C */
  5463. /* 2 REG_NOT_VALID_8822C */
  5464. /* 2 REG_NOT_VALID_8822C */
  5465. /* 2 REG_NOT_VALID_8822C */
  5466. /* 2 REG_NOT_VALID_8822C */
  5467. /* 2 REG_NOT_VALID_8822C */
  5468. /* 2 REG_NOT_VALID_8822C */
  5469. /* 2 REG_NOT_VALID_8822C */
  5470. /* 2 REG_NOT_VALID_8822C */
  5471. /* 2 REG_NOT_VALID_8822C */
  5472. /* 2 REG_NOT_VALID_8822C */
  5473. /* 2 REG_NOT_VALID_8822C */
  5474. /* 2 REG_NOT_VALID_8822C */
  5475. /* 2 REG_NOT_VALID_8822C */
  5476. /* 2 REG_NOT_VALID_8822C */
  5477. /* 2 REG_NOT_VALID_8822C */
  5478. /* 2 REG_NOT_VALID_8822C */
  5479. /* 2 REG_NOT_VALID_8822C */
  5480. /* 2 REG_NOT_VALID_8822C */
  5481. /* 2 REG_NOT_VALID_8822C */
  5482. /* 2 REG_NOT_VALID_8822C */
  5483. /* 2 REG_NOT_VALID_8822C */
  5484. /* 2 REG_NOT_VALID_8822C */
  5485. /* 2 REG_NOT_VALID_8822C */
  5486. /* 2 REG_NOT_VALID_8822C */
  5487. /* 2 REG_NOT_VALID_8822C */
  5488. /* 2 REG_NOT_VALID_8822C */
  5489. /* 2 REG_NOT_VALID_8822C */
  5490. /* 2 REG_NOT_VALID_8822C */
  5491. /* 2 REG_NOT_VALID_8822C */
  5492. /* 2 REG_NOT_VALID_8822C */
  5493. /* 2 REG_NOT_VALID_8822C */
  5494. /* 2 REG_NOT_VALID_8822C */
  5495. /* 2 REG_NOT_VALID_8822C */
  5496. /* 2 REG_NOT_VALID_8822C */
  5497. /* 2 REG_NOT_VALID_8822C */
  5498. /* 2 REG_NOT_VALID_8822C */
  5499. /* 2 REG_NOT_VALID_8822C */
  5500. /* 2 REG_NOT_VALID_8822C */
  5501. /* 2 REG_NOT_VALID_8822C */
  5502. /* 2 REG_NOT_VALID_8822C */
  5503. /* 2 REG_NOT_VALID_8822C */
  5504. /* 2 REG_NOT_VALID_8822C */
  5505. /* 2 REG_NOT_VALID_8822C */
  5506. /* 2 REG_NOT_VALID_8822C */
  5507. /* 2 REG_NOT_VALID_8822C */
  5508. /* 2 REG_NOT_VALID_8822C */
  5509. /* 2 REG_NOT_VALID_8822C */
  5510. /* 2 REG_NOT_VALID_8822C */
  5511. /* 2 REG_NOT_VALID_8822C */
  5512. /* 2 REG_NOT_VALID_8822C */
  5513. /* 2 REG_NOT_VALID_8822C */
  5514. /* 2 REG_NOT_VALID_8822C */
  5515. /* 2 REG_NOT_VALID_8822C */
  5516. /* 2 REG_NOT_VALID_8822C */
  5517. /* 2 REG_NOT_VALID_8822C */
  5518. /* 2 REG_NOT_VALID_8822C */
  5519. /* 2 REG_NOT_VALID_8822C */
  5520. /* 2 REG_NOT_VALID_8822C */
  5521. /* 2 REG_NOT_VALID_8822C */
  5522. /* 2 REG_NOT_VALID_8822C */
  5523. /* 2 REG_NOT_VALID_8822C */
  5524. /* 2 REG_NOT_VALID_8822C */
  5525. /* 2 REG_NOT_VALID_8822C */
  5526. /* 2 REG_NOT_VALID_8822C */
  5527. /* 2 REG_NOT_VALID_8822C */
  5528. /* 2 REG_NOT_VALID_8822C */
  5529. /* 2 REG_NOT_VALID_8822C */
  5530. /* 2 REG_NOT_VALID_8822C */
  5531. /* 2 REG_NOT_VALID_8822C */
  5532. /* 2 REG_NOT_VALID_8822C */
  5533. /* 2 REG_NOT_VALID_8822C */
  5534. /* 2 REG_NOT_VALID_8822C */
  5535. /* 2 REG_NOT_VALID_8822C */
  5536. /* 2 REG_NOT_VALID_8822C */
  5537. /* 2 REG_NOT_VALID_8822C */
  5538. /* 2 REG_NOT_VALID_8822C */
  5539. /* 2 REG_NOT_VALID_8822C */
  5540. /* 2 REG_NOT_VALID_8822C */
  5541. /* 2 REG_NOT_VALID_8822C */
  5542. /* 2 REG_NOT_VALID_8822C */
  5543. /* 2 REG_NOT_VALID_8822C */
  5544. /* 2 REG_NOT_VALID_8822C */
  5545. /* 2 REG_NOT_VALID_8822C */
  5546. /* 2 REG_NOT_VALID_8822C */
  5547. /* 2 REG_NOT_VALID_8822C */
  5548. /* 2 REG_NOT_VALID_8822C */
  5549. /* 2 REG_NOT_VALID_8822C */
  5550. /* 2 REG_NOT_VALID_8822C */
  5551. /* 2 REG_NOT_VALID_8822C */
  5552. /* 2 REG_NOT_VALID_8822C */
  5553. /* 2 REG_NOT_VALID_8822C */
  5554. /* 2 REG_NOT_VALID_8822C */
  5555. /* 2 REG_NOT_VALID_8822C */
  5556. /* 2 REG_FIFOPAGE_CTRL_1_8822C */
  5557. /* 2 REG_NOT_VALID_8822C */
  5558. #define BIT_SHIFT_TX_OQT_HE_FREE_SPACE_V1_8822C 16
  5559. #define BIT_MASK_TX_OQT_HE_FREE_SPACE_V1_8822C 0xff
  5560. #define BIT_TX_OQT_HE_FREE_SPACE_V1_8822C(x) \
  5561. (((x) & BIT_MASK_TX_OQT_HE_FREE_SPACE_V1_8822C) \
  5562. << BIT_SHIFT_TX_OQT_HE_FREE_SPACE_V1_8822C)
  5563. #define BITS_TX_OQT_HE_FREE_SPACE_V1_8822C \
  5564. (BIT_MASK_TX_OQT_HE_FREE_SPACE_V1_8822C \
  5565. << BIT_SHIFT_TX_OQT_HE_FREE_SPACE_V1_8822C)
  5566. #define BIT_CLEAR_TX_OQT_HE_FREE_SPACE_V1_8822C(x) \
  5567. ((x) & (~BITS_TX_OQT_HE_FREE_SPACE_V1_8822C))
  5568. #define BIT_GET_TX_OQT_HE_FREE_SPACE_V1_8822C(x) \
  5569. (((x) >> BIT_SHIFT_TX_OQT_HE_FREE_SPACE_V1_8822C) & \
  5570. BIT_MASK_TX_OQT_HE_FREE_SPACE_V1_8822C)
  5571. #define BIT_SET_TX_OQT_HE_FREE_SPACE_V1_8822C(x, v) \
  5572. (BIT_CLEAR_TX_OQT_HE_FREE_SPACE_V1_8822C(x) | \
  5573. BIT_TX_OQT_HE_FREE_SPACE_V1_8822C(v))
  5574. /* 2 REG_NOT_VALID_8822C */
  5575. #define BIT_SHIFT_TX_OQT_NL_FREE_SPACE_V1_8822C 0
  5576. #define BIT_MASK_TX_OQT_NL_FREE_SPACE_V1_8822C 0xff
  5577. #define BIT_TX_OQT_NL_FREE_SPACE_V1_8822C(x) \
  5578. (((x) & BIT_MASK_TX_OQT_NL_FREE_SPACE_V1_8822C) \
  5579. << BIT_SHIFT_TX_OQT_NL_FREE_SPACE_V1_8822C)
  5580. #define BITS_TX_OQT_NL_FREE_SPACE_V1_8822C \
  5581. (BIT_MASK_TX_OQT_NL_FREE_SPACE_V1_8822C \
  5582. << BIT_SHIFT_TX_OQT_NL_FREE_SPACE_V1_8822C)
  5583. #define BIT_CLEAR_TX_OQT_NL_FREE_SPACE_V1_8822C(x) \
  5584. ((x) & (~BITS_TX_OQT_NL_FREE_SPACE_V1_8822C))
  5585. #define BIT_GET_TX_OQT_NL_FREE_SPACE_V1_8822C(x) \
  5586. (((x) >> BIT_SHIFT_TX_OQT_NL_FREE_SPACE_V1_8822C) & \
  5587. BIT_MASK_TX_OQT_NL_FREE_SPACE_V1_8822C)
  5588. #define BIT_SET_TX_OQT_NL_FREE_SPACE_V1_8822C(x, v) \
  5589. (BIT_CLEAR_TX_OQT_NL_FREE_SPACE_V1_8822C(x) | \
  5590. BIT_TX_OQT_NL_FREE_SPACE_V1_8822C(v))
  5591. /* 2 REG_FIFOPAGE_CTRL_2_8822C */
  5592. #define BIT_BCN_VALID_1_V1_8822C BIT(31)
  5593. /* 2 REG_NOT_VALID_8822C */
  5594. #define BIT_SHIFT_BCN_HEAD_1_V1_8822C 16
  5595. #define BIT_MASK_BCN_HEAD_1_V1_8822C 0xfff
  5596. #define BIT_BCN_HEAD_1_V1_8822C(x) \
  5597. (((x) & BIT_MASK_BCN_HEAD_1_V1_8822C) << BIT_SHIFT_BCN_HEAD_1_V1_8822C)
  5598. #define BITS_BCN_HEAD_1_V1_8822C \
  5599. (BIT_MASK_BCN_HEAD_1_V1_8822C << BIT_SHIFT_BCN_HEAD_1_V1_8822C)
  5600. #define BIT_CLEAR_BCN_HEAD_1_V1_8822C(x) ((x) & (~BITS_BCN_HEAD_1_V1_8822C))
  5601. #define BIT_GET_BCN_HEAD_1_V1_8822C(x) \
  5602. (((x) >> BIT_SHIFT_BCN_HEAD_1_V1_8822C) & BIT_MASK_BCN_HEAD_1_V1_8822C)
  5603. #define BIT_SET_BCN_HEAD_1_V1_8822C(x, v) \
  5604. (BIT_CLEAR_BCN_HEAD_1_V1_8822C(x) | BIT_BCN_HEAD_1_V1_8822C(v))
  5605. #define BIT_BCN_VALID_V1_8822C BIT(15)
  5606. /* 2 REG_NOT_VALID_8822C */
  5607. #define BIT_SHIFT_BCN_HEAD_V1_8822C 0
  5608. #define BIT_MASK_BCN_HEAD_V1_8822C 0xfff
  5609. #define BIT_BCN_HEAD_V1_8822C(x) \
  5610. (((x) & BIT_MASK_BCN_HEAD_V1_8822C) << BIT_SHIFT_BCN_HEAD_V1_8822C)
  5611. #define BITS_BCN_HEAD_V1_8822C \
  5612. (BIT_MASK_BCN_HEAD_V1_8822C << BIT_SHIFT_BCN_HEAD_V1_8822C)
  5613. #define BIT_CLEAR_BCN_HEAD_V1_8822C(x) ((x) & (~BITS_BCN_HEAD_V1_8822C))
  5614. #define BIT_GET_BCN_HEAD_V1_8822C(x) \
  5615. (((x) >> BIT_SHIFT_BCN_HEAD_V1_8822C) & BIT_MASK_BCN_HEAD_V1_8822C)
  5616. #define BIT_SET_BCN_HEAD_V1_8822C(x, v) \
  5617. (BIT_CLEAR_BCN_HEAD_V1_8822C(x) | BIT_BCN_HEAD_V1_8822C(v))
  5618. /* 2 REG_AUTO_LLT_V1_8822C */
  5619. #define BIT_SHIFT_MAX_TX_PKT_V1_8822C 24
  5620. #define BIT_MASK_MAX_TX_PKT_V1_8822C 0xff
  5621. #define BIT_MAX_TX_PKT_V1_8822C(x) \
  5622. (((x) & BIT_MASK_MAX_TX_PKT_V1_8822C) << BIT_SHIFT_MAX_TX_PKT_V1_8822C)
  5623. #define BITS_MAX_TX_PKT_V1_8822C \
  5624. (BIT_MASK_MAX_TX_PKT_V1_8822C << BIT_SHIFT_MAX_TX_PKT_V1_8822C)
  5625. #define BIT_CLEAR_MAX_TX_PKT_V1_8822C(x) ((x) & (~BITS_MAX_TX_PKT_V1_8822C))
  5626. #define BIT_GET_MAX_TX_PKT_V1_8822C(x) \
  5627. (((x) >> BIT_SHIFT_MAX_TX_PKT_V1_8822C) & BIT_MASK_MAX_TX_PKT_V1_8822C)
  5628. #define BIT_SET_MAX_TX_PKT_V1_8822C(x, v) \
  5629. (BIT_CLEAR_MAX_TX_PKT_V1_8822C(x) | BIT_MAX_TX_PKT_V1_8822C(v))
  5630. #define BIT_TDE_ERROR_STOP_V1_8822C BIT(23)
  5631. /* 2 REG_NOT_VALID_8822C */
  5632. #define BIT_SHIFT_LLT_FREE_PAGE_V2_8822C 8
  5633. #define BIT_MASK_LLT_FREE_PAGE_V2_8822C 0xfff
  5634. #define BIT_LLT_FREE_PAGE_V2_8822C(x) \
  5635. (((x) & BIT_MASK_LLT_FREE_PAGE_V2_8822C) \
  5636. << BIT_SHIFT_LLT_FREE_PAGE_V2_8822C)
  5637. #define BITS_LLT_FREE_PAGE_V2_8822C \
  5638. (BIT_MASK_LLT_FREE_PAGE_V2_8822C << BIT_SHIFT_LLT_FREE_PAGE_V2_8822C)
  5639. #define BIT_CLEAR_LLT_FREE_PAGE_V2_8822C(x) \
  5640. ((x) & (~BITS_LLT_FREE_PAGE_V2_8822C))
  5641. #define BIT_GET_LLT_FREE_PAGE_V2_8822C(x) \
  5642. (((x) >> BIT_SHIFT_LLT_FREE_PAGE_V2_8822C) & \
  5643. BIT_MASK_LLT_FREE_PAGE_V2_8822C)
  5644. #define BIT_SET_LLT_FREE_PAGE_V2_8822C(x, v) \
  5645. (BIT_CLEAR_LLT_FREE_PAGE_V2_8822C(x) | BIT_LLT_FREE_PAGE_V2_8822C(v))
  5646. #define BIT_SHIFT_BLK_DESC_NUM_8822C 4
  5647. #define BIT_MASK_BLK_DESC_NUM_8822C 0xf
  5648. #define BIT_BLK_DESC_NUM_8822C(x) \
  5649. (((x) & BIT_MASK_BLK_DESC_NUM_8822C) << BIT_SHIFT_BLK_DESC_NUM_8822C)
  5650. #define BITS_BLK_DESC_NUM_8822C \
  5651. (BIT_MASK_BLK_DESC_NUM_8822C << BIT_SHIFT_BLK_DESC_NUM_8822C)
  5652. #define BIT_CLEAR_BLK_DESC_NUM_8822C(x) ((x) & (~BITS_BLK_DESC_NUM_8822C))
  5653. #define BIT_GET_BLK_DESC_NUM_8822C(x) \
  5654. (((x) >> BIT_SHIFT_BLK_DESC_NUM_8822C) & BIT_MASK_BLK_DESC_NUM_8822C)
  5655. #define BIT_SET_BLK_DESC_NUM_8822C(x, v) \
  5656. (BIT_CLEAR_BLK_DESC_NUM_8822C(x) | BIT_BLK_DESC_NUM_8822C(v))
  5657. #define BIT_R_BCN_HEAD_SEL_8822C BIT(3)
  5658. #define BIT_R_EN_BCN_SW_HEAD_SEL_8822C BIT(2)
  5659. #define BIT_LLT_DBG_SEL_8822C BIT(1)
  5660. #define BIT_AUTO_INIT_LLT_V1_8822C BIT(0)
  5661. /* 2 REG_TXDMA_OFFSET_CHK_8822C */
  5662. #define BIT_EM_CHKSUM_FIN_8822C BIT(31)
  5663. #define BIT_EMN_PCIE_DMA_MOD_8822C BIT(30)
  5664. #define BIT_EN_TXQUE_CLR_8822C BIT(29)
  5665. #define BIT_EN_PCIE_FIFO_MODE_8822C BIT(28)
  5666. #define BIT_SHIFT_PG_UNDER_TH_V1_8822C 16
  5667. #define BIT_MASK_PG_UNDER_TH_V1_8822C 0xfff
  5668. #define BIT_PG_UNDER_TH_V1_8822C(x) \
  5669. (((x) & BIT_MASK_PG_UNDER_TH_V1_8822C) \
  5670. << BIT_SHIFT_PG_UNDER_TH_V1_8822C)
  5671. #define BITS_PG_UNDER_TH_V1_8822C \
  5672. (BIT_MASK_PG_UNDER_TH_V1_8822C << BIT_SHIFT_PG_UNDER_TH_V1_8822C)
  5673. #define BIT_CLEAR_PG_UNDER_TH_V1_8822C(x) ((x) & (~BITS_PG_UNDER_TH_V1_8822C))
  5674. #define BIT_GET_PG_UNDER_TH_V1_8822C(x) \
  5675. (((x) >> BIT_SHIFT_PG_UNDER_TH_V1_8822C) & \
  5676. BIT_MASK_PG_UNDER_TH_V1_8822C)
  5677. #define BIT_SET_PG_UNDER_TH_V1_8822C(x, v) \
  5678. (BIT_CLEAR_PG_UNDER_TH_V1_8822C(x) | BIT_PG_UNDER_TH_V1_8822C(v))
  5679. #define BIT_R_EN_RESET_RESTORE_H2C_8822C BIT(15)
  5680. #define BIT_SDIO_TDE_FINISH_8822C BIT(14)
  5681. #define BIT_SDIO_TXDESC_CHKSUM_EN_8822C BIT(13)
  5682. #define BIT_RST_RDPTR_8822C BIT(12)
  5683. #define BIT_RST_WRPTR_8822C BIT(11)
  5684. #define BIT_CHK_PG_TH_EN_8822C BIT(10)
  5685. #define BIT_DROP_DATA_EN_8822C BIT(9)
  5686. #define BIT_CHECK_OFFSET_EN_8822C BIT(8)
  5687. #define BIT_SHIFT_CHECK_OFFSET_8822C 0
  5688. #define BIT_MASK_CHECK_OFFSET_8822C 0xff
  5689. #define BIT_CHECK_OFFSET_8822C(x) \
  5690. (((x) & BIT_MASK_CHECK_OFFSET_8822C) << BIT_SHIFT_CHECK_OFFSET_8822C)
  5691. #define BITS_CHECK_OFFSET_8822C \
  5692. (BIT_MASK_CHECK_OFFSET_8822C << BIT_SHIFT_CHECK_OFFSET_8822C)
  5693. #define BIT_CLEAR_CHECK_OFFSET_8822C(x) ((x) & (~BITS_CHECK_OFFSET_8822C))
  5694. #define BIT_GET_CHECK_OFFSET_8822C(x) \
  5695. (((x) >> BIT_SHIFT_CHECK_OFFSET_8822C) & BIT_MASK_CHECK_OFFSET_8822C)
  5696. #define BIT_SET_CHECK_OFFSET_8822C(x, v) \
  5697. (BIT_CLEAR_CHECK_OFFSET_8822C(x) | BIT_CHECK_OFFSET_8822C(v))
  5698. /* 2 REG_TXDMA_STATUS_8822C */
  5699. #define BIT_TXPKTBUF_REQ_ERR_8822C BIT(18)
  5700. #define BIT_HI_OQT_UDN_8822C BIT(17)
  5701. #define BIT_HI_OQT_OVF_8822C BIT(16)
  5702. #define BIT_PAYLOAD_CHKSUM_ERR_8822C BIT(15)
  5703. #define BIT_PAYLOAD_UDN_8822C BIT(14)
  5704. #define BIT_PAYLOAD_OVF_8822C BIT(13)
  5705. #define BIT_DSC_CHKSUM_FAIL_8822C BIT(12)
  5706. #define BIT_UNKNOWN_QSEL_8822C BIT(11)
  5707. #define BIT_EP_QSEL_DIFF_8822C BIT(10)
  5708. #define BIT_TX_OFFS_UNMATCH_8822C BIT(9)
  5709. #define BIT_TXOQT_UDN_8822C BIT(8)
  5710. #define BIT_TXOQT_OVF_8822C BIT(7)
  5711. #define BIT_TXDMA_SFF_UDN_8822C BIT(6)
  5712. #define BIT_TXDMA_SFF_OVF_8822C BIT(5)
  5713. #define BIT_LLT_NULL_PG_8822C BIT(4)
  5714. #define BIT_PAGE_UDN_8822C BIT(3)
  5715. #define BIT_PAGE_OVF_8822C BIT(2)
  5716. #define BIT_TXFF_PG_UDN_8822C BIT(1)
  5717. #define BIT_TXFF_PG_OVF_8822C BIT(0)
  5718. /* 2 REG_TX_DMA_DBG_8822C */
  5719. /* 2 REG_TQPNT1_8822C */
  5720. #define BIT_HPQ_INT_EN_8822C BIT(31)
  5721. #define BIT_SHIFT_HPQ_HIGH_TH_V1_8822C 16
  5722. #define BIT_MASK_HPQ_HIGH_TH_V1_8822C 0xfff
  5723. #define BIT_HPQ_HIGH_TH_V1_8822C(x) \
  5724. (((x) & BIT_MASK_HPQ_HIGH_TH_V1_8822C) \
  5725. << BIT_SHIFT_HPQ_HIGH_TH_V1_8822C)
  5726. #define BITS_HPQ_HIGH_TH_V1_8822C \
  5727. (BIT_MASK_HPQ_HIGH_TH_V1_8822C << BIT_SHIFT_HPQ_HIGH_TH_V1_8822C)
  5728. #define BIT_CLEAR_HPQ_HIGH_TH_V1_8822C(x) ((x) & (~BITS_HPQ_HIGH_TH_V1_8822C))
  5729. #define BIT_GET_HPQ_HIGH_TH_V1_8822C(x) \
  5730. (((x) >> BIT_SHIFT_HPQ_HIGH_TH_V1_8822C) & \
  5731. BIT_MASK_HPQ_HIGH_TH_V1_8822C)
  5732. #define BIT_SET_HPQ_HIGH_TH_V1_8822C(x, v) \
  5733. (BIT_CLEAR_HPQ_HIGH_TH_V1_8822C(x) | BIT_HPQ_HIGH_TH_V1_8822C(v))
  5734. #define BIT_SHIFT_HPQ_LOW_TH_V1_8822C 0
  5735. #define BIT_MASK_HPQ_LOW_TH_V1_8822C 0xfff
  5736. #define BIT_HPQ_LOW_TH_V1_8822C(x) \
  5737. (((x) & BIT_MASK_HPQ_LOW_TH_V1_8822C) << BIT_SHIFT_HPQ_LOW_TH_V1_8822C)
  5738. #define BITS_HPQ_LOW_TH_V1_8822C \
  5739. (BIT_MASK_HPQ_LOW_TH_V1_8822C << BIT_SHIFT_HPQ_LOW_TH_V1_8822C)
  5740. #define BIT_CLEAR_HPQ_LOW_TH_V1_8822C(x) ((x) & (~BITS_HPQ_LOW_TH_V1_8822C))
  5741. #define BIT_GET_HPQ_LOW_TH_V1_8822C(x) \
  5742. (((x) >> BIT_SHIFT_HPQ_LOW_TH_V1_8822C) & BIT_MASK_HPQ_LOW_TH_V1_8822C)
  5743. #define BIT_SET_HPQ_LOW_TH_V1_8822C(x, v) \
  5744. (BIT_CLEAR_HPQ_LOW_TH_V1_8822C(x) | BIT_HPQ_LOW_TH_V1_8822C(v))
  5745. /* 2 REG_TQPNT2_8822C */
  5746. #define BIT_NPQ_INT_EN_8822C BIT(31)
  5747. #define BIT_SHIFT_NPQ_HIGH_TH_V1_8822C 16
  5748. #define BIT_MASK_NPQ_HIGH_TH_V1_8822C 0xfff
  5749. #define BIT_NPQ_HIGH_TH_V1_8822C(x) \
  5750. (((x) & BIT_MASK_NPQ_HIGH_TH_V1_8822C) \
  5751. << BIT_SHIFT_NPQ_HIGH_TH_V1_8822C)
  5752. #define BITS_NPQ_HIGH_TH_V1_8822C \
  5753. (BIT_MASK_NPQ_HIGH_TH_V1_8822C << BIT_SHIFT_NPQ_HIGH_TH_V1_8822C)
  5754. #define BIT_CLEAR_NPQ_HIGH_TH_V1_8822C(x) ((x) & (~BITS_NPQ_HIGH_TH_V1_8822C))
  5755. #define BIT_GET_NPQ_HIGH_TH_V1_8822C(x) \
  5756. (((x) >> BIT_SHIFT_NPQ_HIGH_TH_V1_8822C) & \
  5757. BIT_MASK_NPQ_HIGH_TH_V1_8822C)
  5758. #define BIT_SET_NPQ_HIGH_TH_V1_8822C(x, v) \
  5759. (BIT_CLEAR_NPQ_HIGH_TH_V1_8822C(x) | BIT_NPQ_HIGH_TH_V1_8822C(v))
  5760. #define BIT_SHIFT_NPQ_LOW_TH_V1_8822C 0
  5761. #define BIT_MASK_NPQ_LOW_TH_V1_8822C 0xfff
  5762. #define BIT_NPQ_LOW_TH_V1_8822C(x) \
  5763. (((x) & BIT_MASK_NPQ_LOW_TH_V1_8822C) << BIT_SHIFT_NPQ_LOW_TH_V1_8822C)
  5764. #define BITS_NPQ_LOW_TH_V1_8822C \
  5765. (BIT_MASK_NPQ_LOW_TH_V1_8822C << BIT_SHIFT_NPQ_LOW_TH_V1_8822C)
  5766. #define BIT_CLEAR_NPQ_LOW_TH_V1_8822C(x) ((x) & (~BITS_NPQ_LOW_TH_V1_8822C))
  5767. #define BIT_GET_NPQ_LOW_TH_V1_8822C(x) \
  5768. (((x) >> BIT_SHIFT_NPQ_LOW_TH_V1_8822C) & BIT_MASK_NPQ_LOW_TH_V1_8822C)
  5769. #define BIT_SET_NPQ_LOW_TH_V1_8822C(x, v) \
  5770. (BIT_CLEAR_NPQ_LOW_TH_V1_8822C(x) | BIT_NPQ_LOW_TH_V1_8822C(v))
  5771. /* 2 REG_TQPNT3_8822C */
  5772. #define BIT_LPQ_INT_EN_8822C BIT(31)
  5773. #define BIT_SHIFT_LPQ_HIGH_TH_V1_8822C 16
  5774. #define BIT_MASK_LPQ_HIGH_TH_V1_8822C 0xfff
  5775. #define BIT_LPQ_HIGH_TH_V1_8822C(x) \
  5776. (((x) & BIT_MASK_LPQ_HIGH_TH_V1_8822C) \
  5777. << BIT_SHIFT_LPQ_HIGH_TH_V1_8822C)
  5778. #define BITS_LPQ_HIGH_TH_V1_8822C \
  5779. (BIT_MASK_LPQ_HIGH_TH_V1_8822C << BIT_SHIFT_LPQ_HIGH_TH_V1_8822C)
  5780. #define BIT_CLEAR_LPQ_HIGH_TH_V1_8822C(x) ((x) & (~BITS_LPQ_HIGH_TH_V1_8822C))
  5781. #define BIT_GET_LPQ_HIGH_TH_V1_8822C(x) \
  5782. (((x) >> BIT_SHIFT_LPQ_HIGH_TH_V1_8822C) & \
  5783. BIT_MASK_LPQ_HIGH_TH_V1_8822C)
  5784. #define BIT_SET_LPQ_HIGH_TH_V1_8822C(x, v) \
  5785. (BIT_CLEAR_LPQ_HIGH_TH_V1_8822C(x) | BIT_LPQ_HIGH_TH_V1_8822C(v))
  5786. #define BIT_SHIFT_LPQ_LOW_TH_V1_8822C 0
  5787. #define BIT_MASK_LPQ_LOW_TH_V1_8822C 0xfff
  5788. #define BIT_LPQ_LOW_TH_V1_8822C(x) \
  5789. (((x) & BIT_MASK_LPQ_LOW_TH_V1_8822C) << BIT_SHIFT_LPQ_LOW_TH_V1_8822C)
  5790. #define BITS_LPQ_LOW_TH_V1_8822C \
  5791. (BIT_MASK_LPQ_LOW_TH_V1_8822C << BIT_SHIFT_LPQ_LOW_TH_V1_8822C)
  5792. #define BIT_CLEAR_LPQ_LOW_TH_V1_8822C(x) ((x) & (~BITS_LPQ_LOW_TH_V1_8822C))
  5793. #define BIT_GET_LPQ_LOW_TH_V1_8822C(x) \
  5794. (((x) >> BIT_SHIFT_LPQ_LOW_TH_V1_8822C) & BIT_MASK_LPQ_LOW_TH_V1_8822C)
  5795. #define BIT_SET_LPQ_LOW_TH_V1_8822C(x, v) \
  5796. (BIT_CLEAR_LPQ_LOW_TH_V1_8822C(x) | BIT_LPQ_LOW_TH_V1_8822C(v))
  5797. /* 2 REG_TQPNT4_8822C */
  5798. #define BIT_EXQ_INT_EN_8822C BIT(31)
  5799. #define BIT_SHIFT_EXQ_HIGH_TH_V1_8822C 16
  5800. #define BIT_MASK_EXQ_HIGH_TH_V1_8822C 0xfff
  5801. #define BIT_EXQ_HIGH_TH_V1_8822C(x) \
  5802. (((x) & BIT_MASK_EXQ_HIGH_TH_V1_8822C) \
  5803. << BIT_SHIFT_EXQ_HIGH_TH_V1_8822C)
  5804. #define BITS_EXQ_HIGH_TH_V1_8822C \
  5805. (BIT_MASK_EXQ_HIGH_TH_V1_8822C << BIT_SHIFT_EXQ_HIGH_TH_V1_8822C)
  5806. #define BIT_CLEAR_EXQ_HIGH_TH_V1_8822C(x) ((x) & (~BITS_EXQ_HIGH_TH_V1_8822C))
  5807. #define BIT_GET_EXQ_HIGH_TH_V1_8822C(x) \
  5808. (((x) >> BIT_SHIFT_EXQ_HIGH_TH_V1_8822C) & \
  5809. BIT_MASK_EXQ_HIGH_TH_V1_8822C)
  5810. #define BIT_SET_EXQ_HIGH_TH_V1_8822C(x, v) \
  5811. (BIT_CLEAR_EXQ_HIGH_TH_V1_8822C(x) | BIT_EXQ_HIGH_TH_V1_8822C(v))
  5812. #define BIT_SHIFT_EXQ_LOW_TH_V1_8822C 0
  5813. #define BIT_MASK_EXQ_LOW_TH_V1_8822C 0xfff
  5814. #define BIT_EXQ_LOW_TH_V1_8822C(x) \
  5815. (((x) & BIT_MASK_EXQ_LOW_TH_V1_8822C) << BIT_SHIFT_EXQ_LOW_TH_V1_8822C)
  5816. #define BITS_EXQ_LOW_TH_V1_8822C \
  5817. (BIT_MASK_EXQ_LOW_TH_V1_8822C << BIT_SHIFT_EXQ_LOW_TH_V1_8822C)
  5818. #define BIT_CLEAR_EXQ_LOW_TH_V1_8822C(x) ((x) & (~BITS_EXQ_LOW_TH_V1_8822C))
  5819. #define BIT_GET_EXQ_LOW_TH_V1_8822C(x) \
  5820. (((x) >> BIT_SHIFT_EXQ_LOW_TH_V1_8822C) & BIT_MASK_EXQ_LOW_TH_V1_8822C)
  5821. #define BIT_SET_EXQ_LOW_TH_V1_8822C(x, v) \
  5822. (BIT_CLEAR_EXQ_LOW_TH_V1_8822C(x) | BIT_EXQ_LOW_TH_V1_8822C(v))
  5823. /* 2 REG_RQPN_CTRL_1_8822C */
  5824. #define BIT_SHIFT_TXPKTNUM_H_V2_8822C 16
  5825. #define BIT_MASK_TXPKTNUM_H_V2_8822C 0xfff
  5826. #define BIT_TXPKTNUM_H_V2_8822C(x) \
  5827. (((x) & BIT_MASK_TXPKTNUM_H_V2_8822C) << BIT_SHIFT_TXPKTNUM_H_V2_8822C)
  5828. #define BITS_TXPKTNUM_H_V2_8822C \
  5829. (BIT_MASK_TXPKTNUM_H_V2_8822C << BIT_SHIFT_TXPKTNUM_H_V2_8822C)
  5830. #define BIT_CLEAR_TXPKTNUM_H_V2_8822C(x) ((x) & (~BITS_TXPKTNUM_H_V2_8822C))
  5831. #define BIT_GET_TXPKTNUM_H_V2_8822C(x) \
  5832. (((x) >> BIT_SHIFT_TXPKTNUM_H_V2_8822C) & BIT_MASK_TXPKTNUM_H_V2_8822C)
  5833. #define BIT_SET_TXPKTNUM_H_V2_8822C(x, v) \
  5834. (BIT_CLEAR_TXPKTNUM_H_V2_8822C(x) | BIT_TXPKTNUM_H_V2_8822C(v))
  5835. #define BIT_SHIFT_TXPKTNUM_V3_8822C 0
  5836. #define BIT_MASK_TXPKTNUM_V3_8822C 0xfff
  5837. #define BIT_TXPKTNUM_V3_8822C(x) \
  5838. (((x) & BIT_MASK_TXPKTNUM_V3_8822C) << BIT_SHIFT_TXPKTNUM_V3_8822C)
  5839. #define BITS_TXPKTNUM_V3_8822C \
  5840. (BIT_MASK_TXPKTNUM_V3_8822C << BIT_SHIFT_TXPKTNUM_V3_8822C)
  5841. #define BIT_CLEAR_TXPKTNUM_V3_8822C(x) ((x) & (~BITS_TXPKTNUM_V3_8822C))
  5842. #define BIT_GET_TXPKTNUM_V3_8822C(x) \
  5843. (((x) >> BIT_SHIFT_TXPKTNUM_V3_8822C) & BIT_MASK_TXPKTNUM_V3_8822C)
  5844. #define BIT_SET_TXPKTNUM_V3_8822C(x, v) \
  5845. (BIT_CLEAR_TXPKTNUM_V3_8822C(x) | BIT_TXPKTNUM_V3_8822C(v))
  5846. /* 2 REG_RQPN_CTRL_2_8822C */
  5847. #define BIT_LD_RQPN_8822C BIT(31)
  5848. #define BIT_EXQ_PUBLIC_DIS_V1_8822C BIT(19)
  5849. #define BIT_NPQ_PUBLIC_DIS_V1_8822C BIT(18)
  5850. #define BIT_LPQ_PUBLIC_DIS_V1_8822C BIT(17)
  5851. #define BIT_HPQ_PUBLIC_DIS_V1_8822C BIT(16)
  5852. #define BIT_SDIO_TXAGG_ALIGN_ADJUST_EN_8822C BIT(15)
  5853. #define BIT_SHIFT_SDIO_TXAGG_ALIGN_SIZE_8822C 0
  5854. #define BIT_MASK_SDIO_TXAGG_ALIGN_SIZE_8822C 0xfff
  5855. #define BIT_SDIO_TXAGG_ALIGN_SIZE_8822C(x) \
  5856. (((x) & BIT_MASK_SDIO_TXAGG_ALIGN_SIZE_8822C) \
  5857. << BIT_SHIFT_SDIO_TXAGG_ALIGN_SIZE_8822C)
  5858. #define BITS_SDIO_TXAGG_ALIGN_SIZE_8822C \
  5859. (BIT_MASK_SDIO_TXAGG_ALIGN_SIZE_8822C \
  5860. << BIT_SHIFT_SDIO_TXAGG_ALIGN_SIZE_8822C)
  5861. #define BIT_CLEAR_SDIO_TXAGG_ALIGN_SIZE_8822C(x) \
  5862. ((x) & (~BITS_SDIO_TXAGG_ALIGN_SIZE_8822C))
  5863. #define BIT_GET_SDIO_TXAGG_ALIGN_SIZE_8822C(x) \
  5864. (((x) >> BIT_SHIFT_SDIO_TXAGG_ALIGN_SIZE_8822C) & \
  5865. BIT_MASK_SDIO_TXAGG_ALIGN_SIZE_8822C)
  5866. #define BIT_SET_SDIO_TXAGG_ALIGN_SIZE_8822C(x, v) \
  5867. (BIT_CLEAR_SDIO_TXAGG_ALIGN_SIZE_8822C(x) | \
  5868. BIT_SDIO_TXAGG_ALIGN_SIZE_8822C(v))
  5869. /* 2 REG_FIFOPAGE_INFO_1_8822C */
  5870. #define BIT_SHIFT_HPQ_AVAL_PG_V1_8822C 16
  5871. #define BIT_MASK_HPQ_AVAL_PG_V1_8822C 0xfff
  5872. #define BIT_HPQ_AVAL_PG_V1_8822C(x) \
  5873. (((x) & BIT_MASK_HPQ_AVAL_PG_V1_8822C) \
  5874. << BIT_SHIFT_HPQ_AVAL_PG_V1_8822C)
  5875. #define BITS_HPQ_AVAL_PG_V1_8822C \
  5876. (BIT_MASK_HPQ_AVAL_PG_V1_8822C << BIT_SHIFT_HPQ_AVAL_PG_V1_8822C)
  5877. #define BIT_CLEAR_HPQ_AVAL_PG_V1_8822C(x) ((x) & (~BITS_HPQ_AVAL_PG_V1_8822C))
  5878. #define BIT_GET_HPQ_AVAL_PG_V1_8822C(x) \
  5879. (((x) >> BIT_SHIFT_HPQ_AVAL_PG_V1_8822C) & \
  5880. BIT_MASK_HPQ_AVAL_PG_V1_8822C)
  5881. #define BIT_SET_HPQ_AVAL_PG_V1_8822C(x, v) \
  5882. (BIT_CLEAR_HPQ_AVAL_PG_V1_8822C(x) | BIT_HPQ_AVAL_PG_V1_8822C(v))
  5883. #define BIT_SHIFT_HPQ_V1_8822C 0
  5884. #define BIT_MASK_HPQ_V1_8822C 0xfff
  5885. #define BIT_HPQ_V1_8822C(x) \
  5886. (((x) & BIT_MASK_HPQ_V1_8822C) << BIT_SHIFT_HPQ_V1_8822C)
  5887. #define BITS_HPQ_V1_8822C (BIT_MASK_HPQ_V1_8822C << BIT_SHIFT_HPQ_V1_8822C)
  5888. #define BIT_CLEAR_HPQ_V1_8822C(x) ((x) & (~BITS_HPQ_V1_8822C))
  5889. #define BIT_GET_HPQ_V1_8822C(x) \
  5890. (((x) >> BIT_SHIFT_HPQ_V1_8822C) & BIT_MASK_HPQ_V1_8822C)
  5891. #define BIT_SET_HPQ_V1_8822C(x, v) \
  5892. (BIT_CLEAR_HPQ_V1_8822C(x) | BIT_HPQ_V1_8822C(v))
  5893. /* 2 REG_FIFOPAGE_INFO_2_8822C */
  5894. #define BIT_SHIFT_LPQ_AVAL_PG_V1_8822C 16
  5895. #define BIT_MASK_LPQ_AVAL_PG_V1_8822C 0xfff
  5896. #define BIT_LPQ_AVAL_PG_V1_8822C(x) \
  5897. (((x) & BIT_MASK_LPQ_AVAL_PG_V1_8822C) \
  5898. << BIT_SHIFT_LPQ_AVAL_PG_V1_8822C)
  5899. #define BITS_LPQ_AVAL_PG_V1_8822C \
  5900. (BIT_MASK_LPQ_AVAL_PG_V1_8822C << BIT_SHIFT_LPQ_AVAL_PG_V1_8822C)
  5901. #define BIT_CLEAR_LPQ_AVAL_PG_V1_8822C(x) ((x) & (~BITS_LPQ_AVAL_PG_V1_8822C))
  5902. #define BIT_GET_LPQ_AVAL_PG_V1_8822C(x) \
  5903. (((x) >> BIT_SHIFT_LPQ_AVAL_PG_V1_8822C) & \
  5904. BIT_MASK_LPQ_AVAL_PG_V1_8822C)
  5905. #define BIT_SET_LPQ_AVAL_PG_V1_8822C(x, v) \
  5906. (BIT_CLEAR_LPQ_AVAL_PG_V1_8822C(x) | BIT_LPQ_AVAL_PG_V1_8822C(v))
  5907. #define BIT_SHIFT_LPQ_V1_8822C 0
  5908. #define BIT_MASK_LPQ_V1_8822C 0xfff
  5909. #define BIT_LPQ_V1_8822C(x) \
  5910. (((x) & BIT_MASK_LPQ_V1_8822C) << BIT_SHIFT_LPQ_V1_8822C)
  5911. #define BITS_LPQ_V1_8822C (BIT_MASK_LPQ_V1_8822C << BIT_SHIFT_LPQ_V1_8822C)
  5912. #define BIT_CLEAR_LPQ_V1_8822C(x) ((x) & (~BITS_LPQ_V1_8822C))
  5913. #define BIT_GET_LPQ_V1_8822C(x) \
  5914. (((x) >> BIT_SHIFT_LPQ_V1_8822C) & BIT_MASK_LPQ_V1_8822C)
  5915. #define BIT_SET_LPQ_V1_8822C(x, v) \
  5916. (BIT_CLEAR_LPQ_V1_8822C(x) | BIT_LPQ_V1_8822C(v))
  5917. /* 2 REG_FIFOPAGE_INFO_3_8822C */
  5918. #define BIT_SHIFT_NPQ_AVAL_PG_V1_8822C 16
  5919. #define BIT_MASK_NPQ_AVAL_PG_V1_8822C 0xfff
  5920. #define BIT_NPQ_AVAL_PG_V1_8822C(x) \
  5921. (((x) & BIT_MASK_NPQ_AVAL_PG_V1_8822C) \
  5922. << BIT_SHIFT_NPQ_AVAL_PG_V1_8822C)
  5923. #define BITS_NPQ_AVAL_PG_V1_8822C \
  5924. (BIT_MASK_NPQ_AVAL_PG_V1_8822C << BIT_SHIFT_NPQ_AVAL_PG_V1_8822C)
  5925. #define BIT_CLEAR_NPQ_AVAL_PG_V1_8822C(x) ((x) & (~BITS_NPQ_AVAL_PG_V1_8822C))
  5926. #define BIT_GET_NPQ_AVAL_PG_V1_8822C(x) \
  5927. (((x) >> BIT_SHIFT_NPQ_AVAL_PG_V1_8822C) & \
  5928. BIT_MASK_NPQ_AVAL_PG_V1_8822C)
  5929. #define BIT_SET_NPQ_AVAL_PG_V1_8822C(x, v) \
  5930. (BIT_CLEAR_NPQ_AVAL_PG_V1_8822C(x) | BIT_NPQ_AVAL_PG_V1_8822C(v))
  5931. #define BIT_SHIFT_NPQ_V1_8822C 0
  5932. #define BIT_MASK_NPQ_V1_8822C 0xfff
  5933. #define BIT_NPQ_V1_8822C(x) \
  5934. (((x) & BIT_MASK_NPQ_V1_8822C) << BIT_SHIFT_NPQ_V1_8822C)
  5935. #define BITS_NPQ_V1_8822C (BIT_MASK_NPQ_V1_8822C << BIT_SHIFT_NPQ_V1_8822C)
  5936. #define BIT_CLEAR_NPQ_V1_8822C(x) ((x) & (~BITS_NPQ_V1_8822C))
  5937. #define BIT_GET_NPQ_V1_8822C(x) \
  5938. (((x) >> BIT_SHIFT_NPQ_V1_8822C) & BIT_MASK_NPQ_V1_8822C)
  5939. #define BIT_SET_NPQ_V1_8822C(x, v) \
  5940. (BIT_CLEAR_NPQ_V1_8822C(x) | BIT_NPQ_V1_8822C(v))
  5941. /* 2 REG_FIFOPAGE_INFO_4_8822C */
  5942. #define BIT_SHIFT_EXQ_AVAL_PG_V1_8822C 16
  5943. #define BIT_MASK_EXQ_AVAL_PG_V1_8822C 0xfff
  5944. #define BIT_EXQ_AVAL_PG_V1_8822C(x) \
  5945. (((x) & BIT_MASK_EXQ_AVAL_PG_V1_8822C) \
  5946. << BIT_SHIFT_EXQ_AVAL_PG_V1_8822C)
  5947. #define BITS_EXQ_AVAL_PG_V1_8822C \
  5948. (BIT_MASK_EXQ_AVAL_PG_V1_8822C << BIT_SHIFT_EXQ_AVAL_PG_V1_8822C)
  5949. #define BIT_CLEAR_EXQ_AVAL_PG_V1_8822C(x) ((x) & (~BITS_EXQ_AVAL_PG_V1_8822C))
  5950. #define BIT_GET_EXQ_AVAL_PG_V1_8822C(x) \
  5951. (((x) >> BIT_SHIFT_EXQ_AVAL_PG_V1_8822C) & \
  5952. BIT_MASK_EXQ_AVAL_PG_V1_8822C)
  5953. #define BIT_SET_EXQ_AVAL_PG_V1_8822C(x, v) \
  5954. (BIT_CLEAR_EXQ_AVAL_PG_V1_8822C(x) | BIT_EXQ_AVAL_PG_V1_8822C(v))
  5955. #define BIT_SHIFT_EXQ_V1_8822C 0
  5956. #define BIT_MASK_EXQ_V1_8822C 0xfff
  5957. #define BIT_EXQ_V1_8822C(x) \
  5958. (((x) & BIT_MASK_EXQ_V1_8822C) << BIT_SHIFT_EXQ_V1_8822C)
  5959. #define BITS_EXQ_V1_8822C (BIT_MASK_EXQ_V1_8822C << BIT_SHIFT_EXQ_V1_8822C)
  5960. #define BIT_CLEAR_EXQ_V1_8822C(x) ((x) & (~BITS_EXQ_V1_8822C))
  5961. #define BIT_GET_EXQ_V1_8822C(x) \
  5962. (((x) >> BIT_SHIFT_EXQ_V1_8822C) & BIT_MASK_EXQ_V1_8822C)
  5963. #define BIT_SET_EXQ_V1_8822C(x, v) \
  5964. (BIT_CLEAR_EXQ_V1_8822C(x) | BIT_EXQ_V1_8822C(v))
  5965. /* 2 REG_FIFOPAGE_INFO_5_8822C */
  5966. #define BIT_SHIFT_PUBQ_AVAL_PG_V1_8822C 16
  5967. #define BIT_MASK_PUBQ_AVAL_PG_V1_8822C 0xfff
  5968. #define BIT_PUBQ_AVAL_PG_V1_8822C(x) \
  5969. (((x) & BIT_MASK_PUBQ_AVAL_PG_V1_8822C) \
  5970. << BIT_SHIFT_PUBQ_AVAL_PG_V1_8822C)
  5971. #define BITS_PUBQ_AVAL_PG_V1_8822C \
  5972. (BIT_MASK_PUBQ_AVAL_PG_V1_8822C << BIT_SHIFT_PUBQ_AVAL_PG_V1_8822C)
  5973. #define BIT_CLEAR_PUBQ_AVAL_PG_V1_8822C(x) ((x) & (~BITS_PUBQ_AVAL_PG_V1_8822C))
  5974. #define BIT_GET_PUBQ_AVAL_PG_V1_8822C(x) \
  5975. (((x) >> BIT_SHIFT_PUBQ_AVAL_PG_V1_8822C) & \
  5976. BIT_MASK_PUBQ_AVAL_PG_V1_8822C)
  5977. #define BIT_SET_PUBQ_AVAL_PG_V1_8822C(x, v) \
  5978. (BIT_CLEAR_PUBQ_AVAL_PG_V1_8822C(x) | BIT_PUBQ_AVAL_PG_V1_8822C(v))
  5979. #define BIT_SHIFT_PUBQ_V1_8822C 0
  5980. #define BIT_MASK_PUBQ_V1_8822C 0xfff
  5981. #define BIT_PUBQ_V1_8822C(x) \
  5982. (((x) & BIT_MASK_PUBQ_V1_8822C) << BIT_SHIFT_PUBQ_V1_8822C)
  5983. #define BITS_PUBQ_V1_8822C (BIT_MASK_PUBQ_V1_8822C << BIT_SHIFT_PUBQ_V1_8822C)
  5984. #define BIT_CLEAR_PUBQ_V1_8822C(x) ((x) & (~BITS_PUBQ_V1_8822C))
  5985. #define BIT_GET_PUBQ_V1_8822C(x) \
  5986. (((x) >> BIT_SHIFT_PUBQ_V1_8822C) & BIT_MASK_PUBQ_V1_8822C)
  5987. #define BIT_SET_PUBQ_V1_8822C(x, v) \
  5988. (BIT_CLEAR_PUBQ_V1_8822C(x) | BIT_PUBQ_V1_8822C(v))
  5989. /* 2 REG_H2C_HEAD_8822C */
  5990. #define BIT_SHIFT_H2C_HEAD_8822C 0
  5991. #define BIT_MASK_H2C_HEAD_8822C 0x3ffff
  5992. #define BIT_H2C_HEAD_8822C(x) \
  5993. (((x) & BIT_MASK_H2C_HEAD_8822C) << BIT_SHIFT_H2C_HEAD_8822C)
  5994. #define BITS_H2C_HEAD_8822C \
  5995. (BIT_MASK_H2C_HEAD_8822C << BIT_SHIFT_H2C_HEAD_8822C)
  5996. #define BIT_CLEAR_H2C_HEAD_8822C(x) ((x) & (~BITS_H2C_HEAD_8822C))
  5997. #define BIT_GET_H2C_HEAD_8822C(x) \
  5998. (((x) >> BIT_SHIFT_H2C_HEAD_8822C) & BIT_MASK_H2C_HEAD_8822C)
  5999. #define BIT_SET_H2C_HEAD_8822C(x, v) \
  6000. (BIT_CLEAR_H2C_HEAD_8822C(x) | BIT_H2C_HEAD_8822C(v))
  6001. /* 2 REG_H2C_TAIL_8822C */
  6002. #define BIT_SHIFT_H2C_TAIL_8822C 0
  6003. #define BIT_MASK_H2C_TAIL_8822C 0x3ffff
  6004. #define BIT_H2C_TAIL_8822C(x) \
  6005. (((x) & BIT_MASK_H2C_TAIL_8822C) << BIT_SHIFT_H2C_TAIL_8822C)
  6006. #define BITS_H2C_TAIL_8822C \
  6007. (BIT_MASK_H2C_TAIL_8822C << BIT_SHIFT_H2C_TAIL_8822C)
  6008. #define BIT_CLEAR_H2C_TAIL_8822C(x) ((x) & (~BITS_H2C_TAIL_8822C))
  6009. #define BIT_GET_H2C_TAIL_8822C(x) \
  6010. (((x) >> BIT_SHIFT_H2C_TAIL_8822C) & BIT_MASK_H2C_TAIL_8822C)
  6011. #define BIT_SET_H2C_TAIL_8822C(x, v) \
  6012. (BIT_CLEAR_H2C_TAIL_8822C(x) | BIT_H2C_TAIL_8822C(v))
  6013. /* 2 REG_H2C_READ_ADDR_8822C */
  6014. #define BIT_SHIFT_H2C_READ_ADDR_8822C 0
  6015. #define BIT_MASK_H2C_READ_ADDR_8822C 0x3ffff
  6016. #define BIT_H2C_READ_ADDR_8822C(x) \
  6017. (((x) & BIT_MASK_H2C_READ_ADDR_8822C) << BIT_SHIFT_H2C_READ_ADDR_8822C)
  6018. #define BITS_H2C_READ_ADDR_8822C \
  6019. (BIT_MASK_H2C_READ_ADDR_8822C << BIT_SHIFT_H2C_READ_ADDR_8822C)
  6020. #define BIT_CLEAR_H2C_READ_ADDR_8822C(x) ((x) & (~BITS_H2C_READ_ADDR_8822C))
  6021. #define BIT_GET_H2C_READ_ADDR_8822C(x) \
  6022. (((x) >> BIT_SHIFT_H2C_READ_ADDR_8822C) & BIT_MASK_H2C_READ_ADDR_8822C)
  6023. #define BIT_SET_H2C_READ_ADDR_8822C(x, v) \
  6024. (BIT_CLEAR_H2C_READ_ADDR_8822C(x) | BIT_H2C_READ_ADDR_8822C(v))
  6025. /* 2 REG_H2C_WR_ADDR_8822C */
  6026. #define BIT_SHIFT_H2C_WR_ADDR_8822C 0
  6027. #define BIT_MASK_H2C_WR_ADDR_8822C 0x3ffff
  6028. #define BIT_H2C_WR_ADDR_8822C(x) \
  6029. (((x) & BIT_MASK_H2C_WR_ADDR_8822C) << BIT_SHIFT_H2C_WR_ADDR_8822C)
  6030. #define BITS_H2C_WR_ADDR_8822C \
  6031. (BIT_MASK_H2C_WR_ADDR_8822C << BIT_SHIFT_H2C_WR_ADDR_8822C)
  6032. #define BIT_CLEAR_H2C_WR_ADDR_8822C(x) ((x) & (~BITS_H2C_WR_ADDR_8822C))
  6033. #define BIT_GET_H2C_WR_ADDR_8822C(x) \
  6034. (((x) >> BIT_SHIFT_H2C_WR_ADDR_8822C) & BIT_MASK_H2C_WR_ADDR_8822C)
  6035. #define BIT_SET_H2C_WR_ADDR_8822C(x, v) \
  6036. (BIT_CLEAR_H2C_WR_ADDR_8822C(x) | BIT_H2C_WR_ADDR_8822C(v))
  6037. /* 2 REG_H2C_INFO_8822C */
  6038. #define BIT_H2C_SPACE_VLD_8822C BIT(3)
  6039. #define BIT_H2C_WR_ADDR_RST_8822C BIT(2)
  6040. #define BIT_SHIFT_H2C_LEN_SEL_8822C 0
  6041. #define BIT_MASK_H2C_LEN_SEL_8822C 0x3
  6042. #define BIT_H2C_LEN_SEL_8822C(x) \
  6043. (((x) & BIT_MASK_H2C_LEN_SEL_8822C) << BIT_SHIFT_H2C_LEN_SEL_8822C)
  6044. #define BITS_H2C_LEN_SEL_8822C \
  6045. (BIT_MASK_H2C_LEN_SEL_8822C << BIT_SHIFT_H2C_LEN_SEL_8822C)
  6046. #define BIT_CLEAR_H2C_LEN_SEL_8822C(x) ((x) & (~BITS_H2C_LEN_SEL_8822C))
  6047. #define BIT_GET_H2C_LEN_SEL_8822C(x) \
  6048. (((x) >> BIT_SHIFT_H2C_LEN_SEL_8822C) & BIT_MASK_H2C_LEN_SEL_8822C)
  6049. #define BIT_SET_H2C_LEN_SEL_8822C(x, v) \
  6050. (BIT_CLEAR_H2C_LEN_SEL_8822C(x) | BIT_H2C_LEN_SEL_8822C(v))
  6051. /* 2 REG_PGSUB_CNT_8822C */
  6052. /* 2 REG_NOT_VALID_8822C */
  6053. #define BIT_RST_PGSUB_CNT_8822C BIT(1)
  6054. #define BIT_PGSUB_CNT_EN_8822C BIT(0)
  6055. /* 2 REG_PGSUB_H_8822C */
  6056. #define BIT_SHIFT_HPQ_PGSUB_CNT_8822C 0
  6057. #define BIT_MASK_HPQ_PGSUB_CNT_8822C 0xffffffffL
  6058. #define BIT_HPQ_PGSUB_CNT_8822C(x) \
  6059. (((x) & BIT_MASK_HPQ_PGSUB_CNT_8822C) << BIT_SHIFT_HPQ_PGSUB_CNT_8822C)
  6060. #define BITS_HPQ_PGSUB_CNT_8822C \
  6061. (BIT_MASK_HPQ_PGSUB_CNT_8822C << BIT_SHIFT_HPQ_PGSUB_CNT_8822C)
  6062. #define BIT_CLEAR_HPQ_PGSUB_CNT_8822C(x) ((x) & (~BITS_HPQ_PGSUB_CNT_8822C))
  6063. #define BIT_GET_HPQ_PGSUB_CNT_8822C(x) \
  6064. (((x) >> BIT_SHIFT_HPQ_PGSUB_CNT_8822C) & BIT_MASK_HPQ_PGSUB_CNT_8822C)
  6065. #define BIT_SET_HPQ_PGSUB_CNT_8822C(x, v) \
  6066. (BIT_CLEAR_HPQ_PGSUB_CNT_8822C(x) | BIT_HPQ_PGSUB_CNT_8822C(v))
  6067. /* 2 REG_PGSUB_N_8822C */
  6068. #define BIT_SHIFT_NPQ_PGSUB_CNT_8822C 0
  6069. #define BIT_MASK_NPQ_PGSUB_CNT_8822C 0xffffffffL
  6070. #define BIT_NPQ_PGSUB_CNT_8822C(x) \
  6071. (((x) & BIT_MASK_NPQ_PGSUB_CNT_8822C) << BIT_SHIFT_NPQ_PGSUB_CNT_8822C)
  6072. #define BITS_NPQ_PGSUB_CNT_8822C \
  6073. (BIT_MASK_NPQ_PGSUB_CNT_8822C << BIT_SHIFT_NPQ_PGSUB_CNT_8822C)
  6074. #define BIT_CLEAR_NPQ_PGSUB_CNT_8822C(x) ((x) & (~BITS_NPQ_PGSUB_CNT_8822C))
  6075. #define BIT_GET_NPQ_PGSUB_CNT_8822C(x) \
  6076. (((x) >> BIT_SHIFT_NPQ_PGSUB_CNT_8822C) & BIT_MASK_NPQ_PGSUB_CNT_8822C)
  6077. #define BIT_SET_NPQ_PGSUB_CNT_8822C(x, v) \
  6078. (BIT_CLEAR_NPQ_PGSUB_CNT_8822C(x) | BIT_NPQ_PGSUB_CNT_8822C(v))
  6079. /* 2 REG_PGSUB_L_8822C */
  6080. #define BIT_SHIFT_LPQ_PGSUB_CNT_8822C 0
  6081. #define BIT_MASK_LPQ_PGSUB_CNT_8822C 0xffffffffL
  6082. #define BIT_LPQ_PGSUB_CNT_8822C(x) \
  6083. (((x) & BIT_MASK_LPQ_PGSUB_CNT_8822C) << BIT_SHIFT_LPQ_PGSUB_CNT_8822C)
  6084. #define BITS_LPQ_PGSUB_CNT_8822C \
  6085. (BIT_MASK_LPQ_PGSUB_CNT_8822C << BIT_SHIFT_LPQ_PGSUB_CNT_8822C)
  6086. #define BIT_CLEAR_LPQ_PGSUB_CNT_8822C(x) ((x) & (~BITS_LPQ_PGSUB_CNT_8822C))
  6087. #define BIT_GET_LPQ_PGSUB_CNT_8822C(x) \
  6088. (((x) >> BIT_SHIFT_LPQ_PGSUB_CNT_8822C) & BIT_MASK_LPQ_PGSUB_CNT_8822C)
  6089. #define BIT_SET_LPQ_PGSUB_CNT_8822C(x, v) \
  6090. (BIT_CLEAR_LPQ_PGSUB_CNT_8822C(x) | BIT_LPQ_PGSUB_CNT_8822C(v))
  6091. /* 2 REG_PGSUB_E_8822C */
  6092. #define BIT_SHIFT_EPQ_PGSUB_CNT_8822C 0
  6093. #define BIT_MASK_EPQ_PGSUB_CNT_8822C 0xffffffffL
  6094. #define BIT_EPQ_PGSUB_CNT_8822C(x) \
  6095. (((x) & BIT_MASK_EPQ_PGSUB_CNT_8822C) << BIT_SHIFT_EPQ_PGSUB_CNT_8822C)
  6096. #define BITS_EPQ_PGSUB_CNT_8822C \
  6097. (BIT_MASK_EPQ_PGSUB_CNT_8822C << BIT_SHIFT_EPQ_PGSUB_CNT_8822C)
  6098. #define BIT_CLEAR_EPQ_PGSUB_CNT_8822C(x) ((x) & (~BITS_EPQ_PGSUB_CNT_8822C))
  6099. #define BIT_GET_EPQ_PGSUB_CNT_8822C(x) \
  6100. (((x) >> BIT_SHIFT_EPQ_PGSUB_CNT_8822C) & BIT_MASK_EPQ_PGSUB_CNT_8822C)
  6101. #define BIT_SET_EPQ_PGSUB_CNT_8822C(x, v) \
  6102. (BIT_CLEAR_EPQ_PGSUB_CNT_8822C(x) | BIT_EPQ_PGSUB_CNT_8822C(v))
  6103. /* 2 REG_RXDMA_AGG_PG_TH_8822C */
  6104. #define BIT_USB_RXDMA_AGG_EN_8822C BIT(31)
  6105. #define BIT_EN_FW_ADD_8822C BIT(30)
  6106. #define BIT_EN_PRE_CALC_8822C BIT(29)
  6107. #define BIT_RXAGG_SW_EN_8822C BIT(28)
  6108. #define BIT_RXAGG_SW_TRIG_8822C BIT(27)
  6109. /* 2 REG_NOT_VALID_8822C */
  6110. #define BIT_SHIFT_DMA_AGG_TO_V1_8822C 8
  6111. #define BIT_MASK_DMA_AGG_TO_V1_8822C 0xff
  6112. #define BIT_DMA_AGG_TO_V1_8822C(x) \
  6113. (((x) & BIT_MASK_DMA_AGG_TO_V1_8822C) << BIT_SHIFT_DMA_AGG_TO_V1_8822C)
  6114. #define BITS_DMA_AGG_TO_V1_8822C \
  6115. (BIT_MASK_DMA_AGG_TO_V1_8822C << BIT_SHIFT_DMA_AGG_TO_V1_8822C)
  6116. #define BIT_CLEAR_DMA_AGG_TO_V1_8822C(x) ((x) & (~BITS_DMA_AGG_TO_V1_8822C))
  6117. #define BIT_GET_DMA_AGG_TO_V1_8822C(x) \
  6118. (((x) >> BIT_SHIFT_DMA_AGG_TO_V1_8822C) & BIT_MASK_DMA_AGG_TO_V1_8822C)
  6119. #define BIT_SET_DMA_AGG_TO_V1_8822C(x, v) \
  6120. (BIT_CLEAR_DMA_AGG_TO_V1_8822C(x) | BIT_DMA_AGG_TO_V1_8822C(v))
  6121. #define BIT_SHIFT_RXDMA_AGG_PG_TH_8822C 0
  6122. #define BIT_MASK_RXDMA_AGG_PG_TH_8822C 0xff
  6123. #define BIT_RXDMA_AGG_PG_TH_8822C(x) \
  6124. (((x) & BIT_MASK_RXDMA_AGG_PG_TH_8822C) \
  6125. << BIT_SHIFT_RXDMA_AGG_PG_TH_8822C)
  6126. #define BITS_RXDMA_AGG_PG_TH_8822C \
  6127. (BIT_MASK_RXDMA_AGG_PG_TH_8822C << BIT_SHIFT_RXDMA_AGG_PG_TH_8822C)
  6128. #define BIT_CLEAR_RXDMA_AGG_PG_TH_8822C(x) ((x) & (~BITS_RXDMA_AGG_PG_TH_8822C))
  6129. #define BIT_GET_RXDMA_AGG_PG_TH_8822C(x) \
  6130. (((x) >> BIT_SHIFT_RXDMA_AGG_PG_TH_8822C) & \
  6131. BIT_MASK_RXDMA_AGG_PG_TH_8822C)
  6132. #define BIT_SET_RXDMA_AGG_PG_TH_8822C(x, v) \
  6133. (BIT_CLEAR_RXDMA_AGG_PG_TH_8822C(x) | BIT_RXDMA_AGG_PG_TH_8822C(v))
  6134. /* 2 REG_RXPKT_NUM_8822C */
  6135. /* 2 REG_NOT_VALID_8822C */
  6136. #define BIT_SHIFT_FW_UPD_RDPTR19_TO_16_8822C 20
  6137. #define BIT_MASK_FW_UPD_RDPTR19_TO_16_8822C 0xf
  6138. #define BIT_FW_UPD_RDPTR19_TO_16_8822C(x) \
  6139. (((x) & BIT_MASK_FW_UPD_RDPTR19_TO_16_8822C) \
  6140. << BIT_SHIFT_FW_UPD_RDPTR19_TO_16_8822C)
  6141. #define BITS_FW_UPD_RDPTR19_TO_16_8822C \
  6142. (BIT_MASK_FW_UPD_RDPTR19_TO_16_8822C \
  6143. << BIT_SHIFT_FW_UPD_RDPTR19_TO_16_8822C)
  6144. #define BIT_CLEAR_FW_UPD_RDPTR19_TO_16_8822C(x) \
  6145. ((x) & (~BITS_FW_UPD_RDPTR19_TO_16_8822C))
  6146. #define BIT_GET_FW_UPD_RDPTR19_TO_16_8822C(x) \
  6147. (((x) >> BIT_SHIFT_FW_UPD_RDPTR19_TO_16_8822C) & \
  6148. BIT_MASK_FW_UPD_RDPTR19_TO_16_8822C)
  6149. #define BIT_SET_FW_UPD_RDPTR19_TO_16_8822C(x, v) \
  6150. (BIT_CLEAR_FW_UPD_RDPTR19_TO_16_8822C(x) | \
  6151. BIT_FW_UPD_RDPTR19_TO_16_8822C(v))
  6152. #define BIT_RXDMA_REQ_8822C BIT(19)
  6153. #define BIT_RW_RELEASE_EN_8822C BIT(18)
  6154. #define BIT_RXDMA_IDLE_8822C BIT(17)
  6155. #define BIT_RXPKT_RELEASE_POLL_8822C BIT(16)
  6156. #define BIT_SHIFT_FW_UPD_RDPTR_8822C 0
  6157. #define BIT_MASK_FW_UPD_RDPTR_8822C 0xffff
  6158. #define BIT_FW_UPD_RDPTR_8822C(x) \
  6159. (((x) & BIT_MASK_FW_UPD_RDPTR_8822C) << BIT_SHIFT_FW_UPD_RDPTR_8822C)
  6160. #define BITS_FW_UPD_RDPTR_8822C \
  6161. (BIT_MASK_FW_UPD_RDPTR_8822C << BIT_SHIFT_FW_UPD_RDPTR_8822C)
  6162. #define BIT_CLEAR_FW_UPD_RDPTR_8822C(x) ((x) & (~BITS_FW_UPD_RDPTR_8822C))
  6163. #define BIT_GET_FW_UPD_RDPTR_8822C(x) \
  6164. (((x) >> BIT_SHIFT_FW_UPD_RDPTR_8822C) & BIT_MASK_FW_UPD_RDPTR_8822C)
  6165. #define BIT_SET_FW_UPD_RDPTR_8822C(x, v) \
  6166. (BIT_CLEAR_FW_UPD_RDPTR_8822C(x) | BIT_FW_UPD_RDPTR_8822C(v))
  6167. /* 2 REG_RXDMA_STATUS_8822C */
  6168. #define BIT_C2H_PKT_OVF_8822C BIT(7)
  6169. #define BIT_AGG_CONFGI_ISSUE_8822C BIT(6)
  6170. #define BIT_FW_POLL_ISSUE_8822C BIT(5)
  6171. #define BIT_RX_DATA_UDN_8822C BIT(4)
  6172. #define BIT_RX_SFF_UDN_8822C BIT(3)
  6173. #define BIT_RX_SFF_OVF_8822C BIT(2)
  6174. #define BIT_RXPKT_OVF_8822C BIT(0)
  6175. /* 2 REG_RXDMA_DPR_8822C */
  6176. #define BIT_SHIFT_RDE_DEBUG_8822C 0
  6177. #define BIT_MASK_RDE_DEBUG_8822C 0xffffffffL
  6178. #define BIT_RDE_DEBUG_8822C(x) \
  6179. (((x) & BIT_MASK_RDE_DEBUG_8822C) << BIT_SHIFT_RDE_DEBUG_8822C)
  6180. #define BITS_RDE_DEBUG_8822C \
  6181. (BIT_MASK_RDE_DEBUG_8822C << BIT_SHIFT_RDE_DEBUG_8822C)
  6182. #define BIT_CLEAR_RDE_DEBUG_8822C(x) ((x) & (~BITS_RDE_DEBUG_8822C))
  6183. #define BIT_GET_RDE_DEBUG_8822C(x) \
  6184. (((x) >> BIT_SHIFT_RDE_DEBUG_8822C) & BIT_MASK_RDE_DEBUG_8822C)
  6185. #define BIT_SET_RDE_DEBUG_8822C(x, v) \
  6186. (BIT_CLEAR_RDE_DEBUG_8822C(x) | BIT_RDE_DEBUG_8822C(v))
  6187. /* 2 REG_RXDMA_MODE_8822C */
  6188. #define BIT_SHIFT_PKTNUM_TH_V2_8822C 24
  6189. #define BIT_MASK_PKTNUM_TH_V2_8822C 0x1f
  6190. #define BIT_PKTNUM_TH_V2_8822C(x) \
  6191. (((x) & BIT_MASK_PKTNUM_TH_V2_8822C) << BIT_SHIFT_PKTNUM_TH_V2_8822C)
  6192. #define BITS_PKTNUM_TH_V2_8822C \
  6193. (BIT_MASK_PKTNUM_TH_V2_8822C << BIT_SHIFT_PKTNUM_TH_V2_8822C)
  6194. #define BIT_CLEAR_PKTNUM_TH_V2_8822C(x) ((x) & (~BITS_PKTNUM_TH_V2_8822C))
  6195. #define BIT_GET_PKTNUM_TH_V2_8822C(x) \
  6196. (((x) >> BIT_SHIFT_PKTNUM_TH_V2_8822C) & BIT_MASK_PKTNUM_TH_V2_8822C)
  6197. #define BIT_SET_PKTNUM_TH_V2_8822C(x, v) \
  6198. (BIT_CLEAR_PKTNUM_TH_V2_8822C(x) | BIT_PKTNUM_TH_V2_8822C(v))
  6199. #define BIT_TXBA_BREAK_USBAGG_8822C BIT(23)
  6200. #define BIT_SHIFT_PKTLEN_PARA_8822C 16
  6201. #define BIT_MASK_PKTLEN_PARA_8822C 0x7
  6202. #define BIT_PKTLEN_PARA_8822C(x) \
  6203. (((x) & BIT_MASK_PKTLEN_PARA_8822C) << BIT_SHIFT_PKTLEN_PARA_8822C)
  6204. #define BITS_PKTLEN_PARA_8822C \
  6205. (BIT_MASK_PKTLEN_PARA_8822C << BIT_SHIFT_PKTLEN_PARA_8822C)
  6206. #define BIT_CLEAR_PKTLEN_PARA_8822C(x) ((x) & (~BITS_PKTLEN_PARA_8822C))
  6207. #define BIT_GET_PKTLEN_PARA_8822C(x) \
  6208. (((x) >> BIT_SHIFT_PKTLEN_PARA_8822C) & BIT_MASK_PKTLEN_PARA_8822C)
  6209. #define BIT_SET_PKTLEN_PARA_8822C(x, v) \
  6210. (BIT_CLEAR_PKTLEN_PARA_8822C(x) | BIT_PKTLEN_PARA_8822C(v))
  6211. #define BIT_RX_DBG_SEL_8822C BIT(7)
  6212. #define BIT_EN_SPD_8822C BIT(6)
  6213. #define BIT_SHIFT_BURST_SIZE_8822C 4
  6214. #define BIT_MASK_BURST_SIZE_8822C 0x3
  6215. #define BIT_BURST_SIZE_8822C(x) \
  6216. (((x) & BIT_MASK_BURST_SIZE_8822C) << BIT_SHIFT_BURST_SIZE_8822C)
  6217. #define BITS_BURST_SIZE_8822C \
  6218. (BIT_MASK_BURST_SIZE_8822C << BIT_SHIFT_BURST_SIZE_8822C)
  6219. #define BIT_CLEAR_BURST_SIZE_8822C(x) ((x) & (~BITS_BURST_SIZE_8822C))
  6220. #define BIT_GET_BURST_SIZE_8822C(x) \
  6221. (((x) >> BIT_SHIFT_BURST_SIZE_8822C) & BIT_MASK_BURST_SIZE_8822C)
  6222. #define BIT_SET_BURST_SIZE_8822C(x, v) \
  6223. (BIT_CLEAR_BURST_SIZE_8822C(x) | BIT_BURST_SIZE_8822C(v))
  6224. #define BIT_SHIFT_BURST_CNT_8822C 2
  6225. #define BIT_MASK_BURST_CNT_8822C 0x3
  6226. #define BIT_BURST_CNT_8822C(x) \
  6227. (((x) & BIT_MASK_BURST_CNT_8822C) << BIT_SHIFT_BURST_CNT_8822C)
  6228. #define BITS_BURST_CNT_8822C \
  6229. (BIT_MASK_BURST_CNT_8822C << BIT_SHIFT_BURST_CNT_8822C)
  6230. #define BIT_CLEAR_BURST_CNT_8822C(x) ((x) & (~BITS_BURST_CNT_8822C))
  6231. #define BIT_GET_BURST_CNT_8822C(x) \
  6232. (((x) >> BIT_SHIFT_BURST_CNT_8822C) & BIT_MASK_BURST_CNT_8822C)
  6233. #define BIT_SET_BURST_CNT_8822C(x, v) \
  6234. (BIT_CLEAR_BURST_CNT_8822C(x) | BIT_BURST_CNT_8822C(v))
  6235. #define BIT_DMA_MODE_8822C BIT(1)
  6236. /* 2 REG_C2H_PKT_8822C */
  6237. #define BIT_SHIFT_R_C2H_STR_ADDR_16_TO_19_8822C 24
  6238. #define BIT_MASK_R_C2H_STR_ADDR_16_TO_19_8822C 0xf
  6239. #define BIT_R_C2H_STR_ADDR_16_TO_19_8822C(x) \
  6240. (((x) & BIT_MASK_R_C2H_STR_ADDR_16_TO_19_8822C) \
  6241. << BIT_SHIFT_R_C2H_STR_ADDR_16_TO_19_8822C)
  6242. #define BITS_R_C2H_STR_ADDR_16_TO_19_8822C \
  6243. (BIT_MASK_R_C2H_STR_ADDR_16_TO_19_8822C \
  6244. << BIT_SHIFT_R_C2H_STR_ADDR_16_TO_19_8822C)
  6245. #define BIT_CLEAR_R_C2H_STR_ADDR_16_TO_19_8822C(x) \
  6246. ((x) & (~BITS_R_C2H_STR_ADDR_16_TO_19_8822C))
  6247. #define BIT_GET_R_C2H_STR_ADDR_16_TO_19_8822C(x) \
  6248. (((x) >> BIT_SHIFT_R_C2H_STR_ADDR_16_TO_19_8822C) & \
  6249. BIT_MASK_R_C2H_STR_ADDR_16_TO_19_8822C)
  6250. #define BIT_SET_R_C2H_STR_ADDR_16_TO_19_8822C(x, v) \
  6251. (BIT_CLEAR_R_C2H_STR_ADDR_16_TO_19_8822C(x) | \
  6252. BIT_R_C2H_STR_ADDR_16_TO_19_8822C(v))
  6253. #define BIT_R_C2H_PKT_REQ_8822C BIT(16)
  6254. #define BIT_SHIFT_R_C2H_STR_ADDR_8822C 0
  6255. #define BIT_MASK_R_C2H_STR_ADDR_8822C 0xffff
  6256. #define BIT_R_C2H_STR_ADDR_8822C(x) \
  6257. (((x) & BIT_MASK_R_C2H_STR_ADDR_8822C) \
  6258. << BIT_SHIFT_R_C2H_STR_ADDR_8822C)
  6259. #define BITS_R_C2H_STR_ADDR_8822C \
  6260. (BIT_MASK_R_C2H_STR_ADDR_8822C << BIT_SHIFT_R_C2H_STR_ADDR_8822C)
  6261. #define BIT_CLEAR_R_C2H_STR_ADDR_8822C(x) ((x) & (~BITS_R_C2H_STR_ADDR_8822C))
  6262. #define BIT_GET_R_C2H_STR_ADDR_8822C(x) \
  6263. (((x) >> BIT_SHIFT_R_C2H_STR_ADDR_8822C) & \
  6264. BIT_MASK_R_C2H_STR_ADDR_8822C)
  6265. #define BIT_SET_R_C2H_STR_ADDR_8822C(x, v) \
  6266. (BIT_CLEAR_R_C2H_STR_ADDR_8822C(x) | BIT_R_C2H_STR_ADDR_8822C(v))
  6267. /* 2 REG_FWFF_C2H_8822C */
  6268. #define BIT_SHIFT_C2H_DMA_ADDR_8822C 0
  6269. #define BIT_MASK_C2H_DMA_ADDR_8822C 0x3ffff
  6270. #define BIT_C2H_DMA_ADDR_8822C(x) \
  6271. (((x) & BIT_MASK_C2H_DMA_ADDR_8822C) << BIT_SHIFT_C2H_DMA_ADDR_8822C)
  6272. #define BITS_C2H_DMA_ADDR_8822C \
  6273. (BIT_MASK_C2H_DMA_ADDR_8822C << BIT_SHIFT_C2H_DMA_ADDR_8822C)
  6274. #define BIT_CLEAR_C2H_DMA_ADDR_8822C(x) ((x) & (~BITS_C2H_DMA_ADDR_8822C))
  6275. #define BIT_GET_C2H_DMA_ADDR_8822C(x) \
  6276. (((x) >> BIT_SHIFT_C2H_DMA_ADDR_8822C) & BIT_MASK_C2H_DMA_ADDR_8822C)
  6277. #define BIT_SET_C2H_DMA_ADDR_8822C(x, v) \
  6278. (BIT_CLEAR_C2H_DMA_ADDR_8822C(x) | BIT_C2H_DMA_ADDR_8822C(v))
  6279. /* 2 REG_FWFF_CTRL_8822C */
  6280. #define BIT_FWFF_DMAPKT_REQ_8822C BIT(31)
  6281. #define BIT_SHIFT_FWFF_DMA_PKT_NUM_8822C 16
  6282. #define BIT_MASK_FWFF_DMA_PKT_NUM_8822C 0xff
  6283. #define BIT_FWFF_DMA_PKT_NUM_8822C(x) \
  6284. (((x) & BIT_MASK_FWFF_DMA_PKT_NUM_8822C) \
  6285. << BIT_SHIFT_FWFF_DMA_PKT_NUM_8822C)
  6286. #define BITS_FWFF_DMA_PKT_NUM_8822C \
  6287. (BIT_MASK_FWFF_DMA_PKT_NUM_8822C << BIT_SHIFT_FWFF_DMA_PKT_NUM_8822C)
  6288. #define BIT_CLEAR_FWFF_DMA_PKT_NUM_8822C(x) \
  6289. ((x) & (~BITS_FWFF_DMA_PKT_NUM_8822C))
  6290. #define BIT_GET_FWFF_DMA_PKT_NUM_8822C(x) \
  6291. (((x) >> BIT_SHIFT_FWFF_DMA_PKT_NUM_8822C) & \
  6292. BIT_MASK_FWFF_DMA_PKT_NUM_8822C)
  6293. #define BIT_SET_FWFF_DMA_PKT_NUM_8822C(x, v) \
  6294. (BIT_CLEAR_FWFF_DMA_PKT_NUM_8822C(x) | BIT_FWFF_DMA_PKT_NUM_8822C(v))
  6295. #define BIT_SHIFT_FWFF_STR_ADDR_8822C 0
  6296. #define BIT_MASK_FWFF_STR_ADDR_8822C 0xffff
  6297. #define BIT_FWFF_STR_ADDR_8822C(x) \
  6298. (((x) & BIT_MASK_FWFF_STR_ADDR_8822C) << BIT_SHIFT_FWFF_STR_ADDR_8822C)
  6299. #define BITS_FWFF_STR_ADDR_8822C \
  6300. (BIT_MASK_FWFF_STR_ADDR_8822C << BIT_SHIFT_FWFF_STR_ADDR_8822C)
  6301. #define BIT_CLEAR_FWFF_STR_ADDR_8822C(x) ((x) & (~BITS_FWFF_STR_ADDR_8822C))
  6302. #define BIT_GET_FWFF_STR_ADDR_8822C(x) \
  6303. (((x) >> BIT_SHIFT_FWFF_STR_ADDR_8822C) & BIT_MASK_FWFF_STR_ADDR_8822C)
  6304. #define BIT_SET_FWFF_STR_ADDR_8822C(x, v) \
  6305. (BIT_CLEAR_FWFF_STR_ADDR_8822C(x) | BIT_FWFF_STR_ADDR_8822C(v))
  6306. /* 2 REG_FWFF_PKT_INFO_8822C */
  6307. #define BIT_SHIFT_FWFF_PKT_QUEUED_8822C 16
  6308. #define BIT_MASK_FWFF_PKT_QUEUED_8822C 0xff
  6309. #define BIT_FWFF_PKT_QUEUED_8822C(x) \
  6310. (((x) & BIT_MASK_FWFF_PKT_QUEUED_8822C) \
  6311. << BIT_SHIFT_FWFF_PKT_QUEUED_8822C)
  6312. #define BITS_FWFF_PKT_QUEUED_8822C \
  6313. (BIT_MASK_FWFF_PKT_QUEUED_8822C << BIT_SHIFT_FWFF_PKT_QUEUED_8822C)
  6314. #define BIT_CLEAR_FWFF_PKT_QUEUED_8822C(x) ((x) & (~BITS_FWFF_PKT_QUEUED_8822C))
  6315. #define BIT_GET_FWFF_PKT_QUEUED_8822C(x) \
  6316. (((x) >> BIT_SHIFT_FWFF_PKT_QUEUED_8822C) & \
  6317. BIT_MASK_FWFF_PKT_QUEUED_8822C)
  6318. #define BIT_SET_FWFF_PKT_QUEUED_8822C(x, v) \
  6319. (BIT_CLEAR_FWFF_PKT_QUEUED_8822C(x) | BIT_FWFF_PKT_QUEUED_8822C(v))
  6320. /* 2 REG_NOT_VALID_8822C */
  6321. #define BIT_SHIFT_FWFF_PKT_STR_ADDR_V2_8822C 0
  6322. #define BIT_MASK_FWFF_PKT_STR_ADDR_V2_8822C 0x3fff
  6323. #define BIT_FWFF_PKT_STR_ADDR_V2_8822C(x) \
  6324. (((x) & BIT_MASK_FWFF_PKT_STR_ADDR_V2_8822C) \
  6325. << BIT_SHIFT_FWFF_PKT_STR_ADDR_V2_8822C)
  6326. #define BITS_FWFF_PKT_STR_ADDR_V2_8822C \
  6327. (BIT_MASK_FWFF_PKT_STR_ADDR_V2_8822C \
  6328. << BIT_SHIFT_FWFF_PKT_STR_ADDR_V2_8822C)
  6329. #define BIT_CLEAR_FWFF_PKT_STR_ADDR_V2_8822C(x) \
  6330. ((x) & (~BITS_FWFF_PKT_STR_ADDR_V2_8822C))
  6331. #define BIT_GET_FWFF_PKT_STR_ADDR_V2_8822C(x) \
  6332. (((x) >> BIT_SHIFT_FWFF_PKT_STR_ADDR_V2_8822C) & \
  6333. BIT_MASK_FWFF_PKT_STR_ADDR_V2_8822C)
  6334. #define BIT_SET_FWFF_PKT_STR_ADDR_V2_8822C(x, v) \
  6335. (BIT_CLEAR_FWFF_PKT_STR_ADDR_V2_8822C(x) | \
  6336. BIT_FWFF_PKT_STR_ADDR_V2_8822C(v))
  6337. /* 2 REG_RXPKTNUM_8822C */
  6338. #define BIT_SHIFT_PKT_NUM_WOL_V1_8822C 16
  6339. #define BIT_MASK_PKT_NUM_WOL_V1_8822C 0xffff
  6340. #define BIT_PKT_NUM_WOL_V1_8822C(x) \
  6341. (((x) & BIT_MASK_PKT_NUM_WOL_V1_8822C) \
  6342. << BIT_SHIFT_PKT_NUM_WOL_V1_8822C)
  6343. #define BITS_PKT_NUM_WOL_V1_8822C \
  6344. (BIT_MASK_PKT_NUM_WOL_V1_8822C << BIT_SHIFT_PKT_NUM_WOL_V1_8822C)
  6345. #define BIT_CLEAR_PKT_NUM_WOL_V1_8822C(x) ((x) & (~BITS_PKT_NUM_WOL_V1_8822C))
  6346. #define BIT_GET_PKT_NUM_WOL_V1_8822C(x) \
  6347. (((x) >> BIT_SHIFT_PKT_NUM_WOL_V1_8822C) & \
  6348. BIT_MASK_PKT_NUM_WOL_V1_8822C)
  6349. #define BIT_SET_PKT_NUM_WOL_V1_8822C(x, v) \
  6350. (BIT_CLEAR_PKT_NUM_WOL_V1_8822C(x) | BIT_PKT_NUM_WOL_V1_8822C(v))
  6351. #define BIT_SHIFT_RXPKT_NUM_V1_8822C 0
  6352. #define BIT_MASK_RXPKT_NUM_V1_8822C 0xffff
  6353. #define BIT_RXPKT_NUM_V1_8822C(x) \
  6354. (((x) & BIT_MASK_RXPKT_NUM_V1_8822C) << BIT_SHIFT_RXPKT_NUM_V1_8822C)
  6355. #define BITS_RXPKT_NUM_V1_8822C \
  6356. (BIT_MASK_RXPKT_NUM_V1_8822C << BIT_SHIFT_RXPKT_NUM_V1_8822C)
  6357. #define BIT_CLEAR_RXPKT_NUM_V1_8822C(x) ((x) & (~BITS_RXPKT_NUM_V1_8822C))
  6358. #define BIT_GET_RXPKT_NUM_V1_8822C(x) \
  6359. (((x) >> BIT_SHIFT_RXPKT_NUM_V1_8822C) & BIT_MASK_RXPKT_NUM_V1_8822C)
  6360. #define BIT_SET_RXPKT_NUM_V1_8822C(x, v) \
  6361. (BIT_CLEAR_RXPKT_NUM_V1_8822C(x) | BIT_RXPKT_NUM_V1_8822C(v))
  6362. /* 2 REG_RXPKTNUM_TH_8822C */
  6363. /* 2 REG_NOT_VALID_8822C */
  6364. #define BIT_SHIFT_RXPKT_NUM_TH_8822C 0
  6365. #define BIT_MASK_RXPKT_NUM_TH_8822C 0xff
  6366. #define BIT_RXPKT_NUM_TH_8822C(x) \
  6367. (((x) & BIT_MASK_RXPKT_NUM_TH_8822C) << BIT_SHIFT_RXPKT_NUM_TH_8822C)
  6368. #define BITS_RXPKT_NUM_TH_8822C \
  6369. (BIT_MASK_RXPKT_NUM_TH_8822C << BIT_SHIFT_RXPKT_NUM_TH_8822C)
  6370. #define BIT_CLEAR_RXPKT_NUM_TH_8822C(x) ((x) & (~BITS_RXPKT_NUM_TH_8822C))
  6371. #define BIT_GET_RXPKT_NUM_TH_8822C(x) \
  6372. (((x) >> BIT_SHIFT_RXPKT_NUM_TH_8822C) & BIT_MASK_RXPKT_NUM_TH_8822C)
  6373. #define BIT_SET_RXPKT_NUM_TH_8822C(x, v) \
  6374. (BIT_CLEAR_RXPKT_NUM_TH_8822C(x) | BIT_RXPKT_NUM_TH_8822C(v))
  6375. /* 2 REG_FW_MSG1_8822C */
  6376. #define BIT_SHIFT_FW_MSG_REG1_8822C 0
  6377. #define BIT_MASK_FW_MSG_REG1_8822C 0xffffffffL
  6378. #define BIT_FW_MSG_REG1_8822C(x) \
  6379. (((x) & BIT_MASK_FW_MSG_REG1_8822C) << BIT_SHIFT_FW_MSG_REG1_8822C)
  6380. #define BITS_FW_MSG_REG1_8822C \
  6381. (BIT_MASK_FW_MSG_REG1_8822C << BIT_SHIFT_FW_MSG_REG1_8822C)
  6382. #define BIT_CLEAR_FW_MSG_REG1_8822C(x) ((x) & (~BITS_FW_MSG_REG1_8822C))
  6383. #define BIT_GET_FW_MSG_REG1_8822C(x) \
  6384. (((x) >> BIT_SHIFT_FW_MSG_REG1_8822C) & BIT_MASK_FW_MSG_REG1_8822C)
  6385. #define BIT_SET_FW_MSG_REG1_8822C(x, v) \
  6386. (BIT_CLEAR_FW_MSG_REG1_8822C(x) | BIT_FW_MSG_REG1_8822C(v))
  6387. /* 2 REG_FW_MSG2_8822C */
  6388. #define BIT_SHIFT_FW_MSG_REG2_8822C 0
  6389. #define BIT_MASK_FW_MSG_REG2_8822C 0xffffffffL
  6390. #define BIT_FW_MSG_REG2_8822C(x) \
  6391. (((x) & BIT_MASK_FW_MSG_REG2_8822C) << BIT_SHIFT_FW_MSG_REG2_8822C)
  6392. #define BITS_FW_MSG_REG2_8822C \
  6393. (BIT_MASK_FW_MSG_REG2_8822C << BIT_SHIFT_FW_MSG_REG2_8822C)
  6394. #define BIT_CLEAR_FW_MSG_REG2_8822C(x) ((x) & (~BITS_FW_MSG_REG2_8822C))
  6395. #define BIT_GET_FW_MSG_REG2_8822C(x) \
  6396. (((x) >> BIT_SHIFT_FW_MSG_REG2_8822C) & BIT_MASK_FW_MSG_REG2_8822C)
  6397. #define BIT_SET_FW_MSG_REG2_8822C(x, v) \
  6398. (BIT_CLEAR_FW_MSG_REG2_8822C(x) | BIT_FW_MSG_REG2_8822C(v))
  6399. /* 2 REG_FW_MSG3_8822C */
  6400. #define BIT_SHIFT_FW_MSG_REG3_8822C 0
  6401. #define BIT_MASK_FW_MSG_REG3_8822C 0xffffffffL
  6402. #define BIT_FW_MSG_REG3_8822C(x) \
  6403. (((x) & BIT_MASK_FW_MSG_REG3_8822C) << BIT_SHIFT_FW_MSG_REG3_8822C)
  6404. #define BITS_FW_MSG_REG3_8822C \
  6405. (BIT_MASK_FW_MSG_REG3_8822C << BIT_SHIFT_FW_MSG_REG3_8822C)
  6406. #define BIT_CLEAR_FW_MSG_REG3_8822C(x) ((x) & (~BITS_FW_MSG_REG3_8822C))
  6407. #define BIT_GET_FW_MSG_REG3_8822C(x) \
  6408. (((x) >> BIT_SHIFT_FW_MSG_REG3_8822C) & BIT_MASK_FW_MSG_REG3_8822C)
  6409. #define BIT_SET_FW_MSG_REG3_8822C(x, v) \
  6410. (BIT_CLEAR_FW_MSG_REG3_8822C(x) | BIT_FW_MSG_REG3_8822C(v))
  6411. /* 2 REG_FW_MSG4_8822C */
  6412. #define BIT_SHIFT_FW_MSG_REG4_8822C 0
  6413. #define BIT_MASK_FW_MSG_REG4_8822C 0xffffffffL
  6414. #define BIT_FW_MSG_REG4_8822C(x) \
  6415. (((x) & BIT_MASK_FW_MSG_REG4_8822C) << BIT_SHIFT_FW_MSG_REG4_8822C)
  6416. #define BITS_FW_MSG_REG4_8822C \
  6417. (BIT_MASK_FW_MSG_REG4_8822C << BIT_SHIFT_FW_MSG_REG4_8822C)
  6418. #define BIT_CLEAR_FW_MSG_REG4_8822C(x) ((x) & (~BITS_FW_MSG_REG4_8822C))
  6419. #define BIT_GET_FW_MSG_REG4_8822C(x) \
  6420. (((x) >> BIT_SHIFT_FW_MSG_REG4_8822C) & BIT_MASK_FW_MSG_REG4_8822C)
  6421. #define BIT_SET_FW_MSG_REG4_8822C(x, v) \
  6422. (BIT_CLEAR_FW_MSG_REG4_8822C(x) | BIT_FW_MSG_REG4_8822C(v))
  6423. /* 2 REG_DDMA_CH0SA_8822C */
  6424. #define BIT_SHIFT_DDMACH0_SA_8822C 0
  6425. #define BIT_MASK_DDMACH0_SA_8822C 0xffffffffL
  6426. #define BIT_DDMACH0_SA_8822C(x) \
  6427. (((x) & BIT_MASK_DDMACH0_SA_8822C) << BIT_SHIFT_DDMACH0_SA_8822C)
  6428. #define BITS_DDMACH0_SA_8822C \
  6429. (BIT_MASK_DDMACH0_SA_8822C << BIT_SHIFT_DDMACH0_SA_8822C)
  6430. #define BIT_CLEAR_DDMACH0_SA_8822C(x) ((x) & (~BITS_DDMACH0_SA_8822C))
  6431. #define BIT_GET_DDMACH0_SA_8822C(x) \
  6432. (((x) >> BIT_SHIFT_DDMACH0_SA_8822C) & BIT_MASK_DDMACH0_SA_8822C)
  6433. #define BIT_SET_DDMACH0_SA_8822C(x, v) \
  6434. (BIT_CLEAR_DDMACH0_SA_8822C(x) | BIT_DDMACH0_SA_8822C(v))
  6435. /* 2 REG_DDMA_CH0DA_8822C */
  6436. #define BIT_SHIFT_DDMACH0_DA_8822C 0
  6437. #define BIT_MASK_DDMACH0_DA_8822C 0xffffffffL
  6438. #define BIT_DDMACH0_DA_8822C(x) \
  6439. (((x) & BIT_MASK_DDMACH0_DA_8822C) << BIT_SHIFT_DDMACH0_DA_8822C)
  6440. #define BITS_DDMACH0_DA_8822C \
  6441. (BIT_MASK_DDMACH0_DA_8822C << BIT_SHIFT_DDMACH0_DA_8822C)
  6442. #define BIT_CLEAR_DDMACH0_DA_8822C(x) ((x) & (~BITS_DDMACH0_DA_8822C))
  6443. #define BIT_GET_DDMACH0_DA_8822C(x) \
  6444. (((x) >> BIT_SHIFT_DDMACH0_DA_8822C) & BIT_MASK_DDMACH0_DA_8822C)
  6445. #define BIT_SET_DDMACH0_DA_8822C(x, v) \
  6446. (BIT_CLEAR_DDMACH0_DA_8822C(x) | BIT_DDMACH0_DA_8822C(v))
  6447. /* 2 REG_DDMA_CH0CTRL_8822C */
  6448. #define BIT_DDMACH0_OWN_8822C BIT(31)
  6449. #define BIT_DDMACH0_IDMEM_ERR_8822C BIT(30)
  6450. #define BIT_DDMACH0_CHKSUM_EN_8822C BIT(29)
  6451. #define BIT_DDMACH0_DA_W_DISABLE_8822C BIT(28)
  6452. #define BIT_DDMACH0_CHKSUM_STS_8822C BIT(27)
  6453. #define BIT_DDMACH0_DDMA_MODE_8822C BIT(26)
  6454. #define BIT_DDMACH0_RESET_CHKSUM_STS_8822C BIT(25)
  6455. #define BIT_DDMACH0_CHKSUM_CONT_8822C BIT(24)
  6456. #define BIT_SHIFT_DDMACH0_DLEN_8822C 0
  6457. #define BIT_MASK_DDMACH0_DLEN_8822C 0x3ffff
  6458. #define BIT_DDMACH0_DLEN_8822C(x) \
  6459. (((x) & BIT_MASK_DDMACH0_DLEN_8822C) << BIT_SHIFT_DDMACH0_DLEN_8822C)
  6460. #define BITS_DDMACH0_DLEN_8822C \
  6461. (BIT_MASK_DDMACH0_DLEN_8822C << BIT_SHIFT_DDMACH0_DLEN_8822C)
  6462. #define BIT_CLEAR_DDMACH0_DLEN_8822C(x) ((x) & (~BITS_DDMACH0_DLEN_8822C))
  6463. #define BIT_GET_DDMACH0_DLEN_8822C(x) \
  6464. (((x) >> BIT_SHIFT_DDMACH0_DLEN_8822C) & BIT_MASK_DDMACH0_DLEN_8822C)
  6465. #define BIT_SET_DDMACH0_DLEN_8822C(x, v) \
  6466. (BIT_CLEAR_DDMACH0_DLEN_8822C(x) | BIT_DDMACH0_DLEN_8822C(v))
  6467. /* 2 REG_DDMA_CH1SA_8822C */
  6468. #define BIT_SHIFT_DDMACH1_SA_8822C 0
  6469. #define BIT_MASK_DDMACH1_SA_8822C 0xffffffffL
  6470. #define BIT_DDMACH1_SA_8822C(x) \
  6471. (((x) & BIT_MASK_DDMACH1_SA_8822C) << BIT_SHIFT_DDMACH1_SA_8822C)
  6472. #define BITS_DDMACH1_SA_8822C \
  6473. (BIT_MASK_DDMACH1_SA_8822C << BIT_SHIFT_DDMACH1_SA_8822C)
  6474. #define BIT_CLEAR_DDMACH1_SA_8822C(x) ((x) & (~BITS_DDMACH1_SA_8822C))
  6475. #define BIT_GET_DDMACH1_SA_8822C(x) \
  6476. (((x) >> BIT_SHIFT_DDMACH1_SA_8822C) & BIT_MASK_DDMACH1_SA_8822C)
  6477. #define BIT_SET_DDMACH1_SA_8822C(x, v) \
  6478. (BIT_CLEAR_DDMACH1_SA_8822C(x) | BIT_DDMACH1_SA_8822C(v))
  6479. /* 2 REG_DDMA_CH1DA_8822C */
  6480. #define BIT_SHIFT_DDMACH1_DA_8822C 0
  6481. #define BIT_MASK_DDMACH1_DA_8822C 0xffffffffL
  6482. #define BIT_DDMACH1_DA_8822C(x) \
  6483. (((x) & BIT_MASK_DDMACH1_DA_8822C) << BIT_SHIFT_DDMACH1_DA_8822C)
  6484. #define BITS_DDMACH1_DA_8822C \
  6485. (BIT_MASK_DDMACH1_DA_8822C << BIT_SHIFT_DDMACH1_DA_8822C)
  6486. #define BIT_CLEAR_DDMACH1_DA_8822C(x) ((x) & (~BITS_DDMACH1_DA_8822C))
  6487. #define BIT_GET_DDMACH1_DA_8822C(x) \
  6488. (((x) >> BIT_SHIFT_DDMACH1_DA_8822C) & BIT_MASK_DDMACH1_DA_8822C)
  6489. #define BIT_SET_DDMACH1_DA_8822C(x, v) \
  6490. (BIT_CLEAR_DDMACH1_DA_8822C(x) | BIT_DDMACH1_DA_8822C(v))
  6491. /* 2 REG_DDMA_CH1CTRL_8822C */
  6492. #define BIT_DDMACH1_OWN_8822C BIT(31)
  6493. #define BIT_DDMACH1_IDMEM_ERR_8822C BIT(30)
  6494. #define BIT_DDMACH1_CHKSUM_EN_8822C BIT(29)
  6495. #define BIT_DDMACH1_DA_W_DISABLE_8822C BIT(28)
  6496. #define BIT_DDMACH1_CHKSUM_STS_8822C BIT(27)
  6497. #define BIT_DDMACH1_DDMA_MODE_8822C BIT(26)
  6498. /* 2 REG_NOT_VALID_8822C */
  6499. /* 2 REG_NOT_VALID_8822C */
  6500. #define BIT_SHIFT_DDMACH1_DLEN_8822C 0
  6501. #define BIT_MASK_DDMACH1_DLEN_8822C 0x3ffff
  6502. #define BIT_DDMACH1_DLEN_8822C(x) \
  6503. (((x) & BIT_MASK_DDMACH1_DLEN_8822C) << BIT_SHIFT_DDMACH1_DLEN_8822C)
  6504. #define BITS_DDMACH1_DLEN_8822C \
  6505. (BIT_MASK_DDMACH1_DLEN_8822C << BIT_SHIFT_DDMACH1_DLEN_8822C)
  6506. #define BIT_CLEAR_DDMACH1_DLEN_8822C(x) ((x) & (~BITS_DDMACH1_DLEN_8822C))
  6507. #define BIT_GET_DDMACH1_DLEN_8822C(x) \
  6508. (((x) >> BIT_SHIFT_DDMACH1_DLEN_8822C) & BIT_MASK_DDMACH1_DLEN_8822C)
  6509. #define BIT_SET_DDMACH1_DLEN_8822C(x, v) \
  6510. (BIT_CLEAR_DDMACH1_DLEN_8822C(x) | BIT_DDMACH1_DLEN_8822C(v))
  6511. /* 2 REG_DDMA_CH2SA_8822C */
  6512. #define BIT_SHIFT_DDMACH2_SA_8822C 0
  6513. #define BIT_MASK_DDMACH2_SA_8822C 0xffffffffL
  6514. #define BIT_DDMACH2_SA_8822C(x) \
  6515. (((x) & BIT_MASK_DDMACH2_SA_8822C) << BIT_SHIFT_DDMACH2_SA_8822C)
  6516. #define BITS_DDMACH2_SA_8822C \
  6517. (BIT_MASK_DDMACH2_SA_8822C << BIT_SHIFT_DDMACH2_SA_8822C)
  6518. #define BIT_CLEAR_DDMACH2_SA_8822C(x) ((x) & (~BITS_DDMACH2_SA_8822C))
  6519. #define BIT_GET_DDMACH2_SA_8822C(x) \
  6520. (((x) >> BIT_SHIFT_DDMACH2_SA_8822C) & BIT_MASK_DDMACH2_SA_8822C)
  6521. #define BIT_SET_DDMACH2_SA_8822C(x, v) \
  6522. (BIT_CLEAR_DDMACH2_SA_8822C(x) | BIT_DDMACH2_SA_8822C(v))
  6523. /* 2 REG_DDMA_CH2DA_8822C */
  6524. #define BIT_SHIFT_DDMACH2_DA_8822C 0
  6525. #define BIT_MASK_DDMACH2_DA_8822C 0xffffffffL
  6526. #define BIT_DDMACH2_DA_8822C(x) \
  6527. (((x) & BIT_MASK_DDMACH2_DA_8822C) << BIT_SHIFT_DDMACH2_DA_8822C)
  6528. #define BITS_DDMACH2_DA_8822C \
  6529. (BIT_MASK_DDMACH2_DA_8822C << BIT_SHIFT_DDMACH2_DA_8822C)
  6530. #define BIT_CLEAR_DDMACH2_DA_8822C(x) ((x) & (~BITS_DDMACH2_DA_8822C))
  6531. #define BIT_GET_DDMACH2_DA_8822C(x) \
  6532. (((x) >> BIT_SHIFT_DDMACH2_DA_8822C) & BIT_MASK_DDMACH2_DA_8822C)
  6533. #define BIT_SET_DDMACH2_DA_8822C(x, v) \
  6534. (BIT_CLEAR_DDMACH2_DA_8822C(x) | BIT_DDMACH2_DA_8822C(v))
  6535. /* 2 REG_DDMA_CH2CTRL_8822C */
  6536. #define BIT_DDMACH2_OWN_8822C BIT(31)
  6537. #define BIT_DDMACH2_IDMEM_ERR_8822C BIT(30)
  6538. #define BIT_DDMACH2_CHKSUM_EN_8822C BIT(29)
  6539. #define BIT_DDMACH2_DA_W_DISABLE_8822C BIT(28)
  6540. #define BIT_DDMACH2_CHKSUM_STS_8822C BIT(27)
  6541. #define BIT_DDMACH2_DDMA_MODE_8822C BIT(26)
  6542. /* 2 REG_NOT_VALID_8822C */
  6543. /* 2 REG_NOT_VALID_8822C */
  6544. #define BIT_SHIFT_DDMACH2_DLEN_8822C 0
  6545. #define BIT_MASK_DDMACH2_DLEN_8822C 0x3ffff
  6546. #define BIT_DDMACH2_DLEN_8822C(x) \
  6547. (((x) & BIT_MASK_DDMACH2_DLEN_8822C) << BIT_SHIFT_DDMACH2_DLEN_8822C)
  6548. #define BITS_DDMACH2_DLEN_8822C \
  6549. (BIT_MASK_DDMACH2_DLEN_8822C << BIT_SHIFT_DDMACH2_DLEN_8822C)
  6550. #define BIT_CLEAR_DDMACH2_DLEN_8822C(x) ((x) & (~BITS_DDMACH2_DLEN_8822C))
  6551. #define BIT_GET_DDMACH2_DLEN_8822C(x) \
  6552. (((x) >> BIT_SHIFT_DDMACH2_DLEN_8822C) & BIT_MASK_DDMACH2_DLEN_8822C)
  6553. #define BIT_SET_DDMACH2_DLEN_8822C(x, v) \
  6554. (BIT_CLEAR_DDMACH2_DLEN_8822C(x) | BIT_DDMACH2_DLEN_8822C(v))
  6555. /* 2 REG_DDMA_CH3SA_8822C */
  6556. #define BIT_SHIFT_DDMACH3_SA_8822C 0
  6557. #define BIT_MASK_DDMACH3_SA_8822C 0xffffffffL
  6558. #define BIT_DDMACH3_SA_8822C(x) \
  6559. (((x) & BIT_MASK_DDMACH3_SA_8822C) << BIT_SHIFT_DDMACH3_SA_8822C)
  6560. #define BITS_DDMACH3_SA_8822C \
  6561. (BIT_MASK_DDMACH3_SA_8822C << BIT_SHIFT_DDMACH3_SA_8822C)
  6562. #define BIT_CLEAR_DDMACH3_SA_8822C(x) ((x) & (~BITS_DDMACH3_SA_8822C))
  6563. #define BIT_GET_DDMACH3_SA_8822C(x) \
  6564. (((x) >> BIT_SHIFT_DDMACH3_SA_8822C) & BIT_MASK_DDMACH3_SA_8822C)
  6565. #define BIT_SET_DDMACH3_SA_8822C(x, v) \
  6566. (BIT_CLEAR_DDMACH3_SA_8822C(x) | BIT_DDMACH3_SA_8822C(v))
  6567. /* 2 REG_DDMA_CH3DA_8822C */
  6568. #define BIT_SHIFT_DDMACH3_DA_8822C 0
  6569. #define BIT_MASK_DDMACH3_DA_8822C 0xffffffffL
  6570. #define BIT_DDMACH3_DA_8822C(x) \
  6571. (((x) & BIT_MASK_DDMACH3_DA_8822C) << BIT_SHIFT_DDMACH3_DA_8822C)
  6572. #define BITS_DDMACH3_DA_8822C \
  6573. (BIT_MASK_DDMACH3_DA_8822C << BIT_SHIFT_DDMACH3_DA_8822C)
  6574. #define BIT_CLEAR_DDMACH3_DA_8822C(x) ((x) & (~BITS_DDMACH3_DA_8822C))
  6575. #define BIT_GET_DDMACH3_DA_8822C(x) \
  6576. (((x) >> BIT_SHIFT_DDMACH3_DA_8822C) & BIT_MASK_DDMACH3_DA_8822C)
  6577. #define BIT_SET_DDMACH3_DA_8822C(x, v) \
  6578. (BIT_CLEAR_DDMACH3_DA_8822C(x) | BIT_DDMACH3_DA_8822C(v))
  6579. /* 2 REG_DDMA_CH3CTRL_8822C */
  6580. #define BIT_DDMACH3_OWN_8822C BIT(31)
  6581. #define BIT_DDMACH3_IDMEM_ERR_8822C BIT(30)
  6582. #define BIT_DDMACH3_CHKSUM_EN_8822C BIT(29)
  6583. #define BIT_DDMACH3_DA_W_DISABLE_8822C BIT(28)
  6584. #define BIT_DDMACH3_CHKSUM_STS_8822C BIT(27)
  6585. #define BIT_DDMACH3_DDMA_MODE_8822C BIT(26)
  6586. /* 2 REG_NOT_VALID_8822C */
  6587. /* 2 REG_NOT_VALID_8822C */
  6588. #define BIT_SHIFT_DDMACH3_DLEN_8822C 0
  6589. #define BIT_MASK_DDMACH3_DLEN_8822C 0x3ffff
  6590. #define BIT_DDMACH3_DLEN_8822C(x) \
  6591. (((x) & BIT_MASK_DDMACH3_DLEN_8822C) << BIT_SHIFT_DDMACH3_DLEN_8822C)
  6592. #define BITS_DDMACH3_DLEN_8822C \
  6593. (BIT_MASK_DDMACH3_DLEN_8822C << BIT_SHIFT_DDMACH3_DLEN_8822C)
  6594. #define BIT_CLEAR_DDMACH3_DLEN_8822C(x) ((x) & (~BITS_DDMACH3_DLEN_8822C))
  6595. #define BIT_GET_DDMACH3_DLEN_8822C(x) \
  6596. (((x) >> BIT_SHIFT_DDMACH3_DLEN_8822C) & BIT_MASK_DDMACH3_DLEN_8822C)
  6597. #define BIT_SET_DDMACH3_DLEN_8822C(x, v) \
  6598. (BIT_CLEAR_DDMACH3_DLEN_8822C(x) | BIT_DDMACH3_DLEN_8822C(v))
  6599. /* 2 REG_DDMA_CH4SA_8822C */
  6600. #define BIT_SHIFT_DDMACH4_SA_8822C 0
  6601. #define BIT_MASK_DDMACH4_SA_8822C 0xffffffffL
  6602. #define BIT_DDMACH4_SA_8822C(x) \
  6603. (((x) & BIT_MASK_DDMACH4_SA_8822C) << BIT_SHIFT_DDMACH4_SA_8822C)
  6604. #define BITS_DDMACH4_SA_8822C \
  6605. (BIT_MASK_DDMACH4_SA_8822C << BIT_SHIFT_DDMACH4_SA_8822C)
  6606. #define BIT_CLEAR_DDMACH4_SA_8822C(x) ((x) & (~BITS_DDMACH4_SA_8822C))
  6607. #define BIT_GET_DDMACH4_SA_8822C(x) \
  6608. (((x) >> BIT_SHIFT_DDMACH4_SA_8822C) & BIT_MASK_DDMACH4_SA_8822C)
  6609. #define BIT_SET_DDMACH4_SA_8822C(x, v) \
  6610. (BIT_CLEAR_DDMACH4_SA_8822C(x) | BIT_DDMACH4_SA_8822C(v))
  6611. /* 2 REG_DDMA_CH4DA_8822C */
  6612. #define BIT_SHIFT_DDMACH4_DA_8822C 0
  6613. #define BIT_MASK_DDMACH4_DA_8822C 0xffffffffL
  6614. #define BIT_DDMACH4_DA_8822C(x) \
  6615. (((x) & BIT_MASK_DDMACH4_DA_8822C) << BIT_SHIFT_DDMACH4_DA_8822C)
  6616. #define BITS_DDMACH4_DA_8822C \
  6617. (BIT_MASK_DDMACH4_DA_8822C << BIT_SHIFT_DDMACH4_DA_8822C)
  6618. #define BIT_CLEAR_DDMACH4_DA_8822C(x) ((x) & (~BITS_DDMACH4_DA_8822C))
  6619. #define BIT_GET_DDMACH4_DA_8822C(x) \
  6620. (((x) >> BIT_SHIFT_DDMACH4_DA_8822C) & BIT_MASK_DDMACH4_DA_8822C)
  6621. #define BIT_SET_DDMACH4_DA_8822C(x, v) \
  6622. (BIT_CLEAR_DDMACH4_DA_8822C(x) | BIT_DDMACH4_DA_8822C(v))
  6623. /* 2 REG_DDMA_CH4CTRL_8822C */
  6624. #define BIT_DDMACH4_OWN_8822C BIT(31)
  6625. #define BIT_DDMACH4_IDMEM_ERR_8822C BIT(30)
  6626. #define BIT_DDMACH4_CHKSUM_EN_8822C BIT(29)
  6627. #define BIT_DDMACH4_DA_W_DISABLE_8822C BIT(28)
  6628. #define BIT_DDMACH4_CHKSUM_STS_8822C BIT(27)
  6629. #define BIT_DDMACH4_DDMA_MODE_8822C BIT(26)
  6630. /* 2 REG_NOT_VALID_8822C */
  6631. /* 2 REG_NOT_VALID_8822C */
  6632. #define BIT_SHIFT_DDMACH4_DLEN_8822C 0
  6633. #define BIT_MASK_DDMACH4_DLEN_8822C 0x3ffff
  6634. #define BIT_DDMACH4_DLEN_8822C(x) \
  6635. (((x) & BIT_MASK_DDMACH4_DLEN_8822C) << BIT_SHIFT_DDMACH4_DLEN_8822C)
  6636. #define BITS_DDMACH4_DLEN_8822C \
  6637. (BIT_MASK_DDMACH4_DLEN_8822C << BIT_SHIFT_DDMACH4_DLEN_8822C)
  6638. #define BIT_CLEAR_DDMACH4_DLEN_8822C(x) ((x) & (~BITS_DDMACH4_DLEN_8822C))
  6639. #define BIT_GET_DDMACH4_DLEN_8822C(x) \
  6640. (((x) >> BIT_SHIFT_DDMACH4_DLEN_8822C) & BIT_MASK_DDMACH4_DLEN_8822C)
  6641. #define BIT_SET_DDMACH4_DLEN_8822C(x, v) \
  6642. (BIT_CLEAR_DDMACH4_DLEN_8822C(x) | BIT_DDMACH4_DLEN_8822C(v))
  6643. /* 2 REG_DDMA_CH5SA_8822C */
  6644. #define BIT_SHIFT_DDMACH5_SA_8822C 0
  6645. #define BIT_MASK_DDMACH5_SA_8822C 0xffffffffL
  6646. #define BIT_DDMACH5_SA_8822C(x) \
  6647. (((x) & BIT_MASK_DDMACH5_SA_8822C) << BIT_SHIFT_DDMACH5_SA_8822C)
  6648. #define BITS_DDMACH5_SA_8822C \
  6649. (BIT_MASK_DDMACH5_SA_8822C << BIT_SHIFT_DDMACH5_SA_8822C)
  6650. #define BIT_CLEAR_DDMACH5_SA_8822C(x) ((x) & (~BITS_DDMACH5_SA_8822C))
  6651. #define BIT_GET_DDMACH5_SA_8822C(x) \
  6652. (((x) >> BIT_SHIFT_DDMACH5_SA_8822C) & BIT_MASK_DDMACH5_SA_8822C)
  6653. #define BIT_SET_DDMACH5_SA_8822C(x, v) \
  6654. (BIT_CLEAR_DDMACH5_SA_8822C(x) | BIT_DDMACH5_SA_8822C(v))
  6655. /* 2 REG_DDMA_CH5DA_8822C */
  6656. #define BIT_SHIFT_DDMACH5_DA_8822C 0
  6657. #define BIT_MASK_DDMACH5_DA_8822C 0xffffffffL
  6658. #define BIT_DDMACH5_DA_8822C(x) \
  6659. (((x) & BIT_MASK_DDMACH5_DA_8822C) << BIT_SHIFT_DDMACH5_DA_8822C)
  6660. #define BITS_DDMACH5_DA_8822C \
  6661. (BIT_MASK_DDMACH5_DA_8822C << BIT_SHIFT_DDMACH5_DA_8822C)
  6662. #define BIT_CLEAR_DDMACH5_DA_8822C(x) ((x) & (~BITS_DDMACH5_DA_8822C))
  6663. #define BIT_GET_DDMACH5_DA_8822C(x) \
  6664. (((x) >> BIT_SHIFT_DDMACH5_DA_8822C) & BIT_MASK_DDMACH5_DA_8822C)
  6665. #define BIT_SET_DDMACH5_DA_8822C(x, v) \
  6666. (BIT_CLEAR_DDMACH5_DA_8822C(x) | BIT_DDMACH5_DA_8822C(v))
  6667. /* 2 REG_DDMA_CH5CTRL_8822C */
  6668. #define BIT_DDMACH5_OWN_8822C BIT(31)
  6669. #define BIT_DDMACH5_IDMEM_ERR_8822C BIT(30)
  6670. #define BIT_DDMACH5_CHKSUM_EN_8822C BIT(29)
  6671. #define BIT_DDMACH5_DA_W_DISABLE_8822C BIT(28)
  6672. #define BIT_DDMACH5_CHKSUM_STS_8822C BIT(27)
  6673. #define BIT_DDMACH5_DDMA_MODE_8822C BIT(26)
  6674. /* 2 REG_NOT_VALID_8822C */
  6675. /* 2 REG_NOT_VALID_8822C */
  6676. #define BIT_SHIFT_DDMACH5_DLEN_8822C 0
  6677. #define BIT_MASK_DDMACH5_DLEN_8822C 0x3ffff
  6678. #define BIT_DDMACH5_DLEN_8822C(x) \
  6679. (((x) & BIT_MASK_DDMACH5_DLEN_8822C) << BIT_SHIFT_DDMACH5_DLEN_8822C)
  6680. #define BITS_DDMACH5_DLEN_8822C \
  6681. (BIT_MASK_DDMACH5_DLEN_8822C << BIT_SHIFT_DDMACH5_DLEN_8822C)
  6682. #define BIT_CLEAR_DDMACH5_DLEN_8822C(x) ((x) & (~BITS_DDMACH5_DLEN_8822C))
  6683. #define BIT_GET_DDMACH5_DLEN_8822C(x) \
  6684. (((x) >> BIT_SHIFT_DDMACH5_DLEN_8822C) & BIT_MASK_DDMACH5_DLEN_8822C)
  6685. #define BIT_SET_DDMACH5_DLEN_8822C(x, v) \
  6686. (BIT_CLEAR_DDMACH5_DLEN_8822C(x) | BIT_DDMACH5_DLEN_8822C(v))
  6687. /* 2 REG_DDMA_INT_MSK_8822C */
  6688. #define BIT_DDMACH5_MSK_8822C BIT(5)
  6689. #define BIT_DDMACH4_MSK_8822C BIT(4)
  6690. #define BIT_DDMACH3_MSK_8822C BIT(3)
  6691. #define BIT_DDMACH2_MSK_8822C BIT(2)
  6692. #define BIT_DDMACH1_MSK_8822C BIT(1)
  6693. #define BIT_DDMACH0_MSK_8822C BIT(0)
  6694. /* 2 REG_DDMA_CHSTATUS_8822C */
  6695. #define BIT_DDMACH5_BUSY_8822C BIT(5)
  6696. #define BIT_DDMACH4_BUSY_8822C BIT(4)
  6697. #define BIT_DDMACH3_BUSY_8822C BIT(3)
  6698. #define BIT_DDMACH2_BUSY_8822C BIT(2)
  6699. #define BIT_DDMACH1_BUSY_8822C BIT(1)
  6700. #define BIT_DDMACH0_BUSY_8822C BIT(0)
  6701. /* 2 REG_DDMA_CHKSUM_8822C */
  6702. #define BIT_SHIFT_IDDMA0_CHKSUM_8822C 0
  6703. #define BIT_MASK_IDDMA0_CHKSUM_8822C 0xffff
  6704. #define BIT_IDDMA0_CHKSUM_8822C(x) \
  6705. (((x) & BIT_MASK_IDDMA0_CHKSUM_8822C) << BIT_SHIFT_IDDMA0_CHKSUM_8822C)
  6706. #define BITS_IDDMA0_CHKSUM_8822C \
  6707. (BIT_MASK_IDDMA0_CHKSUM_8822C << BIT_SHIFT_IDDMA0_CHKSUM_8822C)
  6708. #define BIT_CLEAR_IDDMA0_CHKSUM_8822C(x) ((x) & (~BITS_IDDMA0_CHKSUM_8822C))
  6709. #define BIT_GET_IDDMA0_CHKSUM_8822C(x) \
  6710. (((x) >> BIT_SHIFT_IDDMA0_CHKSUM_8822C) & BIT_MASK_IDDMA0_CHKSUM_8822C)
  6711. #define BIT_SET_IDDMA0_CHKSUM_8822C(x, v) \
  6712. (BIT_CLEAR_IDDMA0_CHKSUM_8822C(x) | BIT_IDDMA0_CHKSUM_8822C(v))
  6713. /* 2 REG_DDMA_MONITOR_8822C */
  6714. #define BIT_IDDMA0_PERMU_UNDERFLOW_8822C BIT(14)
  6715. #define BIT_IDDMA0_FIFO_UNDERFLOW_8822C BIT(13)
  6716. #define BIT_IDDMA0_FIFO_OVERFLOW_8822C BIT(12)
  6717. #define BIT_CH5_ERR_8822C BIT(5)
  6718. #define BIT_CH4_ERR_8822C BIT(4)
  6719. #define BIT_CH3_ERR_8822C BIT(3)
  6720. #define BIT_CH2_ERR_8822C BIT(2)
  6721. #define BIT_CH1_ERR_8822C BIT(1)
  6722. #define BIT_CH0_ERR_8822C BIT(0)
  6723. /* 2 REG_NOT_VALID_8822C */
  6724. /* 2 REG_PCIE_CTRL_8822C */
  6725. #define BIT_PCIEIO_PERSTB_SEL_8822C BIT(31)
  6726. #define BIT_SHIFT_PCIE_MAX_RXDMA_8822C 28
  6727. #define BIT_MASK_PCIE_MAX_RXDMA_8822C 0x7
  6728. #define BIT_PCIE_MAX_RXDMA_8822C(x) \
  6729. (((x) & BIT_MASK_PCIE_MAX_RXDMA_8822C) \
  6730. << BIT_SHIFT_PCIE_MAX_RXDMA_8822C)
  6731. #define BITS_PCIE_MAX_RXDMA_8822C \
  6732. (BIT_MASK_PCIE_MAX_RXDMA_8822C << BIT_SHIFT_PCIE_MAX_RXDMA_8822C)
  6733. #define BIT_CLEAR_PCIE_MAX_RXDMA_8822C(x) ((x) & (~BITS_PCIE_MAX_RXDMA_8822C))
  6734. #define BIT_GET_PCIE_MAX_RXDMA_8822C(x) \
  6735. (((x) >> BIT_SHIFT_PCIE_MAX_RXDMA_8822C) & \
  6736. BIT_MASK_PCIE_MAX_RXDMA_8822C)
  6737. #define BIT_SET_PCIE_MAX_RXDMA_8822C(x, v) \
  6738. (BIT_CLEAR_PCIE_MAX_RXDMA_8822C(x) | BIT_PCIE_MAX_RXDMA_8822C(v))
  6739. #define BIT_SHIFT_PCIE_MAX_TXDMA_8822C 24
  6740. #define BIT_MASK_PCIE_MAX_TXDMA_8822C 0x7
  6741. #define BIT_PCIE_MAX_TXDMA_8822C(x) \
  6742. (((x) & BIT_MASK_PCIE_MAX_TXDMA_8822C) \
  6743. << BIT_SHIFT_PCIE_MAX_TXDMA_8822C)
  6744. #define BITS_PCIE_MAX_TXDMA_8822C \
  6745. (BIT_MASK_PCIE_MAX_TXDMA_8822C << BIT_SHIFT_PCIE_MAX_TXDMA_8822C)
  6746. #define BIT_CLEAR_PCIE_MAX_TXDMA_8822C(x) ((x) & (~BITS_PCIE_MAX_TXDMA_8822C))
  6747. #define BIT_GET_PCIE_MAX_TXDMA_8822C(x) \
  6748. (((x) >> BIT_SHIFT_PCIE_MAX_TXDMA_8822C) & \
  6749. BIT_MASK_PCIE_MAX_TXDMA_8822C)
  6750. #define BIT_SET_PCIE_MAX_TXDMA_8822C(x, v) \
  6751. (BIT_CLEAR_PCIE_MAX_TXDMA_8822C(x) | BIT_PCIE_MAX_TXDMA_8822C(v))
  6752. #define BIT_EN_CPL_TIMEOUT_PS_8822C BIT(22)
  6753. #define BIT_REG_TXDMA_FAIL_PS_8822C BIT(21)
  6754. #define BIT_PCIE_RST_TRXDMA_INTF_8822C BIT(20)
  6755. #define BIT_EN_HWENTR_L1_8822C BIT(19)
  6756. #define BIT_EN_ADV_CLKGATE_8822C BIT(18)
  6757. #define BIT_PCIE_EN_SWENT_L23_8822C BIT(17)
  6758. #define BIT_PCIE_EN_HWEXT_L1_8822C BIT(16)
  6759. #define BIT_RX_CLOSE_EN_8822C BIT(15)
  6760. #define BIT_STOP_BCNQ_8822C BIT(14)
  6761. #define BIT_STOP_MGQ_8822C BIT(13)
  6762. #define BIT_STOP_VOQ_8822C BIT(12)
  6763. #define BIT_STOP_VIQ_8822C BIT(11)
  6764. #define BIT_STOP_BEQ_8822C BIT(10)
  6765. #define BIT_STOP_BKQ_8822C BIT(9)
  6766. #define BIT_STOP_RXQ_8822C BIT(8)
  6767. #define BIT_STOP_HI7Q_8822C BIT(7)
  6768. #define BIT_STOP_HI6Q_8822C BIT(6)
  6769. #define BIT_STOP_HI5Q_8822C BIT(5)
  6770. #define BIT_STOP_HI4Q_8822C BIT(4)
  6771. #define BIT_STOP_HI3Q_8822C BIT(3)
  6772. #define BIT_STOP_HI2Q_8822C BIT(2)
  6773. #define BIT_STOP_HI1Q_8822C BIT(1)
  6774. #define BIT_STOP_HI0Q_8822C BIT(0)
  6775. /* 2 REG_INT_MIG_8822C */
  6776. #define BIT_SHIFT_TRXCOUNTER_MATCH_8822C 24
  6777. #define BIT_MASK_TRXCOUNTER_MATCH_8822C 0xff
  6778. #define BIT_TRXCOUNTER_MATCH_8822C(x) \
  6779. (((x) & BIT_MASK_TRXCOUNTER_MATCH_8822C) \
  6780. << BIT_SHIFT_TRXCOUNTER_MATCH_8822C)
  6781. #define BITS_TRXCOUNTER_MATCH_8822C \
  6782. (BIT_MASK_TRXCOUNTER_MATCH_8822C << BIT_SHIFT_TRXCOUNTER_MATCH_8822C)
  6783. #define BIT_CLEAR_TRXCOUNTER_MATCH_8822C(x) \
  6784. ((x) & (~BITS_TRXCOUNTER_MATCH_8822C))
  6785. #define BIT_GET_TRXCOUNTER_MATCH_8822C(x) \
  6786. (((x) >> BIT_SHIFT_TRXCOUNTER_MATCH_8822C) & \
  6787. BIT_MASK_TRXCOUNTER_MATCH_8822C)
  6788. #define BIT_SET_TRXCOUNTER_MATCH_8822C(x, v) \
  6789. (BIT_CLEAR_TRXCOUNTER_MATCH_8822C(x) | BIT_TRXCOUNTER_MATCH_8822C(v))
  6790. #define BIT_SHIFT_TRXTIMER_MATCH_8822C 16
  6791. #define BIT_MASK_TRXTIMER_MATCH_8822C 0xff
  6792. #define BIT_TRXTIMER_MATCH_8822C(x) \
  6793. (((x) & BIT_MASK_TRXTIMER_MATCH_8822C) \
  6794. << BIT_SHIFT_TRXTIMER_MATCH_8822C)
  6795. #define BITS_TRXTIMER_MATCH_8822C \
  6796. (BIT_MASK_TRXTIMER_MATCH_8822C << BIT_SHIFT_TRXTIMER_MATCH_8822C)
  6797. #define BIT_CLEAR_TRXTIMER_MATCH_8822C(x) ((x) & (~BITS_TRXTIMER_MATCH_8822C))
  6798. #define BIT_GET_TRXTIMER_MATCH_8822C(x) \
  6799. (((x) >> BIT_SHIFT_TRXTIMER_MATCH_8822C) & \
  6800. BIT_MASK_TRXTIMER_MATCH_8822C)
  6801. #define BIT_SET_TRXTIMER_MATCH_8822C(x, v) \
  6802. (BIT_CLEAR_TRXTIMER_MATCH_8822C(x) | BIT_TRXTIMER_MATCH_8822C(v))
  6803. #define BIT_SHIFT_TRXTIMER_UNIT_8822C 0
  6804. #define BIT_MASK_TRXTIMER_UNIT_8822C 0x3
  6805. #define BIT_TRXTIMER_UNIT_8822C(x) \
  6806. (((x) & BIT_MASK_TRXTIMER_UNIT_8822C) << BIT_SHIFT_TRXTIMER_UNIT_8822C)
  6807. #define BITS_TRXTIMER_UNIT_8822C \
  6808. (BIT_MASK_TRXTIMER_UNIT_8822C << BIT_SHIFT_TRXTIMER_UNIT_8822C)
  6809. #define BIT_CLEAR_TRXTIMER_UNIT_8822C(x) ((x) & (~BITS_TRXTIMER_UNIT_8822C))
  6810. #define BIT_GET_TRXTIMER_UNIT_8822C(x) \
  6811. (((x) >> BIT_SHIFT_TRXTIMER_UNIT_8822C) & BIT_MASK_TRXTIMER_UNIT_8822C)
  6812. #define BIT_SET_TRXTIMER_UNIT_8822C(x, v) \
  6813. (BIT_CLEAR_TRXTIMER_UNIT_8822C(x) | BIT_TRXTIMER_UNIT_8822C(v))
  6814. /* 2 REG_BCNQ_TXBD_DESA_8822C */
  6815. #define BIT_SHIFT_BCNQ_TXBD_DESA_8822C 0
  6816. #define BIT_MASK_BCNQ_TXBD_DESA_8822C 0xffffffffffffffffL
  6817. #define BIT_BCNQ_TXBD_DESA_8822C(x) \
  6818. (((x) & BIT_MASK_BCNQ_TXBD_DESA_8822C) \
  6819. << BIT_SHIFT_BCNQ_TXBD_DESA_8822C)
  6820. #define BITS_BCNQ_TXBD_DESA_8822C \
  6821. (BIT_MASK_BCNQ_TXBD_DESA_8822C << BIT_SHIFT_BCNQ_TXBD_DESA_8822C)
  6822. #define BIT_CLEAR_BCNQ_TXBD_DESA_8822C(x) ((x) & (~BITS_BCNQ_TXBD_DESA_8822C))
  6823. #define BIT_GET_BCNQ_TXBD_DESA_8822C(x) \
  6824. (((x) >> BIT_SHIFT_BCNQ_TXBD_DESA_8822C) & \
  6825. BIT_MASK_BCNQ_TXBD_DESA_8822C)
  6826. #define BIT_SET_BCNQ_TXBD_DESA_8822C(x, v) \
  6827. (BIT_CLEAR_BCNQ_TXBD_DESA_8822C(x) | BIT_BCNQ_TXBD_DESA_8822C(v))
  6828. /* 2 REG_MGQ_TXBD_DESA_8822C */
  6829. #define BIT_SHIFT_MGQ_TXBD_DESA_8822C 0
  6830. #define BIT_MASK_MGQ_TXBD_DESA_8822C 0xffffffffffffffffL
  6831. #define BIT_MGQ_TXBD_DESA_8822C(x) \
  6832. (((x) & BIT_MASK_MGQ_TXBD_DESA_8822C) << BIT_SHIFT_MGQ_TXBD_DESA_8822C)
  6833. #define BITS_MGQ_TXBD_DESA_8822C \
  6834. (BIT_MASK_MGQ_TXBD_DESA_8822C << BIT_SHIFT_MGQ_TXBD_DESA_8822C)
  6835. #define BIT_CLEAR_MGQ_TXBD_DESA_8822C(x) ((x) & (~BITS_MGQ_TXBD_DESA_8822C))
  6836. #define BIT_GET_MGQ_TXBD_DESA_8822C(x) \
  6837. (((x) >> BIT_SHIFT_MGQ_TXBD_DESA_8822C) & BIT_MASK_MGQ_TXBD_DESA_8822C)
  6838. #define BIT_SET_MGQ_TXBD_DESA_8822C(x, v) \
  6839. (BIT_CLEAR_MGQ_TXBD_DESA_8822C(x) | BIT_MGQ_TXBD_DESA_8822C(v))
  6840. /* 2 REG_VOQ_TXBD_DESA_8822C */
  6841. #define BIT_SHIFT_VOQ_TXBD_DESA_8822C 0
  6842. #define BIT_MASK_VOQ_TXBD_DESA_8822C 0xffffffffffffffffL
  6843. #define BIT_VOQ_TXBD_DESA_8822C(x) \
  6844. (((x) & BIT_MASK_VOQ_TXBD_DESA_8822C) << BIT_SHIFT_VOQ_TXBD_DESA_8822C)
  6845. #define BITS_VOQ_TXBD_DESA_8822C \
  6846. (BIT_MASK_VOQ_TXBD_DESA_8822C << BIT_SHIFT_VOQ_TXBD_DESA_8822C)
  6847. #define BIT_CLEAR_VOQ_TXBD_DESA_8822C(x) ((x) & (~BITS_VOQ_TXBD_DESA_8822C))
  6848. #define BIT_GET_VOQ_TXBD_DESA_8822C(x) \
  6849. (((x) >> BIT_SHIFT_VOQ_TXBD_DESA_8822C) & BIT_MASK_VOQ_TXBD_DESA_8822C)
  6850. #define BIT_SET_VOQ_TXBD_DESA_8822C(x, v) \
  6851. (BIT_CLEAR_VOQ_TXBD_DESA_8822C(x) | BIT_VOQ_TXBD_DESA_8822C(v))
  6852. /* 2 REG_VIQ_TXBD_DESA_8822C */
  6853. #define BIT_SHIFT_VIQ_TXBD_DESA_8822C 0
  6854. #define BIT_MASK_VIQ_TXBD_DESA_8822C 0xffffffffffffffffL
  6855. #define BIT_VIQ_TXBD_DESA_8822C(x) \
  6856. (((x) & BIT_MASK_VIQ_TXBD_DESA_8822C) << BIT_SHIFT_VIQ_TXBD_DESA_8822C)
  6857. #define BITS_VIQ_TXBD_DESA_8822C \
  6858. (BIT_MASK_VIQ_TXBD_DESA_8822C << BIT_SHIFT_VIQ_TXBD_DESA_8822C)
  6859. #define BIT_CLEAR_VIQ_TXBD_DESA_8822C(x) ((x) & (~BITS_VIQ_TXBD_DESA_8822C))
  6860. #define BIT_GET_VIQ_TXBD_DESA_8822C(x) \
  6861. (((x) >> BIT_SHIFT_VIQ_TXBD_DESA_8822C) & BIT_MASK_VIQ_TXBD_DESA_8822C)
  6862. #define BIT_SET_VIQ_TXBD_DESA_8822C(x, v) \
  6863. (BIT_CLEAR_VIQ_TXBD_DESA_8822C(x) | BIT_VIQ_TXBD_DESA_8822C(v))
  6864. /* 2 REG_BEQ_TXBD_DESA_8822C */
  6865. #define BIT_SHIFT_BEQ_TXBD_DESA_8822C 0
  6866. #define BIT_MASK_BEQ_TXBD_DESA_8822C 0xffffffffffffffffL
  6867. #define BIT_BEQ_TXBD_DESA_8822C(x) \
  6868. (((x) & BIT_MASK_BEQ_TXBD_DESA_8822C) << BIT_SHIFT_BEQ_TXBD_DESA_8822C)
  6869. #define BITS_BEQ_TXBD_DESA_8822C \
  6870. (BIT_MASK_BEQ_TXBD_DESA_8822C << BIT_SHIFT_BEQ_TXBD_DESA_8822C)
  6871. #define BIT_CLEAR_BEQ_TXBD_DESA_8822C(x) ((x) & (~BITS_BEQ_TXBD_DESA_8822C))
  6872. #define BIT_GET_BEQ_TXBD_DESA_8822C(x) \
  6873. (((x) >> BIT_SHIFT_BEQ_TXBD_DESA_8822C) & BIT_MASK_BEQ_TXBD_DESA_8822C)
  6874. #define BIT_SET_BEQ_TXBD_DESA_8822C(x, v) \
  6875. (BIT_CLEAR_BEQ_TXBD_DESA_8822C(x) | BIT_BEQ_TXBD_DESA_8822C(v))
  6876. /* 2 REG_BKQ_TXBD_DESA_8822C */
  6877. #define BIT_SHIFT_BKQ_TXBD_DESA_8822C 0
  6878. #define BIT_MASK_BKQ_TXBD_DESA_8822C 0xffffffffffffffffL
  6879. #define BIT_BKQ_TXBD_DESA_8822C(x) \
  6880. (((x) & BIT_MASK_BKQ_TXBD_DESA_8822C) << BIT_SHIFT_BKQ_TXBD_DESA_8822C)
  6881. #define BITS_BKQ_TXBD_DESA_8822C \
  6882. (BIT_MASK_BKQ_TXBD_DESA_8822C << BIT_SHIFT_BKQ_TXBD_DESA_8822C)
  6883. #define BIT_CLEAR_BKQ_TXBD_DESA_8822C(x) ((x) & (~BITS_BKQ_TXBD_DESA_8822C))
  6884. #define BIT_GET_BKQ_TXBD_DESA_8822C(x) \
  6885. (((x) >> BIT_SHIFT_BKQ_TXBD_DESA_8822C) & BIT_MASK_BKQ_TXBD_DESA_8822C)
  6886. #define BIT_SET_BKQ_TXBD_DESA_8822C(x, v) \
  6887. (BIT_CLEAR_BKQ_TXBD_DESA_8822C(x) | BIT_BKQ_TXBD_DESA_8822C(v))
  6888. /* 2 REG_RXQ_RXBD_DESA_8822C */
  6889. #define BIT_SHIFT_RXQ_RXBD_DESA_8822C 0
  6890. #define BIT_MASK_RXQ_RXBD_DESA_8822C 0xffffffffffffffffL
  6891. #define BIT_RXQ_RXBD_DESA_8822C(x) \
  6892. (((x) & BIT_MASK_RXQ_RXBD_DESA_8822C) << BIT_SHIFT_RXQ_RXBD_DESA_8822C)
  6893. #define BITS_RXQ_RXBD_DESA_8822C \
  6894. (BIT_MASK_RXQ_RXBD_DESA_8822C << BIT_SHIFT_RXQ_RXBD_DESA_8822C)
  6895. #define BIT_CLEAR_RXQ_RXBD_DESA_8822C(x) ((x) & (~BITS_RXQ_RXBD_DESA_8822C))
  6896. #define BIT_GET_RXQ_RXBD_DESA_8822C(x) \
  6897. (((x) >> BIT_SHIFT_RXQ_RXBD_DESA_8822C) & BIT_MASK_RXQ_RXBD_DESA_8822C)
  6898. #define BIT_SET_RXQ_RXBD_DESA_8822C(x, v) \
  6899. (BIT_CLEAR_RXQ_RXBD_DESA_8822C(x) | BIT_RXQ_RXBD_DESA_8822C(v))
  6900. /* 2 REG_HI0Q_TXBD_DESA_8822C */
  6901. #define BIT_SHIFT_HI0Q_TXBD_DESA_8822C 0
  6902. #define BIT_MASK_HI0Q_TXBD_DESA_8822C 0xffffffffffffffffL
  6903. #define BIT_HI0Q_TXBD_DESA_8822C(x) \
  6904. (((x) & BIT_MASK_HI0Q_TXBD_DESA_8822C) \
  6905. << BIT_SHIFT_HI0Q_TXBD_DESA_8822C)
  6906. #define BITS_HI0Q_TXBD_DESA_8822C \
  6907. (BIT_MASK_HI0Q_TXBD_DESA_8822C << BIT_SHIFT_HI0Q_TXBD_DESA_8822C)
  6908. #define BIT_CLEAR_HI0Q_TXBD_DESA_8822C(x) ((x) & (~BITS_HI0Q_TXBD_DESA_8822C))
  6909. #define BIT_GET_HI0Q_TXBD_DESA_8822C(x) \
  6910. (((x) >> BIT_SHIFT_HI0Q_TXBD_DESA_8822C) & \
  6911. BIT_MASK_HI0Q_TXBD_DESA_8822C)
  6912. #define BIT_SET_HI0Q_TXBD_DESA_8822C(x, v) \
  6913. (BIT_CLEAR_HI0Q_TXBD_DESA_8822C(x) | BIT_HI0Q_TXBD_DESA_8822C(v))
  6914. /* 2 REG_HI1Q_TXBD_DESA_8822C */
  6915. #define BIT_SHIFT_HI1Q_TXBD_DESA_8822C 0
  6916. #define BIT_MASK_HI1Q_TXBD_DESA_8822C 0xffffffffffffffffL
  6917. #define BIT_HI1Q_TXBD_DESA_8822C(x) \
  6918. (((x) & BIT_MASK_HI1Q_TXBD_DESA_8822C) \
  6919. << BIT_SHIFT_HI1Q_TXBD_DESA_8822C)
  6920. #define BITS_HI1Q_TXBD_DESA_8822C \
  6921. (BIT_MASK_HI1Q_TXBD_DESA_8822C << BIT_SHIFT_HI1Q_TXBD_DESA_8822C)
  6922. #define BIT_CLEAR_HI1Q_TXBD_DESA_8822C(x) ((x) & (~BITS_HI1Q_TXBD_DESA_8822C))
  6923. #define BIT_GET_HI1Q_TXBD_DESA_8822C(x) \
  6924. (((x) >> BIT_SHIFT_HI1Q_TXBD_DESA_8822C) & \
  6925. BIT_MASK_HI1Q_TXBD_DESA_8822C)
  6926. #define BIT_SET_HI1Q_TXBD_DESA_8822C(x, v) \
  6927. (BIT_CLEAR_HI1Q_TXBD_DESA_8822C(x) | BIT_HI1Q_TXBD_DESA_8822C(v))
  6928. /* 2 REG_HI2Q_TXBD_DESA_8822C */
  6929. #define BIT_SHIFT_HI2Q_TXBD_DESA_8822C 0
  6930. #define BIT_MASK_HI2Q_TXBD_DESA_8822C 0xffffffffffffffffL
  6931. #define BIT_HI2Q_TXBD_DESA_8822C(x) \
  6932. (((x) & BIT_MASK_HI2Q_TXBD_DESA_8822C) \
  6933. << BIT_SHIFT_HI2Q_TXBD_DESA_8822C)
  6934. #define BITS_HI2Q_TXBD_DESA_8822C \
  6935. (BIT_MASK_HI2Q_TXBD_DESA_8822C << BIT_SHIFT_HI2Q_TXBD_DESA_8822C)
  6936. #define BIT_CLEAR_HI2Q_TXBD_DESA_8822C(x) ((x) & (~BITS_HI2Q_TXBD_DESA_8822C))
  6937. #define BIT_GET_HI2Q_TXBD_DESA_8822C(x) \
  6938. (((x) >> BIT_SHIFT_HI2Q_TXBD_DESA_8822C) & \
  6939. BIT_MASK_HI2Q_TXBD_DESA_8822C)
  6940. #define BIT_SET_HI2Q_TXBD_DESA_8822C(x, v) \
  6941. (BIT_CLEAR_HI2Q_TXBD_DESA_8822C(x) | BIT_HI2Q_TXBD_DESA_8822C(v))
  6942. /* 2 REG_HI3Q_TXBD_DESA_8822C */
  6943. #define BIT_SHIFT_HI3Q_TXBD_DESA_8822C 0
  6944. #define BIT_MASK_HI3Q_TXBD_DESA_8822C 0xffffffffffffffffL
  6945. #define BIT_HI3Q_TXBD_DESA_8822C(x) \
  6946. (((x) & BIT_MASK_HI3Q_TXBD_DESA_8822C) \
  6947. << BIT_SHIFT_HI3Q_TXBD_DESA_8822C)
  6948. #define BITS_HI3Q_TXBD_DESA_8822C \
  6949. (BIT_MASK_HI3Q_TXBD_DESA_8822C << BIT_SHIFT_HI3Q_TXBD_DESA_8822C)
  6950. #define BIT_CLEAR_HI3Q_TXBD_DESA_8822C(x) ((x) & (~BITS_HI3Q_TXBD_DESA_8822C))
  6951. #define BIT_GET_HI3Q_TXBD_DESA_8822C(x) \
  6952. (((x) >> BIT_SHIFT_HI3Q_TXBD_DESA_8822C) & \
  6953. BIT_MASK_HI3Q_TXBD_DESA_8822C)
  6954. #define BIT_SET_HI3Q_TXBD_DESA_8822C(x, v) \
  6955. (BIT_CLEAR_HI3Q_TXBD_DESA_8822C(x) | BIT_HI3Q_TXBD_DESA_8822C(v))
  6956. /* 2 REG_HI4Q_TXBD_DESA_8822C */
  6957. #define BIT_SHIFT_HI4Q_TXBD_DESA_8822C 0
  6958. #define BIT_MASK_HI4Q_TXBD_DESA_8822C 0xffffffffffffffffL
  6959. #define BIT_HI4Q_TXBD_DESA_8822C(x) \
  6960. (((x) & BIT_MASK_HI4Q_TXBD_DESA_8822C) \
  6961. << BIT_SHIFT_HI4Q_TXBD_DESA_8822C)
  6962. #define BITS_HI4Q_TXBD_DESA_8822C \
  6963. (BIT_MASK_HI4Q_TXBD_DESA_8822C << BIT_SHIFT_HI4Q_TXBD_DESA_8822C)
  6964. #define BIT_CLEAR_HI4Q_TXBD_DESA_8822C(x) ((x) & (~BITS_HI4Q_TXBD_DESA_8822C))
  6965. #define BIT_GET_HI4Q_TXBD_DESA_8822C(x) \
  6966. (((x) >> BIT_SHIFT_HI4Q_TXBD_DESA_8822C) & \
  6967. BIT_MASK_HI4Q_TXBD_DESA_8822C)
  6968. #define BIT_SET_HI4Q_TXBD_DESA_8822C(x, v) \
  6969. (BIT_CLEAR_HI4Q_TXBD_DESA_8822C(x) | BIT_HI4Q_TXBD_DESA_8822C(v))
  6970. /* 2 REG_HI5Q_TXBD_DESA_8822C */
  6971. #define BIT_SHIFT_HI5Q_TXBD_DESA_8822C 0
  6972. #define BIT_MASK_HI5Q_TXBD_DESA_8822C 0xffffffffffffffffL
  6973. #define BIT_HI5Q_TXBD_DESA_8822C(x) \
  6974. (((x) & BIT_MASK_HI5Q_TXBD_DESA_8822C) \
  6975. << BIT_SHIFT_HI5Q_TXBD_DESA_8822C)
  6976. #define BITS_HI5Q_TXBD_DESA_8822C \
  6977. (BIT_MASK_HI5Q_TXBD_DESA_8822C << BIT_SHIFT_HI5Q_TXBD_DESA_8822C)
  6978. #define BIT_CLEAR_HI5Q_TXBD_DESA_8822C(x) ((x) & (~BITS_HI5Q_TXBD_DESA_8822C))
  6979. #define BIT_GET_HI5Q_TXBD_DESA_8822C(x) \
  6980. (((x) >> BIT_SHIFT_HI5Q_TXBD_DESA_8822C) & \
  6981. BIT_MASK_HI5Q_TXBD_DESA_8822C)
  6982. #define BIT_SET_HI5Q_TXBD_DESA_8822C(x, v) \
  6983. (BIT_CLEAR_HI5Q_TXBD_DESA_8822C(x) | BIT_HI5Q_TXBD_DESA_8822C(v))
  6984. /* 2 REG_HI6Q_TXBD_DESA_8822C */
  6985. #define BIT_SHIFT_HI6Q_TXBD_DESA_8822C 0
  6986. #define BIT_MASK_HI6Q_TXBD_DESA_8822C 0xffffffffffffffffL
  6987. #define BIT_HI6Q_TXBD_DESA_8822C(x) \
  6988. (((x) & BIT_MASK_HI6Q_TXBD_DESA_8822C) \
  6989. << BIT_SHIFT_HI6Q_TXBD_DESA_8822C)
  6990. #define BITS_HI6Q_TXBD_DESA_8822C \
  6991. (BIT_MASK_HI6Q_TXBD_DESA_8822C << BIT_SHIFT_HI6Q_TXBD_DESA_8822C)
  6992. #define BIT_CLEAR_HI6Q_TXBD_DESA_8822C(x) ((x) & (~BITS_HI6Q_TXBD_DESA_8822C))
  6993. #define BIT_GET_HI6Q_TXBD_DESA_8822C(x) \
  6994. (((x) >> BIT_SHIFT_HI6Q_TXBD_DESA_8822C) & \
  6995. BIT_MASK_HI6Q_TXBD_DESA_8822C)
  6996. #define BIT_SET_HI6Q_TXBD_DESA_8822C(x, v) \
  6997. (BIT_CLEAR_HI6Q_TXBD_DESA_8822C(x) | BIT_HI6Q_TXBD_DESA_8822C(v))
  6998. /* 2 REG_HI7Q_TXBD_DESA_8822C */
  6999. #define BIT_SHIFT_HI7Q_TXBD_DESA_8822C 0
  7000. #define BIT_MASK_HI7Q_TXBD_DESA_8822C 0xffffffffffffffffL
  7001. #define BIT_HI7Q_TXBD_DESA_8822C(x) \
  7002. (((x) & BIT_MASK_HI7Q_TXBD_DESA_8822C) \
  7003. << BIT_SHIFT_HI7Q_TXBD_DESA_8822C)
  7004. #define BITS_HI7Q_TXBD_DESA_8822C \
  7005. (BIT_MASK_HI7Q_TXBD_DESA_8822C << BIT_SHIFT_HI7Q_TXBD_DESA_8822C)
  7006. #define BIT_CLEAR_HI7Q_TXBD_DESA_8822C(x) ((x) & (~BITS_HI7Q_TXBD_DESA_8822C))
  7007. #define BIT_GET_HI7Q_TXBD_DESA_8822C(x) \
  7008. (((x) >> BIT_SHIFT_HI7Q_TXBD_DESA_8822C) & \
  7009. BIT_MASK_HI7Q_TXBD_DESA_8822C)
  7010. #define BIT_SET_HI7Q_TXBD_DESA_8822C(x, v) \
  7011. (BIT_CLEAR_HI7Q_TXBD_DESA_8822C(x) | BIT_HI7Q_TXBD_DESA_8822C(v))
  7012. /* 2 REG_MGQ_TXBD_NUM_8822C */
  7013. #define BIT_PCIE_MGQ_FLAG_8822C BIT(14)
  7014. #define BIT_SHIFT_MGQ_DESC_MODE_8822C 12
  7015. #define BIT_MASK_MGQ_DESC_MODE_8822C 0x3
  7016. #define BIT_MGQ_DESC_MODE_8822C(x) \
  7017. (((x) & BIT_MASK_MGQ_DESC_MODE_8822C) << BIT_SHIFT_MGQ_DESC_MODE_8822C)
  7018. #define BITS_MGQ_DESC_MODE_8822C \
  7019. (BIT_MASK_MGQ_DESC_MODE_8822C << BIT_SHIFT_MGQ_DESC_MODE_8822C)
  7020. #define BIT_CLEAR_MGQ_DESC_MODE_8822C(x) ((x) & (~BITS_MGQ_DESC_MODE_8822C))
  7021. #define BIT_GET_MGQ_DESC_MODE_8822C(x) \
  7022. (((x) >> BIT_SHIFT_MGQ_DESC_MODE_8822C) & BIT_MASK_MGQ_DESC_MODE_8822C)
  7023. #define BIT_SET_MGQ_DESC_MODE_8822C(x, v) \
  7024. (BIT_CLEAR_MGQ_DESC_MODE_8822C(x) | BIT_MGQ_DESC_MODE_8822C(v))
  7025. #define BIT_SHIFT_MGQ_DESC_NUM_8822C 0
  7026. #define BIT_MASK_MGQ_DESC_NUM_8822C 0xfff
  7027. #define BIT_MGQ_DESC_NUM_8822C(x) \
  7028. (((x) & BIT_MASK_MGQ_DESC_NUM_8822C) << BIT_SHIFT_MGQ_DESC_NUM_8822C)
  7029. #define BITS_MGQ_DESC_NUM_8822C \
  7030. (BIT_MASK_MGQ_DESC_NUM_8822C << BIT_SHIFT_MGQ_DESC_NUM_8822C)
  7031. #define BIT_CLEAR_MGQ_DESC_NUM_8822C(x) ((x) & (~BITS_MGQ_DESC_NUM_8822C))
  7032. #define BIT_GET_MGQ_DESC_NUM_8822C(x) \
  7033. (((x) >> BIT_SHIFT_MGQ_DESC_NUM_8822C) & BIT_MASK_MGQ_DESC_NUM_8822C)
  7034. #define BIT_SET_MGQ_DESC_NUM_8822C(x, v) \
  7035. (BIT_CLEAR_MGQ_DESC_NUM_8822C(x) | BIT_MGQ_DESC_NUM_8822C(v))
  7036. /* 2 REG_RX_RXBD_NUM_8822C */
  7037. #define BIT_SYS_32_64_8822C BIT(15)
  7038. #define BIT_SHIFT_BCNQ_DESC_MODE_8822C 13
  7039. #define BIT_MASK_BCNQ_DESC_MODE_8822C 0x3
  7040. #define BIT_BCNQ_DESC_MODE_8822C(x) \
  7041. (((x) & BIT_MASK_BCNQ_DESC_MODE_8822C) \
  7042. << BIT_SHIFT_BCNQ_DESC_MODE_8822C)
  7043. #define BITS_BCNQ_DESC_MODE_8822C \
  7044. (BIT_MASK_BCNQ_DESC_MODE_8822C << BIT_SHIFT_BCNQ_DESC_MODE_8822C)
  7045. #define BIT_CLEAR_BCNQ_DESC_MODE_8822C(x) ((x) & (~BITS_BCNQ_DESC_MODE_8822C))
  7046. #define BIT_GET_BCNQ_DESC_MODE_8822C(x) \
  7047. (((x) >> BIT_SHIFT_BCNQ_DESC_MODE_8822C) & \
  7048. BIT_MASK_BCNQ_DESC_MODE_8822C)
  7049. #define BIT_SET_BCNQ_DESC_MODE_8822C(x, v) \
  7050. (BIT_CLEAR_BCNQ_DESC_MODE_8822C(x) | BIT_BCNQ_DESC_MODE_8822C(v))
  7051. #define BIT_PCIE_BCNQ_FLAG_8822C BIT(12)
  7052. #define BIT_SHIFT_RXQ_DESC_NUM_8822C 0
  7053. #define BIT_MASK_RXQ_DESC_NUM_8822C 0xfff
  7054. #define BIT_RXQ_DESC_NUM_8822C(x) \
  7055. (((x) & BIT_MASK_RXQ_DESC_NUM_8822C) << BIT_SHIFT_RXQ_DESC_NUM_8822C)
  7056. #define BITS_RXQ_DESC_NUM_8822C \
  7057. (BIT_MASK_RXQ_DESC_NUM_8822C << BIT_SHIFT_RXQ_DESC_NUM_8822C)
  7058. #define BIT_CLEAR_RXQ_DESC_NUM_8822C(x) ((x) & (~BITS_RXQ_DESC_NUM_8822C))
  7059. #define BIT_GET_RXQ_DESC_NUM_8822C(x) \
  7060. (((x) >> BIT_SHIFT_RXQ_DESC_NUM_8822C) & BIT_MASK_RXQ_DESC_NUM_8822C)
  7061. #define BIT_SET_RXQ_DESC_NUM_8822C(x, v) \
  7062. (BIT_CLEAR_RXQ_DESC_NUM_8822C(x) | BIT_RXQ_DESC_NUM_8822C(v))
  7063. /* 2 REG_VOQ_TXBD_NUM_8822C */
  7064. #define BIT_PCIE_VOQ_FLAG_8822C BIT(14)
  7065. #define BIT_SHIFT_VOQ_DESC_MODE_8822C 12
  7066. #define BIT_MASK_VOQ_DESC_MODE_8822C 0x3
  7067. #define BIT_VOQ_DESC_MODE_8822C(x) \
  7068. (((x) & BIT_MASK_VOQ_DESC_MODE_8822C) << BIT_SHIFT_VOQ_DESC_MODE_8822C)
  7069. #define BITS_VOQ_DESC_MODE_8822C \
  7070. (BIT_MASK_VOQ_DESC_MODE_8822C << BIT_SHIFT_VOQ_DESC_MODE_8822C)
  7071. #define BIT_CLEAR_VOQ_DESC_MODE_8822C(x) ((x) & (~BITS_VOQ_DESC_MODE_8822C))
  7072. #define BIT_GET_VOQ_DESC_MODE_8822C(x) \
  7073. (((x) >> BIT_SHIFT_VOQ_DESC_MODE_8822C) & BIT_MASK_VOQ_DESC_MODE_8822C)
  7074. #define BIT_SET_VOQ_DESC_MODE_8822C(x, v) \
  7075. (BIT_CLEAR_VOQ_DESC_MODE_8822C(x) | BIT_VOQ_DESC_MODE_8822C(v))
  7076. #define BIT_SHIFT_VOQ_DESC_NUM_8822C 0
  7077. #define BIT_MASK_VOQ_DESC_NUM_8822C 0xfff
  7078. #define BIT_VOQ_DESC_NUM_8822C(x) \
  7079. (((x) & BIT_MASK_VOQ_DESC_NUM_8822C) << BIT_SHIFT_VOQ_DESC_NUM_8822C)
  7080. #define BITS_VOQ_DESC_NUM_8822C \
  7081. (BIT_MASK_VOQ_DESC_NUM_8822C << BIT_SHIFT_VOQ_DESC_NUM_8822C)
  7082. #define BIT_CLEAR_VOQ_DESC_NUM_8822C(x) ((x) & (~BITS_VOQ_DESC_NUM_8822C))
  7083. #define BIT_GET_VOQ_DESC_NUM_8822C(x) \
  7084. (((x) >> BIT_SHIFT_VOQ_DESC_NUM_8822C) & BIT_MASK_VOQ_DESC_NUM_8822C)
  7085. #define BIT_SET_VOQ_DESC_NUM_8822C(x, v) \
  7086. (BIT_CLEAR_VOQ_DESC_NUM_8822C(x) | BIT_VOQ_DESC_NUM_8822C(v))
  7087. /* 2 REG_VIQ_TXBD_NUM_8822C */
  7088. #define BIT_PCIE_VIQ_FLAG_8822C BIT(14)
  7089. #define BIT_SHIFT_VIQ_DESC_MODE_8822C 12
  7090. #define BIT_MASK_VIQ_DESC_MODE_8822C 0x3
  7091. #define BIT_VIQ_DESC_MODE_8822C(x) \
  7092. (((x) & BIT_MASK_VIQ_DESC_MODE_8822C) << BIT_SHIFT_VIQ_DESC_MODE_8822C)
  7093. #define BITS_VIQ_DESC_MODE_8822C \
  7094. (BIT_MASK_VIQ_DESC_MODE_8822C << BIT_SHIFT_VIQ_DESC_MODE_8822C)
  7095. #define BIT_CLEAR_VIQ_DESC_MODE_8822C(x) ((x) & (~BITS_VIQ_DESC_MODE_8822C))
  7096. #define BIT_GET_VIQ_DESC_MODE_8822C(x) \
  7097. (((x) >> BIT_SHIFT_VIQ_DESC_MODE_8822C) & BIT_MASK_VIQ_DESC_MODE_8822C)
  7098. #define BIT_SET_VIQ_DESC_MODE_8822C(x, v) \
  7099. (BIT_CLEAR_VIQ_DESC_MODE_8822C(x) | BIT_VIQ_DESC_MODE_8822C(v))
  7100. #define BIT_SHIFT_VIQ_DESC_NUM_8822C 0
  7101. #define BIT_MASK_VIQ_DESC_NUM_8822C 0xfff
  7102. #define BIT_VIQ_DESC_NUM_8822C(x) \
  7103. (((x) & BIT_MASK_VIQ_DESC_NUM_8822C) << BIT_SHIFT_VIQ_DESC_NUM_8822C)
  7104. #define BITS_VIQ_DESC_NUM_8822C \
  7105. (BIT_MASK_VIQ_DESC_NUM_8822C << BIT_SHIFT_VIQ_DESC_NUM_8822C)
  7106. #define BIT_CLEAR_VIQ_DESC_NUM_8822C(x) ((x) & (~BITS_VIQ_DESC_NUM_8822C))
  7107. #define BIT_GET_VIQ_DESC_NUM_8822C(x) \
  7108. (((x) >> BIT_SHIFT_VIQ_DESC_NUM_8822C) & BIT_MASK_VIQ_DESC_NUM_8822C)
  7109. #define BIT_SET_VIQ_DESC_NUM_8822C(x, v) \
  7110. (BIT_CLEAR_VIQ_DESC_NUM_8822C(x) | BIT_VIQ_DESC_NUM_8822C(v))
  7111. /* 2 REG_BEQ_TXBD_NUM_8822C */
  7112. #define BIT_PCIE_BEQ_FLAG_8822C BIT(14)
  7113. #define BIT_SHIFT_BEQ_DESC_MODE_8822C 12
  7114. #define BIT_MASK_BEQ_DESC_MODE_8822C 0x3
  7115. #define BIT_BEQ_DESC_MODE_8822C(x) \
  7116. (((x) & BIT_MASK_BEQ_DESC_MODE_8822C) << BIT_SHIFT_BEQ_DESC_MODE_8822C)
  7117. #define BITS_BEQ_DESC_MODE_8822C \
  7118. (BIT_MASK_BEQ_DESC_MODE_8822C << BIT_SHIFT_BEQ_DESC_MODE_8822C)
  7119. #define BIT_CLEAR_BEQ_DESC_MODE_8822C(x) ((x) & (~BITS_BEQ_DESC_MODE_8822C))
  7120. #define BIT_GET_BEQ_DESC_MODE_8822C(x) \
  7121. (((x) >> BIT_SHIFT_BEQ_DESC_MODE_8822C) & BIT_MASK_BEQ_DESC_MODE_8822C)
  7122. #define BIT_SET_BEQ_DESC_MODE_8822C(x, v) \
  7123. (BIT_CLEAR_BEQ_DESC_MODE_8822C(x) | BIT_BEQ_DESC_MODE_8822C(v))
  7124. #define BIT_SHIFT_BEQ_DESC_NUM_8822C 0
  7125. #define BIT_MASK_BEQ_DESC_NUM_8822C 0xfff
  7126. #define BIT_BEQ_DESC_NUM_8822C(x) \
  7127. (((x) & BIT_MASK_BEQ_DESC_NUM_8822C) << BIT_SHIFT_BEQ_DESC_NUM_8822C)
  7128. #define BITS_BEQ_DESC_NUM_8822C \
  7129. (BIT_MASK_BEQ_DESC_NUM_8822C << BIT_SHIFT_BEQ_DESC_NUM_8822C)
  7130. #define BIT_CLEAR_BEQ_DESC_NUM_8822C(x) ((x) & (~BITS_BEQ_DESC_NUM_8822C))
  7131. #define BIT_GET_BEQ_DESC_NUM_8822C(x) \
  7132. (((x) >> BIT_SHIFT_BEQ_DESC_NUM_8822C) & BIT_MASK_BEQ_DESC_NUM_8822C)
  7133. #define BIT_SET_BEQ_DESC_NUM_8822C(x, v) \
  7134. (BIT_CLEAR_BEQ_DESC_NUM_8822C(x) | BIT_BEQ_DESC_NUM_8822C(v))
  7135. /* 2 REG_BKQ_TXBD_NUM_8822C */
  7136. #define BIT_PCIE_BKQ_FLAG_8822C BIT(14)
  7137. #define BIT_SHIFT_BKQ_DESC_MODE_8822C 12
  7138. #define BIT_MASK_BKQ_DESC_MODE_8822C 0x3
  7139. #define BIT_BKQ_DESC_MODE_8822C(x) \
  7140. (((x) & BIT_MASK_BKQ_DESC_MODE_8822C) << BIT_SHIFT_BKQ_DESC_MODE_8822C)
  7141. #define BITS_BKQ_DESC_MODE_8822C \
  7142. (BIT_MASK_BKQ_DESC_MODE_8822C << BIT_SHIFT_BKQ_DESC_MODE_8822C)
  7143. #define BIT_CLEAR_BKQ_DESC_MODE_8822C(x) ((x) & (~BITS_BKQ_DESC_MODE_8822C))
  7144. #define BIT_GET_BKQ_DESC_MODE_8822C(x) \
  7145. (((x) >> BIT_SHIFT_BKQ_DESC_MODE_8822C) & BIT_MASK_BKQ_DESC_MODE_8822C)
  7146. #define BIT_SET_BKQ_DESC_MODE_8822C(x, v) \
  7147. (BIT_CLEAR_BKQ_DESC_MODE_8822C(x) | BIT_BKQ_DESC_MODE_8822C(v))
  7148. #define BIT_SHIFT_BKQ_DESC_NUM_8822C 0
  7149. #define BIT_MASK_BKQ_DESC_NUM_8822C 0xfff
  7150. #define BIT_BKQ_DESC_NUM_8822C(x) \
  7151. (((x) & BIT_MASK_BKQ_DESC_NUM_8822C) << BIT_SHIFT_BKQ_DESC_NUM_8822C)
  7152. #define BITS_BKQ_DESC_NUM_8822C \
  7153. (BIT_MASK_BKQ_DESC_NUM_8822C << BIT_SHIFT_BKQ_DESC_NUM_8822C)
  7154. #define BIT_CLEAR_BKQ_DESC_NUM_8822C(x) ((x) & (~BITS_BKQ_DESC_NUM_8822C))
  7155. #define BIT_GET_BKQ_DESC_NUM_8822C(x) \
  7156. (((x) >> BIT_SHIFT_BKQ_DESC_NUM_8822C) & BIT_MASK_BKQ_DESC_NUM_8822C)
  7157. #define BIT_SET_BKQ_DESC_NUM_8822C(x, v) \
  7158. (BIT_CLEAR_BKQ_DESC_NUM_8822C(x) | BIT_BKQ_DESC_NUM_8822C(v))
  7159. /* 2 REG_HI0Q_TXBD_NUM_8822C */
  7160. #define BIT_HI0Q_FLAG_8822C BIT(14)
  7161. #define BIT_SHIFT_HI0Q_DESC_MODE_8822C 12
  7162. #define BIT_MASK_HI0Q_DESC_MODE_8822C 0x3
  7163. #define BIT_HI0Q_DESC_MODE_8822C(x) \
  7164. (((x) & BIT_MASK_HI0Q_DESC_MODE_8822C) \
  7165. << BIT_SHIFT_HI0Q_DESC_MODE_8822C)
  7166. #define BITS_HI0Q_DESC_MODE_8822C \
  7167. (BIT_MASK_HI0Q_DESC_MODE_8822C << BIT_SHIFT_HI0Q_DESC_MODE_8822C)
  7168. #define BIT_CLEAR_HI0Q_DESC_MODE_8822C(x) ((x) & (~BITS_HI0Q_DESC_MODE_8822C))
  7169. #define BIT_GET_HI0Q_DESC_MODE_8822C(x) \
  7170. (((x) >> BIT_SHIFT_HI0Q_DESC_MODE_8822C) & \
  7171. BIT_MASK_HI0Q_DESC_MODE_8822C)
  7172. #define BIT_SET_HI0Q_DESC_MODE_8822C(x, v) \
  7173. (BIT_CLEAR_HI0Q_DESC_MODE_8822C(x) | BIT_HI0Q_DESC_MODE_8822C(v))
  7174. #define BIT_SHIFT_HI0Q_DESC_NUM_8822C 0
  7175. #define BIT_MASK_HI0Q_DESC_NUM_8822C 0xfff
  7176. #define BIT_HI0Q_DESC_NUM_8822C(x) \
  7177. (((x) & BIT_MASK_HI0Q_DESC_NUM_8822C) << BIT_SHIFT_HI0Q_DESC_NUM_8822C)
  7178. #define BITS_HI0Q_DESC_NUM_8822C \
  7179. (BIT_MASK_HI0Q_DESC_NUM_8822C << BIT_SHIFT_HI0Q_DESC_NUM_8822C)
  7180. #define BIT_CLEAR_HI0Q_DESC_NUM_8822C(x) ((x) & (~BITS_HI0Q_DESC_NUM_8822C))
  7181. #define BIT_GET_HI0Q_DESC_NUM_8822C(x) \
  7182. (((x) >> BIT_SHIFT_HI0Q_DESC_NUM_8822C) & BIT_MASK_HI0Q_DESC_NUM_8822C)
  7183. #define BIT_SET_HI0Q_DESC_NUM_8822C(x, v) \
  7184. (BIT_CLEAR_HI0Q_DESC_NUM_8822C(x) | BIT_HI0Q_DESC_NUM_8822C(v))
  7185. /* 2 REG_HI1Q_TXBD_NUM_8822C */
  7186. #define BIT_HI1Q_FLAG_8822C BIT(14)
  7187. #define BIT_SHIFT_HI1Q_DESC_MODE_8822C 12
  7188. #define BIT_MASK_HI1Q_DESC_MODE_8822C 0x3
  7189. #define BIT_HI1Q_DESC_MODE_8822C(x) \
  7190. (((x) & BIT_MASK_HI1Q_DESC_MODE_8822C) \
  7191. << BIT_SHIFT_HI1Q_DESC_MODE_8822C)
  7192. #define BITS_HI1Q_DESC_MODE_8822C \
  7193. (BIT_MASK_HI1Q_DESC_MODE_8822C << BIT_SHIFT_HI1Q_DESC_MODE_8822C)
  7194. #define BIT_CLEAR_HI1Q_DESC_MODE_8822C(x) ((x) & (~BITS_HI1Q_DESC_MODE_8822C))
  7195. #define BIT_GET_HI1Q_DESC_MODE_8822C(x) \
  7196. (((x) >> BIT_SHIFT_HI1Q_DESC_MODE_8822C) & \
  7197. BIT_MASK_HI1Q_DESC_MODE_8822C)
  7198. #define BIT_SET_HI1Q_DESC_MODE_8822C(x, v) \
  7199. (BIT_CLEAR_HI1Q_DESC_MODE_8822C(x) | BIT_HI1Q_DESC_MODE_8822C(v))
  7200. #define BIT_SHIFT_HI1Q_DESC_NUM_8822C 0
  7201. #define BIT_MASK_HI1Q_DESC_NUM_8822C 0xfff
  7202. #define BIT_HI1Q_DESC_NUM_8822C(x) \
  7203. (((x) & BIT_MASK_HI1Q_DESC_NUM_8822C) << BIT_SHIFT_HI1Q_DESC_NUM_8822C)
  7204. #define BITS_HI1Q_DESC_NUM_8822C \
  7205. (BIT_MASK_HI1Q_DESC_NUM_8822C << BIT_SHIFT_HI1Q_DESC_NUM_8822C)
  7206. #define BIT_CLEAR_HI1Q_DESC_NUM_8822C(x) ((x) & (~BITS_HI1Q_DESC_NUM_8822C))
  7207. #define BIT_GET_HI1Q_DESC_NUM_8822C(x) \
  7208. (((x) >> BIT_SHIFT_HI1Q_DESC_NUM_8822C) & BIT_MASK_HI1Q_DESC_NUM_8822C)
  7209. #define BIT_SET_HI1Q_DESC_NUM_8822C(x, v) \
  7210. (BIT_CLEAR_HI1Q_DESC_NUM_8822C(x) | BIT_HI1Q_DESC_NUM_8822C(v))
  7211. /* 2 REG_HI2Q_TXBD_NUM_8822C */
  7212. #define BIT_HI2Q_FLAG_8822C BIT(14)
  7213. #define BIT_SHIFT_HI2Q_DESC_MODE_8822C 12
  7214. #define BIT_MASK_HI2Q_DESC_MODE_8822C 0x3
  7215. #define BIT_HI2Q_DESC_MODE_8822C(x) \
  7216. (((x) & BIT_MASK_HI2Q_DESC_MODE_8822C) \
  7217. << BIT_SHIFT_HI2Q_DESC_MODE_8822C)
  7218. #define BITS_HI2Q_DESC_MODE_8822C \
  7219. (BIT_MASK_HI2Q_DESC_MODE_8822C << BIT_SHIFT_HI2Q_DESC_MODE_8822C)
  7220. #define BIT_CLEAR_HI2Q_DESC_MODE_8822C(x) ((x) & (~BITS_HI2Q_DESC_MODE_8822C))
  7221. #define BIT_GET_HI2Q_DESC_MODE_8822C(x) \
  7222. (((x) >> BIT_SHIFT_HI2Q_DESC_MODE_8822C) & \
  7223. BIT_MASK_HI2Q_DESC_MODE_8822C)
  7224. #define BIT_SET_HI2Q_DESC_MODE_8822C(x, v) \
  7225. (BIT_CLEAR_HI2Q_DESC_MODE_8822C(x) | BIT_HI2Q_DESC_MODE_8822C(v))
  7226. #define BIT_SHIFT_HI2Q_DESC_NUM_8822C 0
  7227. #define BIT_MASK_HI2Q_DESC_NUM_8822C 0xfff
  7228. #define BIT_HI2Q_DESC_NUM_8822C(x) \
  7229. (((x) & BIT_MASK_HI2Q_DESC_NUM_8822C) << BIT_SHIFT_HI2Q_DESC_NUM_8822C)
  7230. #define BITS_HI2Q_DESC_NUM_8822C \
  7231. (BIT_MASK_HI2Q_DESC_NUM_8822C << BIT_SHIFT_HI2Q_DESC_NUM_8822C)
  7232. #define BIT_CLEAR_HI2Q_DESC_NUM_8822C(x) ((x) & (~BITS_HI2Q_DESC_NUM_8822C))
  7233. #define BIT_GET_HI2Q_DESC_NUM_8822C(x) \
  7234. (((x) >> BIT_SHIFT_HI2Q_DESC_NUM_8822C) & BIT_MASK_HI2Q_DESC_NUM_8822C)
  7235. #define BIT_SET_HI2Q_DESC_NUM_8822C(x, v) \
  7236. (BIT_CLEAR_HI2Q_DESC_NUM_8822C(x) | BIT_HI2Q_DESC_NUM_8822C(v))
  7237. /* 2 REG_HI3Q_TXBD_NUM_8822C */
  7238. #define BIT_HI3Q_FLAG_8822C BIT(14)
  7239. #define BIT_SHIFT_HI3Q_DESC_MODE_8822C 12
  7240. #define BIT_MASK_HI3Q_DESC_MODE_8822C 0x3
  7241. #define BIT_HI3Q_DESC_MODE_8822C(x) \
  7242. (((x) & BIT_MASK_HI3Q_DESC_MODE_8822C) \
  7243. << BIT_SHIFT_HI3Q_DESC_MODE_8822C)
  7244. #define BITS_HI3Q_DESC_MODE_8822C \
  7245. (BIT_MASK_HI3Q_DESC_MODE_8822C << BIT_SHIFT_HI3Q_DESC_MODE_8822C)
  7246. #define BIT_CLEAR_HI3Q_DESC_MODE_8822C(x) ((x) & (~BITS_HI3Q_DESC_MODE_8822C))
  7247. #define BIT_GET_HI3Q_DESC_MODE_8822C(x) \
  7248. (((x) >> BIT_SHIFT_HI3Q_DESC_MODE_8822C) & \
  7249. BIT_MASK_HI3Q_DESC_MODE_8822C)
  7250. #define BIT_SET_HI3Q_DESC_MODE_8822C(x, v) \
  7251. (BIT_CLEAR_HI3Q_DESC_MODE_8822C(x) | BIT_HI3Q_DESC_MODE_8822C(v))
  7252. #define BIT_SHIFT_HI3Q_DESC_NUM_8822C 0
  7253. #define BIT_MASK_HI3Q_DESC_NUM_8822C 0xfff
  7254. #define BIT_HI3Q_DESC_NUM_8822C(x) \
  7255. (((x) & BIT_MASK_HI3Q_DESC_NUM_8822C) << BIT_SHIFT_HI3Q_DESC_NUM_8822C)
  7256. #define BITS_HI3Q_DESC_NUM_8822C \
  7257. (BIT_MASK_HI3Q_DESC_NUM_8822C << BIT_SHIFT_HI3Q_DESC_NUM_8822C)
  7258. #define BIT_CLEAR_HI3Q_DESC_NUM_8822C(x) ((x) & (~BITS_HI3Q_DESC_NUM_8822C))
  7259. #define BIT_GET_HI3Q_DESC_NUM_8822C(x) \
  7260. (((x) >> BIT_SHIFT_HI3Q_DESC_NUM_8822C) & BIT_MASK_HI3Q_DESC_NUM_8822C)
  7261. #define BIT_SET_HI3Q_DESC_NUM_8822C(x, v) \
  7262. (BIT_CLEAR_HI3Q_DESC_NUM_8822C(x) | BIT_HI3Q_DESC_NUM_8822C(v))
  7263. /* 2 REG_HI4Q_TXBD_NUM_8822C */
  7264. #define BIT_HI4Q_FLAG_8822C BIT(14)
  7265. #define BIT_SHIFT_HI4Q_DESC_MODE_8822C 12
  7266. #define BIT_MASK_HI4Q_DESC_MODE_8822C 0x3
  7267. #define BIT_HI4Q_DESC_MODE_8822C(x) \
  7268. (((x) & BIT_MASK_HI4Q_DESC_MODE_8822C) \
  7269. << BIT_SHIFT_HI4Q_DESC_MODE_8822C)
  7270. #define BITS_HI4Q_DESC_MODE_8822C \
  7271. (BIT_MASK_HI4Q_DESC_MODE_8822C << BIT_SHIFT_HI4Q_DESC_MODE_8822C)
  7272. #define BIT_CLEAR_HI4Q_DESC_MODE_8822C(x) ((x) & (~BITS_HI4Q_DESC_MODE_8822C))
  7273. #define BIT_GET_HI4Q_DESC_MODE_8822C(x) \
  7274. (((x) >> BIT_SHIFT_HI4Q_DESC_MODE_8822C) & \
  7275. BIT_MASK_HI4Q_DESC_MODE_8822C)
  7276. #define BIT_SET_HI4Q_DESC_MODE_8822C(x, v) \
  7277. (BIT_CLEAR_HI4Q_DESC_MODE_8822C(x) | BIT_HI4Q_DESC_MODE_8822C(v))
  7278. #define BIT_SHIFT_HI4Q_DESC_NUM_8822C 0
  7279. #define BIT_MASK_HI4Q_DESC_NUM_8822C 0xfff
  7280. #define BIT_HI4Q_DESC_NUM_8822C(x) \
  7281. (((x) & BIT_MASK_HI4Q_DESC_NUM_8822C) << BIT_SHIFT_HI4Q_DESC_NUM_8822C)
  7282. #define BITS_HI4Q_DESC_NUM_8822C \
  7283. (BIT_MASK_HI4Q_DESC_NUM_8822C << BIT_SHIFT_HI4Q_DESC_NUM_8822C)
  7284. #define BIT_CLEAR_HI4Q_DESC_NUM_8822C(x) ((x) & (~BITS_HI4Q_DESC_NUM_8822C))
  7285. #define BIT_GET_HI4Q_DESC_NUM_8822C(x) \
  7286. (((x) >> BIT_SHIFT_HI4Q_DESC_NUM_8822C) & BIT_MASK_HI4Q_DESC_NUM_8822C)
  7287. #define BIT_SET_HI4Q_DESC_NUM_8822C(x, v) \
  7288. (BIT_CLEAR_HI4Q_DESC_NUM_8822C(x) | BIT_HI4Q_DESC_NUM_8822C(v))
  7289. /* 2 REG_HI5Q_TXBD_NUM_8822C */
  7290. #define BIT_HI5Q_FLAG_8822C BIT(14)
  7291. #define BIT_SHIFT_HI5Q_DESC_MODE_8822C 12
  7292. #define BIT_MASK_HI5Q_DESC_MODE_8822C 0x3
  7293. #define BIT_HI5Q_DESC_MODE_8822C(x) \
  7294. (((x) & BIT_MASK_HI5Q_DESC_MODE_8822C) \
  7295. << BIT_SHIFT_HI5Q_DESC_MODE_8822C)
  7296. #define BITS_HI5Q_DESC_MODE_8822C \
  7297. (BIT_MASK_HI5Q_DESC_MODE_8822C << BIT_SHIFT_HI5Q_DESC_MODE_8822C)
  7298. #define BIT_CLEAR_HI5Q_DESC_MODE_8822C(x) ((x) & (~BITS_HI5Q_DESC_MODE_8822C))
  7299. #define BIT_GET_HI5Q_DESC_MODE_8822C(x) \
  7300. (((x) >> BIT_SHIFT_HI5Q_DESC_MODE_8822C) & \
  7301. BIT_MASK_HI5Q_DESC_MODE_8822C)
  7302. #define BIT_SET_HI5Q_DESC_MODE_8822C(x, v) \
  7303. (BIT_CLEAR_HI5Q_DESC_MODE_8822C(x) | BIT_HI5Q_DESC_MODE_8822C(v))
  7304. #define BIT_SHIFT_HI5Q_DESC_NUM_8822C 0
  7305. #define BIT_MASK_HI5Q_DESC_NUM_8822C 0xfff
  7306. #define BIT_HI5Q_DESC_NUM_8822C(x) \
  7307. (((x) & BIT_MASK_HI5Q_DESC_NUM_8822C) << BIT_SHIFT_HI5Q_DESC_NUM_8822C)
  7308. #define BITS_HI5Q_DESC_NUM_8822C \
  7309. (BIT_MASK_HI5Q_DESC_NUM_8822C << BIT_SHIFT_HI5Q_DESC_NUM_8822C)
  7310. #define BIT_CLEAR_HI5Q_DESC_NUM_8822C(x) ((x) & (~BITS_HI5Q_DESC_NUM_8822C))
  7311. #define BIT_GET_HI5Q_DESC_NUM_8822C(x) \
  7312. (((x) >> BIT_SHIFT_HI5Q_DESC_NUM_8822C) & BIT_MASK_HI5Q_DESC_NUM_8822C)
  7313. #define BIT_SET_HI5Q_DESC_NUM_8822C(x, v) \
  7314. (BIT_CLEAR_HI5Q_DESC_NUM_8822C(x) | BIT_HI5Q_DESC_NUM_8822C(v))
  7315. /* 2 REG_HI6Q_TXBD_NUM_8822C */
  7316. #define BIT_HI6Q_FLAG_8822C BIT(14)
  7317. #define BIT_SHIFT_HI6Q_DESC_MODE_8822C 12
  7318. #define BIT_MASK_HI6Q_DESC_MODE_8822C 0x3
  7319. #define BIT_HI6Q_DESC_MODE_8822C(x) \
  7320. (((x) & BIT_MASK_HI6Q_DESC_MODE_8822C) \
  7321. << BIT_SHIFT_HI6Q_DESC_MODE_8822C)
  7322. #define BITS_HI6Q_DESC_MODE_8822C \
  7323. (BIT_MASK_HI6Q_DESC_MODE_8822C << BIT_SHIFT_HI6Q_DESC_MODE_8822C)
  7324. #define BIT_CLEAR_HI6Q_DESC_MODE_8822C(x) ((x) & (~BITS_HI6Q_DESC_MODE_8822C))
  7325. #define BIT_GET_HI6Q_DESC_MODE_8822C(x) \
  7326. (((x) >> BIT_SHIFT_HI6Q_DESC_MODE_8822C) & \
  7327. BIT_MASK_HI6Q_DESC_MODE_8822C)
  7328. #define BIT_SET_HI6Q_DESC_MODE_8822C(x, v) \
  7329. (BIT_CLEAR_HI6Q_DESC_MODE_8822C(x) | BIT_HI6Q_DESC_MODE_8822C(v))
  7330. #define BIT_SHIFT_HI6Q_DESC_NUM_8822C 0
  7331. #define BIT_MASK_HI6Q_DESC_NUM_8822C 0xfff
  7332. #define BIT_HI6Q_DESC_NUM_8822C(x) \
  7333. (((x) & BIT_MASK_HI6Q_DESC_NUM_8822C) << BIT_SHIFT_HI6Q_DESC_NUM_8822C)
  7334. #define BITS_HI6Q_DESC_NUM_8822C \
  7335. (BIT_MASK_HI6Q_DESC_NUM_8822C << BIT_SHIFT_HI6Q_DESC_NUM_8822C)
  7336. #define BIT_CLEAR_HI6Q_DESC_NUM_8822C(x) ((x) & (~BITS_HI6Q_DESC_NUM_8822C))
  7337. #define BIT_GET_HI6Q_DESC_NUM_8822C(x) \
  7338. (((x) >> BIT_SHIFT_HI6Q_DESC_NUM_8822C) & BIT_MASK_HI6Q_DESC_NUM_8822C)
  7339. #define BIT_SET_HI6Q_DESC_NUM_8822C(x, v) \
  7340. (BIT_CLEAR_HI6Q_DESC_NUM_8822C(x) | BIT_HI6Q_DESC_NUM_8822C(v))
  7341. /* 2 REG_HI7Q_TXBD_NUM_8822C */
  7342. #define BIT_HI7Q_FLAG_8822C BIT(14)
  7343. #define BIT_SHIFT_HI7Q_DESC_MODE_8822C 12
  7344. #define BIT_MASK_HI7Q_DESC_MODE_8822C 0x3
  7345. #define BIT_HI7Q_DESC_MODE_8822C(x) \
  7346. (((x) & BIT_MASK_HI7Q_DESC_MODE_8822C) \
  7347. << BIT_SHIFT_HI7Q_DESC_MODE_8822C)
  7348. #define BITS_HI7Q_DESC_MODE_8822C \
  7349. (BIT_MASK_HI7Q_DESC_MODE_8822C << BIT_SHIFT_HI7Q_DESC_MODE_8822C)
  7350. #define BIT_CLEAR_HI7Q_DESC_MODE_8822C(x) ((x) & (~BITS_HI7Q_DESC_MODE_8822C))
  7351. #define BIT_GET_HI7Q_DESC_MODE_8822C(x) \
  7352. (((x) >> BIT_SHIFT_HI7Q_DESC_MODE_8822C) & \
  7353. BIT_MASK_HI7Q_DESC_MODE_8822C)
  7354. #define BIT_SET_HI7Q_DESC_MODE_8822C(x, v) \
  7355. (BIT_CLEAR_HI7Q_DESC_MODE_8822C(x) | BIT_HI7Q_DESC_MODE_8822C(v))
  7356. #define BIT_SHIFT_HI7Q_DESC_NUM_8822C 0
  7357. #define BIT_MASK_HI7Q_DESC_NUM_8822C 0xfff
  7358. #define BIT_HI7Q_DESC_NUM_8822C(x) \
  7359. (((x) & BIT_MASK_HI7Q_DESC_NUM_8822C) << BIT_SHIFT_HI7Q_DESC_NUM_8822C)
  7360. #define BITS_HI7Q_DESC_NUM_8822C \
  7361. (BIT_MASK_HI7Q_DESC_NUM_8822C << BIT_SHIFT_HI7Q_DESC_NUM_8822C)
  7362. #define BIT_CLEAR_HI7Q_DESC_NUM_8822C(x) ((x) & (~BITS_HI7Q_DESC_NUM_8822C))
  7363. #define BIT_GET_HI7Q_DESC_NUM_8822C(x) \
  7364. (((x) >> BIT_SHIFT_HI7Q_DESC_NUM_8822C) & BIT_MASK_HI7Q_DESC_NUM_8822C)
  7365. #define BIT_SET_HI7Q_DESC_NUM_8822C(x, v) \
  7366. (BIT_CLEAR_HI7Q_DESC_NUM_8822C(x) | BIT_HI7Q_DESC_NUM_8822C(v))
  7367. /* 2 REG_TSFTIMER_HCI_8822C */
  7368. #define BIT_SHIFT_TSFT2_HCI_8822C 16
  7369. #define BIT_MASK_TSFT2_HCI_8822C 0xffff
  7370. #define BIT_TSFT2_HCI_8822C(x) \
  7371. (((x) & BIT_MASK_TSFT2_HCI_8822C) << BIT_SHIFT_TSFT2_HCI_8822C)
  7372. #define BITS_TSFT2_HCI_8822C \
  7373. (BIT_MASK_TSFT2_HCI_8822C << BIT_SHIFT_TSFT2_HCI_8822C)
  7374. #define BIT_CLEAR_TSFT2_HCI_8822C(x) ((x) & (~BITS_TSFT2_HCI_8822C))
  7375. #define BIT_GET_TSFT2_HCI_8822C(x) \
  7376. (((x) >> BIT_SHIFT_TSFT2_HCI_8822C) & BIT_MASK_TSFT2_HCI_8822C)
  7377. #define BIT_SET_TSFT2_HCI_8822C(x, v) \
  7378. (BIT_CLEAR_TSFT2_HCI_8822C(x) | BIT_TSFT2_HCI_8822C(v))
  7379. #define BIT_SHIFT_TSFT1_HCI_8822C 0
  7380. #define BIT_MASK_TSFT1_HCI_8822C 0xffff
  7381. #define BIT_TSFT1_HCI_8822C(x) \
  7382. (((x) & BIT_MASK_TSFT1_HCI_8822C) << BIT_SHIFT_TSFT1_HCI_8822C)
  7383. #define BITS_TSFT1_HCI_8822C \
  7384. (BIT_MASK_TSFT1_HCI_8822C << BIT_SHIFT_TSFT1_HCI_8822C)
  7385. #define BIT_CLEAR_TSFT1_HCI_8822C(x) ((x) & (~BITS_TSFT1_HCI_8822C))
  7386. #define BIT_GET_TSFT1_HCI_8822C(x) \
  7387. (((x) >> BIT_SHIFT_TSFT1_HCI_8822C) & BIT_MASK_TSFT1_HCI_8822C)
  7388. #define BIT_SET_TSFT1_HCI_8822C(x, v) \
  7389. (BIT_CLEAR_TSFT1_HCI_8822C(x) | BIT_TSFT1_HCI_8822C(v))
  7390. /* 2 REG_BD_RWPTR_CLR_8822C */
  7391. #define BIT_CLR_HI7Q_HW_IDX_8822C BIT(29)
  7392. #define BIT_CLR_HI6Q_HW_IDX_8822C BIT(28)
  7393. #define BIT_CLR_HI5Q_HW_IDX_8822C BIT(27)
  7394. #define BIT_CLR_HI4Q_HW_IDX_8822C BIT(26)
  7395. #define BIT_CLR_HI3Q_HW_IDX_8822C BIT(25)
  7396. #define BIT_CLR_HI2Q_HW_IDX_8822C BIT(24)
  7397. #define BIT_CLR_HI1Q_HW_IDX_8822C BIT(23)
  7398. #define BIT_CLR_HI0Q_HW_IDX_8822C BIT(22)
  7399. #define BIT_CLR_BKQ_HW_IDX_8822C BIT(21)
  7400. #define BIT_CLR_BEQ_HW_IDX_8822C BIT(20)
  7401. #define BIT_CLR_VIQ_HW_IDX_8822C BIT(19)
  7402. #define BIT_CLR_VOQ_HW_IDX_8822C BIT(18)
  7403. #define BIT_CLR_MGQ_HW_IDX_8822C BIT(17)
  7404. #define BIT_CLR_RXQ_HW_IDX_8822C BIT(16)
  7405. #define BIT_CLR_HI7Q_HOST_IDX_8822C BIT(13)
  7406. #define BIT_CLR_HI6Q_HOST_IDX_8822C BIT(12)
  7407. #define BIT_CLR_HI5Q_HOST_IDX_8822C BIT(11)
  7408. #define BIT_CLR_HI4Q_HOST_IDX_8822C BIT(10)
  7409. #define BIT_CLR_HI3Q_HOST_IDX_8822C BIT(9)
  7410. #define BIT_CLR_HI2Q_HOST_IDX_8822C BIT(8)
  7411. #define BIT_CLR_HI1Q_HOST_IDX_8822C BIT(7)
  7412. #define BIT_CLR_HI0Q_HOST_IDX_8822C BIT(6)
  7413. #define BIT_CLR_BKQ_HOST_IDX_8822C BIT(5)
  7414. #define BIT_CLR_BEQ_HOST_IDX_8822C BIT(4)
  7415. #define BIT_CLR_VIQ_HOST_IDX_8822C BIT(3)
  7416. #define BIT_CLR_VOQ_HOST_IDX_8822C BIT(2)
  7417. #define BIT_CLR_MGQ_HOST_IDX_8822C BIT(1)
  7418. #define BIT_CLR_RXQ_HOST_IDX_8822C BIT(0)
  7419. /* 2 REG_VOQ_TXBD_IDX_8822C */
  7420. #define BIT_SHIFT_VOQ_HW_IDX_8822C 16
  7421. #define BIT_MASK_VOQ_HW_IDX_8822C 0xfff
  7422. #define BIT_VOQ_HW_IDX_8822C(x) \
  7423. (((x) & BIT_MASK_VOQ_HW_IDX_8822C) << BIT_SHIFT_VOQ_HW_IDX_8822C)
  7424. #define BITS_VOQ_HW_IDX_8822C \
  7425. (BIT_MASK_VOQ_HW_IDX_8822C << BIT_SHIFT_VOQ_HW_IDX_8822C)
  7426. #define BIT_CLEAR_VOQ_HW_IDX_8822C(x) ((x) & (~BITS_VOQ_HW_IDX_8822C))
  7427. #define BIT_GET_VOQ_HW_IDX_8822C(x) \
  7428. (((x) >> BIT_SHIFT_VOQ_HW_IDX_8822C) & BIT_MASK_VOQ_HW_IDX_8822C)
  7429. #define BIT_SET_VOQ_HW_IDX_8822C(x, v) \
  7430. (BIT_CLEAR_VOQ_HW_IDX_8822C(x) | BIT_VOQ_HW_IDX_8822C(v))
  7431. #define BIT_SHIFT_VOQ_HOST_IDX_8822C 0
  7432. #define BIT_MASK_VOQ_HOST_IDX_8822C 0xfff
  7433. #define BIT_VOQ_HOST_IDX_8822C(x) \
  7434. (((x) & BIT_MASK_VOQ_HOST_IDX_8822C) << BIT_SHIFT_VOQ_HOST_IDX_8822C)
  7435. #define BITS_VOQ_HOST_IDX_8822C \
  7436. (BIT_MASK_VOQ_HOST_IDX_8822C << BIT_SHIFT_VOQ_HOST_IDX_8822C)
  7437. #define BIT_CLEAR_VOQ_HOST_IDX_8822C(x) ((x) & (~BITS_VOQ_HOST_IDX_8822C))
  7438. #define BIT_GET_VOQ_HOST_IDX_8822C(x) \
  7439. (((x) >> BIT_SHIFT_VOQ_HOST_IDX_8822C) & BIT_MASK_VOQ_HOST_IDX_8822C)
  7440. #define BIT_SET_VOQ_HOST_IDX_8822C(x, v) \
  7441. (BIT_CLEAR_VOQ_HOST_IDX_8822C(x) | BIT_VOQ_HOST_IDX_8822C(v))
  7442. /* 2 REG_VIQ_TXBD_IDX_8822C */
  7443. #define BIT_SHIFT_VIQ_HW_IDX_8822C 16
  7444. #define BIT_MASK_VIQ_HW_IDX_8822C 0xfff
  7445. #define BIT_VIQ_HW_IDX_8822C(x) \
  7446. (((x) & BIT_MASK_VIQ_HW_IDX_8822C) << BIT_SHIFT_VIQ_HW_IDX_8822C)
  7447. #define BITS_VIQ_HW_IDX_8822C \
  7448. (BIT_MASK_VIQ_HW_IDX_8822C << BIT_SHIFT_VIQ_HW_IDX_8822C)
  7449. #define BIT_CLEAR_VIQ_HW_IDX_8822C(x) ((x) & (~BITS_VIQ_HW_IDX_8822C))
  7450. #define BIT_GET_VIQ_HW_IDX_8822C(x) \
  7451. (((x) >> BIT_SHIFT_VIQ_HW_IDX_8822C) & BIT_MASK_VIQ_HW_IDX_8822C)
  7452. #define BIT_SET_VIQ_HW_IDX_8822C(x, v) \
  7453. (BIT_CLEAR_VIQ_HW_IDX_8822C(x) | BIT_VIQ_HW_IDX_8822C(v))
  7454. #define BIT_SHIFT_VIQ_HOST_IDX_8822C 0
  7455. #define BIT_MASK_VIQ_HOST_IDX_8822C 0xfff
  7456. #define BIT_VIQ_HOST_IDX_8822C(x) \
  7457. (((x) & BIT_MASK_VIQ_HOST_IDX_8822C) << BIT_SHIFT_VIQ_HOST_IDX_8822C)
  7458. #define BITS_VIQ_HOST_IDX_8822C \
  7459. (BIT_MASK_VIQ_HOST_IDX_8822C << BIT_SHIFT_VIQ_HOST_IDX_8822C)
  7460. #define BIT_CLEAR_VIQ_HOST_IDX_8822C(x) ((x) & (~BITS_VIQ_HOST_IDX_8822C))
  7461. #define BIT_GET_VIQ_HOST_IDX_8822C(x) \
  7462. (((x) >> BIT_SHIFT_VIQ_HOST_IDX_8822C) & BIT_MASK_VIQ_HOST_IDX_8822C)
  7463. #define BIT_SET_VIQ_HOST_IDX_8822C(x, v) \
  7464. (BIT_CLEAR_VIQ_HOST_IDX_8822C(x) | BIT_VIQ_HOST_IDX_8822C(v))
  7465. /* 2 REG_BEQ_TXBD_IDX_8822C */
  7466. #define BIT_SHIFT_BEQ_HW_IDX_8822C 16
  7467. #define BIT_MASK_BEQ_HW_IDX_8822C 0xfff
  7468. #define BIT_BEQ_HW_IDX_8822C(x) \
  7469. (((x) & BIT_MASK_BEQ_HW_IDX_8822C) << BIT_SHIFT_BEQ_HW_IDX_8822C)
  7470. #define BITS_BEQ_HW_IDX_8822C \
  7471. (BIT_MASK_BEQ_HW_IDX_8822C << BIT_SHIFT_BEQ_HW_IDX_8822C)
  7472. #define BIT_CLEAR_BEQ_HW_IDX_8822C(x) ((x) & (~BITS_BEQ_HW_IDX_8822C))
  7473. #define BIT_GET_BEQ_HW_IDX_8822C(x) \
  7474. (((x) >> BIT_SHIFT_BEQ_HW_IDX_8822C) & BIT_MASK_BEQ_HW_IDX_8822C)
  7475. #define BIT_SET_BEQ_HW_IDX_8822C(x, v) \
  7476. (BIT_CLEAR_BEQ_HW_IDX_8822C(x) | BIT_BEQ_HW_IDX_8822C(v))
  7477. #define BIT_SHIFT_BEQ_HOST_IDX_8822C 0
  7478. #define BIT_MASK_BEQ_HOST_IDX_8822C 0xfff
  7479. #define BIT_BEQ_HOST_IDX_8822C(x) \
  7480. (((x) & BIT_MASK_BEQ_HOST_IDX_8822C) << BIT_SHIFT_BEQ_HOST_IDX_8822C)
  7481. #define BITS_BEQ_HOST_IDX_8822C \
  7482. (BIT_MASK_BEQ_HOST_IDX_8822C << BIT_SHIFT_BEQ_HOST_IDX_8822C)
  7483. #define BIT_CLEAR_BEQ_HOST_IDX_8822C(x) ((x) & (~BITS_BEQ_HOST_IDX_8822C))
  7484. #define BIT_GET_BEQ_HOST_IDX_8822C(x) \
  7485. (((x) >> BIT_SHIFT_BEQ_HOST_IDX_8822C) & BIT_MASK_BEQ_HOST_IDX_8822C)
  7486. #define BIT_SET_BEQ_HOST_IDX_8822C(x, v) \
  7487. (BIT_CLEAR_BEQ_HOST_IDX_8822C(x) | BIT_BEQ_HOST_IDX_8822C(v))
  7488. /* 2 REG_BKQ_TXBD_IDX_8822C */
  7489. #define BIT_SHIFT_BKQ_HW_IDX_8822C 16
  7490. #define BIT_MASK_BKQ_HW_IDX_8822C 0xfff
  7491. #define BIT_BKQ_HW_IDX_8822C(x) \
  7492. (((x) & BIT_MASK_BKQ_HW_IDX_8822C) << BIT_SHIFT_BKQ_HW_IDX_8822C)
  7493. #define BITS_BKQ_HW_IDX_8822C \
  7494. (BIT_MASK_BKQ_HW_IDX_8822C << BIT_SHIFT_BKQ_HW_IDX_8822C)
  7495. #define BIT_CLEAR_BKQ_HW_IDX_8822C(x) ((x) & (~BITS_BKQ_HW_IDX_8822C))
  7496. #define BIT_GET_BKQ_HW_IDX_8822C(x) \
  7497. (((x) >> BIT_SHIFT_BKQ_HW_IDX_8822C) & BIT_MASK_BKQ_HW_IDX_8822C)
  7498. #define BIT_SET_BKQ_HW_IDX_8822C(x, v) \
  7499. (BIT_CLEAR_BKQ_HW_IDX_8822C(x) | BIT_BKQ_HW_IDX_8822C(v))
  7500. #define BIT_SHIFT_BKQ_HOST_IDX_8822C 0
  7501. #define BIT_MASK_BKQ_HOST_IDX_8822C 0xfff
  7502. #define BIT_BKQ_HOST_IDX_8822C(x) \
  7503. (((x) & BIT_MASK_BKQ_HOST_IDX_8822C) << BIT_SHIFT_BKQ_HOST_IDX_8822C)
  7504. #define BITS_BKQ_HOST_IDX_8822C \
  7505. (BIT_MASK_BKQ_HOST_IDX_8822C << BIT_SHIFT_BKQ_HOST_IDX_8822C)
  7506. #define BIT_CLEAR_BKQ_HOST_IDX_8822C(x) ((x) & (~BITS_BKQ_HOST_IDX_8822C))
  7507. #define BIT_GET_BKQ_HOST_IDX_8822C(x) \
  7508. (((x) >> BIT_SHIFT_BKQ_HOST_IDX_8822C) & BIT_MASK_BKQ_HOST_IDX_8822C)
  7509. #define BIT_SET_BKQ_HOST_IDX_8822C(x, v) \
  7510. (BIT_CLEAR_BKQ_HOST_IDX_8822C(x) | BIT_BKQ_HOST_IDX_8822C(v))
  7511. /* 2 REG_MGQ_TXBD_IDX_8822C */
  7512. #define BIT_SHIFT_MGQ_HW_IDX_8822C 16
  7513. #define BIT_MASK_MGQ_HW_IDX_8822C 0xfff
  7514. #define BIT_MGQ_HW_IDX_8822C(x) \
  7515. (((x) & BIT_MASK_MGQ_HW_IDX_8822C) << BIT_SHIFT_MGQ_HW_IDX_8822C)
  7516. #define BITS_MGQ_HW_IDX_8822C \
  7517. (BIT_MASK_MGQ_HW_IDX_8822C << BIT_SHIFT_MGQ_HW_IDX_8822C)
  7518. #define BIT_CLEAR_MGQ_HW_IDX_8822C(x) ((x) & (~BITS_MGQ_HW_IDX_8822C))
  7519. #define BIT_GET_MGQ_HW_IDX_8822C(x) \
  7520. (((x) >> BIT_SHIFT_MGQ_HW_IDX_8822C) & BIT_MASK_MGQ_HW_IDX_8822C)
  7521. #define BIT_SET_MGQ_HW_IDX_8822C(x, v) \
  7522. (BIT_CLEAR_MGQ_HW_IDX_8822C(x) | BIT_MGQ_HW_IDX_8822C(v))
  7523. #define BIT_SHIFT_MGQ_HOST_IDX_8822C 0
  7524. #define BIT_MASK_MGQ_HOST_IDX_8822C 0xfff
  7525. #define BIT_MGQ_HOST_IDX_8822C(x) \
  7526. (((x) & BIT_MASK_MGQ_HOST_IDX_8822C) << BIT_SHIFT_MGQ_HOST_IDX_8822C)
  7527. #define BITS_MGQ_HOST_IDX_8822C \
  7528. (BIT_MASK_MGQ_HOST_IDX_8822C << BIT_SHIFT_MGQ_HOST_IDX_8822C)
  7529. #define BIT_CLEAR_MGQ_HOST_IDX_8822C(x) ((x) & (~BITS_MGQ_HOST_IDX_8822C))
  7530. #define BIT_GET_MGQ_HOST_IDX_8822C(x) \
  7531. (((x) >> BIT_SHIFT_MGQ_HOST_IDX_8822C) & BIT_MASK_MGQ_HOST_IDX_8822C)
  7532. #define BIT_SET_MGQ_HOST_IDX_8822C(x, v) \
  7533. (BIT_CLEAR_MGQ_HOST_IDX_8822C(x) | BIT_MGQ_HOST_IDX_8822C(v))
  7534. /* 2 REG_RXQ_RXBD_IDX_8822C */
  7535. #define BIT_SHIFT_RXQ_HW_IDX_8822C 16
  7536. #define BIT_MASK_RXQ_HW_IDX_8822C 0xfff
  7537. #define BIT_RXQ_HW_IDX_8822C(x) \
  7538. (((x) & BIT_MASK_RXQ_HW_IDX_8822C) << BIT_SHIFT_RXQ_HW_IDX_8822C)
  7539. #define BITS_RXQ_HW_IDX_8822C \
  7540. (BIT_MASK_RXQ_HW_IDX_8822C << BIT_SHIFT_RXQ_HW_IDX_8822C)
  7541. #define BIT_CLEAR_RXQ_HW_IDX_8822C(x) ((x) & (~BITS_RXQ_HW_IDX_8822C))
  7542. #define BIT_GET_RXQ_HW_IDX_8822C(x) \
  7543. (((x) >> BIT_SHIFT_RXQ_HW_IDX_8822C) & BIT_MASK_RXQ_HW_IDX_8822C)
  7544. #define BIT_SET_RXQ_HW_IDX_8822C(x, v) \
  7545. (BIT_CLEAR_RXQ_HW_IDX_8822C(x) | BIT_RXQ_HW_IDX_8822C(v))
  7546. #define BIT_SHIFT_RXQ_HOST_IDX_8822C 0
  7547. #define BIT_MASK_RXQ_HOST_IDX_8822C 0xfff
  7548. #define BIT_RXQ_HOST_IDX_8822C(x) \
  7549. (((x) & BIT_MASK_RXQ_HOST_IDX_8822C) << BIT_SHIFT_RXQ_HOST_IDX_8822C)
  7550. #define BITS_RXQ_HOST_IDX_8822C \
  7551. (BIT_MASK_RXQ_HOST_IDX_8822C << BIT_SHIFT_RXQ_HOST_IDX_8822C)
  7552. #define BIT_CLEAR_RXQ_HOST_IDX_8822C(x) ((x) & (~BITS_RXQ_HOST_IDX_8822C))
  7553. #define BIT_GET_RXQ_HOST_IDX_8822C(x) \
  7554. (((x) >> BIT_SHIFT_RXQ_HOST_IDX_8822C) & BIT_MASK_RXQ_HOST_IDX_8822C)
  7555. #define BIT_SET_RXQ_HOST_IDX_8822C(x, v) \
  7556. (BIT_CLEAR_RXQ_HOST_IDX_8822C(x) | BIT_RXQ_HOST_IDX_8822C(v))
  7557. /* 2 REG_HI0Q_TXBD_IDX_8822C */
  7558. #define BIT_SHIFT_HI0Q_HW_IDX_8822C 16
  7559. #define BIT_MASK_HI0Q_HW_IDX_8822C 0xfff
  7560. #define BIT_HI0Q_HW_IDX_8822C(x) \
  7561. (((x) & BIT_MASK_HI0Q_HW_IDX_8822C) << BIT_SHIFT_HI0Q_HW_IDX_8822C)
  7562. #define BITS_HI0Q_HW_IDX_8822C \
  7563. (BIT_MASK_HI0Q_HW_IDX_8822C << BIT_SHIFT_HI0Q_HW_IDX_8822C)
  7564. #define BIT_CLEAR_HI0Q_HW_IDX_8822C(x) ((x) & (~BITS_HI0Q_HW_IDX_8822C))
  7565. #define BIT_GET_HI0Q_HW_IDX_8822C(x) \
  7566. (((x) >> BIT_SHIFT_HI0Q_HW_IDX_8822C) & BIT_MASK_HI0Q_HW_IDX_8822C)
  7567. #define BIT_SET_HI0Q_HW_IDX_8822C(x, v) \
  7568. (BIT_CLEAR_HI0Q_HW_IDX_8822C(x) | BIT_HI0Q_HW_IDX_8822C(v))
  7569. #define BIT_SHIFT_HI0Q_HOST_IDX_8822C 0
  7570. #define BIT_MASK_HI0Q_HOST_IDX_8822C 0xfff
  7571. #define BIT_HI0Q_HOST_IDX_8822C(x) \
  7572. (((x) & BIT_MASK_HI0Q_HOST_IDX_8822C) << BIT_SHIFT_HI0Q_HOST_IDX_8822C)
  7573. #define BITS_HI0Q_HOST_IDX_8822C \
  7574. (BIT_MASK_HI0Q_HOST_IDX_8822C << BIT_SHIFT_HI0Q_HOST_IDX_8822C)
  7575. #define BIT_CLEAR_HI0Q_HOST_IDX_8822C(x) ((x) & (~BITS_HI0Q_HOST_IDX_8822C))
  7576. #define BIT_GET_HI0Q_HOST_IDX_8822C(x) \
  7577. (((x) >> BIT_SHIFT_HI0Q_HOST_IDX_8822C) & BIT_MASK_HI0Q_HOST_IDX_8822C)
  7578. #define BIT_SET_HI0Q_HOST_IDX_8822C(x, v) \
  7579. (BIT_CLEAR_HI0Q_HOST_IDX_8822C(x) | BIT_HI0Q_HOST_IDX_8822C(v))
  7580. /* 2 REG_HI1Q_TXBD_IDX_8822C */
  7581. #define BIT_SHIFT_HI1Q_HW_IDX_8822C 16
  7582. #define BIT_MASK_HI1Q_HW_IDX_8822C 0xfff
  7583. #define BIT_HI1Q_HW_IDX_8822C(x) \
  7584. (((x) & BIT_MASK_HI1Q_HW_IDX_8822C) << BIT_SHIFT_HI1Q_HW_IDX_8822C)
  7585. #define BITS_HI1Q_HW_IDX_8822C \
  7586. (BIT_MASK_HI1Q_HW_IDX_8822C << BIT_SHIFT_HI1Q_HW_IDX_8822C)
  7587. #define BIT_CLEAR_HI1Q_HW_IDX_8822C(x) ((x) & (~BITS_HI1Q_HW_IDX_8822C))
  7588. #define BIT_GET_HI1Q_HW_IDX_8822C(x) \
  7589. (((x) >> BIT_SHIFT_HI1Q_HW_IDX_8822C) & BIT_MASK_HI1Q_HW_IDX_8822C)
  7590. #define BIT_SET_HI1Q_HW_IDX_8822C(x, v) \
  7591. (BIT_CLEAR_HI1Q_HW_IDX_8822C(x) | BIT_HI1Q_HW_IDX_8822C(v))
  7592. #define BIT_SHIFT_HI1Q_HOST_IDX_8822C 0
  7593. #define BIT_MASK_HI1Q_HOST_IDX_8822C 0xfff
  7594. #define BIT_HI1Q_HOST_IDX_8822C(x) \
  7595. (((x) & BIT_MASK_HI1Q_HOST_IDX_8822C) << BIT_SHIFT_HI1Q_HOST_IDX_8822C)
  7596. #define BITS_HI1Q_HOST_IDX_8822C \
  7597. (BIT_MASK_HI1Q_HOST_IDX_8822C << BIT_SHIFT_HI1Q_HOST_IDX_8822C)
  7598. #define BIT_CLEAR_HI1Q_HOST_IDX_8822C(x) ((x) & (~BITS_HI1Q_HOST_IDX_8822C))
  7599. #define BIT_GET_HI1Q_HOST_IDX_8822C(x) \
  7600. (((x) >> BIT_SHIFT_HI1Q_HOST_IDX_8822C) & BIT_MASK_HI1Q_HOST_IDX_8822C)
  7601. #define BIT_SET_HI1Q_HOST_IDX_8822C(x, v) \
  7602. (BIT_CLEAR_HI1Q_HOST_IDX_8822C(x) | BIT_HI1Q_HOST_IDX_8822C(v))
  7603. /* 2 REG_HI2Q_TXBD_IDX_8822C */
  7604. #define BIT_SHIFT_HI2Q_HW_IDX_8822C 16
  7605. #define BIT_MASK_HI2Q_HW_IDX_8822C 0xfff
  7606. #define BIT_HI2Q_HW_IDX_8822C(x) \
  7607. (((x) & BIT_MASK_HI2Q_HW_IDX_8822C) << BIT_SHIFT_HI2Q_HW_IDX_8822C)
  7608. #define BITS_HI2Q_HW_IDX_8822C \
  7609. (BIT_MASK_HI2Q_HW_IDX_8822C << BIT_SHIFT_HI2Q_HW_IDX_8822C)
  7610. #define BIT_CLEAR_HI2Q_HW_IDX_8822C(x) ((x) & (~BITS_HI2Q_HW_IDX_8822C))
  7611. #define BIT_GET_HI2Q_HW_IDX_8822C(x) \
  7612. (((x) >> BIT_SHIFT_HI2Q_HW_IDX_8822C) & BIT_MASK_HI2Q_HW_IDX_8822C)
  7613. #define BIT_SET_HI2Q_HW_IDX_8822C(x, v) \
  7614. (BIT_CLEAR_HI2Q_HW_IDX_8822C(x) | BIT_HI2Q_HW_IDX_8822C(v))
  7615. #define BIT_SHIFT_HI2Q_HOST_IDX_8822C 0
  7616. #define BIT_MASK_HI2Q_HOST_IDX_8822C 0xfff
  7617. #define BIT_HI2Q_HOST_IDX_8822C(x) \
  7618. (((x) & BIT_MASK_HI2Q_HOST_IDX_8822C) << BIT_SHIFT_HI2Q_HOST_IDX_8822C)
  7619. #define BITS_HI2Q_HOST_IDX_8822C \
  7620. (BIT_MASK_HI2Q_HOST_IDX_8822C << BIT_SHIFT_HI2Q_HOST_IDX_8822C)
  7621. #define BIT_CLEAR_HI2Q_HOST_IDX_8822C(x) ((x) & (~BITS_HI2Q_HOST_IDX_8822C))
  7622. #define BIT_GET_HI2Q_HOST_IDX_8822C(x) \
  7623. (((x) >> BIT_SHIFT_HI2Q_HOST_IDX_8822C) & BIT_MASK_HI2Q_HOST_IDX_8822C)
  7624. #define BIT_SET_HI2Q_HOST_IDX_8822C(x, v) \
  7625. (BIT_CLEAR_HI2Q_HOST_IDX_8822C(x) | BIT_HI2Q_HOST_IDX_8822C(v))
  7626. /* 2 REG_HI3Q_TXBD_IDX_8822C */
  7627. #define BIT_SHIFT_HI3Q_HW_IDX_8822C 16
  7628. #define BIT_MASK_HI3Q_HW_IDX_8822C 0xfff
  7629. #define BIT_HI3Q_HW_IDX_8822C(x) \
  7630. (((x) & BIT_MASK_HI3Q_HW_IDX_8822C) << BIT_SHIFT_HI3Q_HW_IDX_8822C)
  7631. #define BITS_HI3Q_HW_IDX_8822C \
  7632. (BIT_MASK_HI3Q_HW_IDX_8822C << BIT_SHIFT_HI3Q_HW_IDX_8822C)
  7633. #define BIT_CLEAR_HI3Q_HW_IDX_8822C(x) ((x) & (~BITS_HI3Q_HW_IDX_8822C))
  7634. #define BIT_GET_HI3Q_HW_IDX_8822C(x) \
  7635. (((x) >> BIT_SHIFT_HI3Q_HW_IDX_8822C) & BIT_MASK_HI3Q_HW_IDX_8822C)
  7636. #define BIT_SET_HI3Q_HW_IDX_8822C(x, v) \
  7637. (BIT_CLEAR_HI3Q_HW_IDX_8822C(x) | BIT_HI3Q_HW_IDX_8822C(v))
  7638. #define BIT_SHIFT_HI3Q_HOST_IDX_8822C 0
  7639. #define BIT_MASK_HI3Q_HOST_IDX_8822C 0xfff
  7640. #define BIT_HI3Q_HOST_IDX_8822C(x) \
  7641. (((x) & BIT_MASK_HI3Q_HOST_IDX_8822C) << BIT_SHIFT_HI3Q_HOST_IDX_8822C)
  7642. #define BITS_HI3Q_HOST_IDX_8822C \
  7643. (BIT_MASK_HI3Q_HOST_IDX_8822C << BIT_SHIFT_HI3Q_HOST_IDX_8822C)
  7644. #define BIT_CLEAR_HI3Q_HOST_IDX_8822C(x) ((x) & (~BITS_HI3Q_HOST_IDX_8822C))
  7645. #define BIT_GET_HI3Q_HOST_IDX_8822C(x) \
  7646. (((x) >> BIT_SHIFT_HI3Q_HOST_IDX_8822C) & BIT_MASK_HI3Q_HOST_IDX_8822C)
  7647. #define BIT_SET_HI3Q_HOST_IDX_8822C(x, v) \
  7648. (BIT_CLEAR_HI3Q_HOST_IDX_8822C(x) | BIT_HI3Q_HOST_IDX_8822C(v))
  7649. /* 2 REG_HI4Q_TXBD_IDX_8822C */
  7650. #define BIT_SHIFT_HI4Q_HW_IDX_8822C 16
  7651. #define BIT_MASK_HI4Q_HW_IDX_8822C 0xfff
  7652. #define BIT_HI4Q_HW_IDX_8822C(x) \
  7653. (((x) & BIT_MASK_HI4Q_HW_IDX_8822C) << BIT_SHIFT_HI4Q_HW_IDX_8822C)
  7654. #define BITS_HI4Q_HW_IDX_8822C \
  7655. (BIT_MASK_HI4Q_HW_IDX_8822C << BIT_SHIFT_HI4Q_HW_IDX_8822C)
  7656. #define BIT_CLEAR_HI4Q_HW_IDX_8822C(x) ((x) & (~BITS_HI4Q_HW_IDX_8822C))
  7657. #define BIT_GET_HI4Q_HW_IDX_8822C(x) \
  7658. (((x) >> BIT_SHIFT_HI4Q_HW_IDX_8822C) & BIT_MASK_HI4Q_HW_IDX_8822C)
  7659. #define BIT_SET_HI4Q_HW_IDX_8822C(x, v) \
  7660. (BIT_CLEAR_HI4Q_HW_IDX_8822C(x) | BIT_HI4Q_HW_IDX_8822C(v))
  7661. #define BIT_SHIFT_HI4Q_HOST_IDX_8822C 0
  7662. #define BIT_MASK_HI4Q_HOST_IDX_8822C 0xfff
  7663. #define BIT_HI4Q_HOST_IDX_8822C(x) \
  7664. (((x) & BIT_MASK_HI4Q_HOST_IDX_8822C) << BIT_SHIFT_HI4Q_HOST_IDX_8822C)
  7665. #define BITS_HI4Q_HOST_IDX_8822C \
  7666. (BIT_MASK_HI4Q_HOST_IDX_8822C << BIT_SHIFT_HI4Q_HOST_IDX_8822C)
  7667. #define BIT_CLEAR_HI4Q_HOST_IDX_8822C(x) ((x) & (~BITS_HI4Q_HOST_IDX_8822C))
  7668. #define BIT_GET_HI4Q_HOST_IDX_8822C(x) \
  7669. (((x) >> BIT_SHIFT_HI4Q_HOST_IDX_8822C) & BIT_MASK_HI4Q_HOST_IDX_8822C)
  7670. #define BIT_SET_HI4Q_HOST_IDX_8822C(x, v) \
  7671. (BIT_CLEAR_HI4Q_HOST_IDX_8822C(x) | BIT_HI4Q_HOST_IDX_8822C(v))
  7672. /* 2 REG_HI5Q_TXBD_IDX_8822C */
  7673. #define BIT_SHIFT_HI5Q_HW_IDX_8822C 16
  7674. #define BIT_MASK_HI5Q_HW_IDX_8822C 0xfff
  7675. #define BIT_HI5Q_HW_IDX_8822C(x) \
  7676. (((x) & BIT_MASK_HI5Q_HW_IDX_8822C) << BIT_SHIFT_HI5Q_HW_IDX_8822C)
  7677. #define BITS_HI5Q_HW_IDX_8822C \
  7678. (BIT_MASK_HI5Q_HW_IDX_8822C << BIT_SHIFT_HI5Q_HW_IDX_8822C)
  7679. #define BIT_CLEAR_HI5Q_HW_IDX_8822C(x) ((x) & (~BITS_HI5Q_HW_IDX_8822C))
  7680. #define BIT_GET_HI5Q_HW_IDX_8822C(x) \
  7681. (((x) >> BIT_SHIFT_HI5Q_HW_IDX_8822C) & BIT_MASK_HI5Q_HW_IDX_8822C)
  7682. #define BIT_SET_HI5Q_HW_IDX_8822C(x, v) \
  7683. (BIT_CLEAR_HI5Q_HW_IDX_8822C(x) | BIT_HI5Q_HW_IDX_8822C(v))
  7684. #define BIT_SHIFT_HI5Q_HOST_IDX_8822C 0
  7685. #define BIT_MASK_HI5Q_HOST_IDX_8822C 0xfff
  7686. #define BIT_HI5Q_HOST_IDX_8822C(x) \
  7687. (((x) & BIT_MASK_HI5Q_HOST_IDX_8822C) << BIT_SHIFT_HI5Q_HOST_IDX_8822C)
  7688. #define BITS_HI5Q_HOST_IDX_8822C \
  7689. (BIT_MASK_HI5Q_HOST_IDX_8822C << BIT_SHIFT_HI5Q_HOST_IDX_8822C)
  7690. #define BIT_CLEAR_HI5Q_HOST_IDX_8822C(x) ((x) & (~BITS_HI5Q_HOST_IDX_8822C))
  7691. #define BIT_GET_HI5Q_HOST_IDX_8822C(x) \
  7692. (((x) >> BIT_SHIFT_HI5Q_HOST_IDX_8822C) & BIT_MASK_HI5Q_HOST_IDX_8822C)
  7693. #define BIT_SET_HI5Q_HOST_IDX_8822C(x, v) \
  7694. (BIT_CLEAR_HI5Q_HOST_IDX_8822C(x) | BIT_HI5Q_HOST_IDX_8822C(v))
  7695. /* 2 REG_HI6Q_TXBD_IDX_8822C */
  7696. #define BIT_SHIFT_HI6Q_HW_IDX_8822C 16
  7697. #define BIT_MASK_HI6Q_HW_IDX_8822C 0xfff
  7698. #define BIT_HI6Q_HW_IDX_8822C(x) \
  7699. (((x) & BIT_MASK_HI6Q_HW_IDX_8822C) << BIT_SHIFT_HI6Q_HW_IDX_8822C)
  7700. #define BITS_HI6Q_HW_IDX_8822C \
  7701. (BIT_MASK_HI6Q_HW_IDX_8822C << BIT_SHIFT_HI6Q_HW_IDX_8822C)
  7702. #define BIT_CLEAR_HI6Q_HW_IDX_8822C(x) ((x) & (~BITS_HI6Q_HW_IDX_8822C))
  7703. #define BIT_GET_HI6Q_HW_IDX_8822C(x) \
  7704. (((x) >> BIT_SHIFT_HI6Q_HW_IDX_8822C) & BIT_MASK_HI6Q_HW_IDX_8822C)
  7705. #define BIT_SET_HI6Q_HW_IDX_8822C(x, v) \
  7706. (BIT_CLEAR_HI6Q_HW_IDX_8822C(x) | BIT_HI6Q_HW_IDX_8822C(v))
  7707. #define BIT_SHIFT_HI6Q_HOST_IDX_8822C 0
  7708. #define BIT_MASK_HI6Q_HOST_IDX_8822C 0xfff
  7709. #define BIT_HI6Q_HOST_IDX_8822C(x) \
  7710. (((x) & BIT_MASK_HI6Q_HOST_IDX_8822C) << BIT_SHIFT_HI6Q_HOST_IDX_8822C)
  7711. #define BITS_HI6Q_HOST_IDX_8822C \
  7712. (BIT_MASK_HI6Q_HOST_IDX_8822C << BIT_SHIFT_HI6Q_HOST_IDX_8822C)
  7713. #define BIT_CLEAR_HI6Q_HOST_IDX_8822C(x) ((x) & (~BITS_HI6Q_HOST_IDX_8822C))
  7714. #define BIT_GET_HI6Q_HOST_IDX_8822C(x) \
  7715. (((x) >> BIT_SHIFT_HI6Q_HOST_IDX_8822C) & BIT_MASK_HI6Q_HOST_IDX_8822C)
  7716. #define BIT_SET_HI6Q_HOST_IDX_8822C(x, v) \
  7717. (BIT_CLEAR_HI6Q_HOST_IDX_8822C(x) | BIT_HI6Q_HOST_IDX_8822C(v))
  7718. /* 2 REG_HI7Q_TXBD_IDX_8822C */
  7719. #define BIT_SHIFT_HI7Q_HW_IDX_8822C 16
  7720. #define BIT_MASK_HI7Q_HW_IDX_8822C 0xfff
  7721. #define BIT_HI7Q_HW_IDX_8822C(x) \
  7722. (((x) & BIT_MASK_HI7Q_HW_IDX_8822C) << BIT_SHIFT_HI7Q_HW_IDX_8822C)
  7723. #define BITS_HI7Q_HW_IDX_8822C \
  7724. (BIT_MASK_HI7Q_HW_IDX_8822C << BIT_SHIFT_HI7Q_HW_IDX_8822C)
  7725. #define BIT_CLEAR_HI7Q_HW_IDX_8822C(x) ((x) & (~BITS_HI7Q_HW_IDX_8822C))
  7726. #define BIT_GET_HI7Q_HW_IDX_8822C(x) \
  7727. (((x) >> BIT_SHIFT_HI7Q_HW_IDX_8822C) & BIT_MASK_HI7Q_HW_IDX_8822C)
  7728. #define BIT_SET_HI7Q_HW_IDX_8822C(x, v) \
  7729. (BIT_CLEAR_HI7Q_HW_IDX_8822C(x) | BIT_HI7Q_HW_IDX_8822C(v))
  7730. #define BIT_SHIFT_HI7Q_HOST_IDX_8822C 0
  7731. #define BIT_MASK_HI7Q_HOST_IDX_8822C 0xfff
  7732. #define BIT_HI7Q_HOST_IDX_8822C(x) \
  7733. (((x) & BIT_MASK_HI7Q_HOST_IDX_8822C) << BIT_SHIFT_HI7Q_HOST_IDX_8822C)
  7734. #define BITS_HI7Q_HOST_IDX_8822C \
  7735. (BIT_MASK_HI7Q_HOST_IDX_8822C << BIT_SHIFT_HI7Q_HOST_IDX_8822C)
  7736. #define BIT_CLEAR_HI7Q_HOST_IDX_8822C(x) ((x) & (~BITS_HI7Q_HOST_IDX_8822C))
  7737. #define BIT_GET_HI7Q_HOST_IDX_8822C(x) \
  7738. (((x) >> BIT_SHIFT_HI7Q_HOST_IDX_8822C) & BIT_MASK_HI7Q_HOST_IDX_8822C)
  7739. #define BIT_SET_HI7Q_HOST_IDX_8822C(x, v) \
  7740. (BIT_CLEAR_HI7Q_HOST_IDX_8822C(x) | BIT_HI7Q_HOST_IDX_8822C(v))
  7741. /* 2 REG_DBG_SEL_V1_8822C */
  7742. #define BIT_SHIFT_DBG_SEL_8822C 0
  7743. #define BIT_MASK_DBG_SEL_8822C 0xff
  7744. #define BIT_DBG_SEL_8822C(x) \
  7745. (((x) & BIT_MASK_DBG_SEL_8822C) << BIT_SHIFT_DBG_SEL_8822C)
  7746. #define BITS_DBG_SEL_8822C (BIT_MASK_DBG_SEL_8822C << BIT_SHIFT_DBG_SEL_8822C)
  7747. #define BIT_CLEAR_DBG_SEL_8822C(x) ((x) & (~BITS_DBG_SEL_8822C))
  7748. #define BIT_GET_DBG_SEL_8822C(x) \
  7749. (((x) >> BIT_SHIFT_DBG_SEL_8822C) & BIT_MASK_DBG_SEL_8822C)
  7750. #define BIT_SET_DBG_SEL_8822C(x, v) \
  7751. (BIT_CLEAR_DBG_SEL_8822C(x) | BIT_DBG_SEL_8822C(v))
  7752. /* 2 REG_PCIE_HRPWM1_V1_8822C */
  7753. #define BIT_SHIFT_PCIE_HRPWM_8822C 0
  7754. #define BIT_MASK_PCIE_HRPWM_8822C 0xff
  7755. #define BIT_PCIE_HRPWM_8822C(x) \
  7756. (((x) & BIT_MASK_PCIE_HRPWM_8822C) << BIT_SHIFT_PCIE_HRPWM_8822C)
  7757. #define BITS_PCIE_HRPWM_8822C \
  7758. (BIT_MASK_PCIE_HRPWM_8822C << BIT_SHIFT_PCIE_HRPWM_8822C)
  7759. #define BIT_CLEAR_PCIE_HRPWM_8822C(x) ((x) & (~BITS_PCIE_HRPWM_8822C))
  7760. #define BIT_GET_PCIE_HRPWM_8822C(x) \
  7761. (((x) >> BIT_SHIFT_PCIE_HRPWM_8822C) & BIT_MASK_PCIE_HRPWM_8822C)
  7762. #define BIT_SET_PCIE_HRPWM_8822C(x, v) \
  7763. (BIT_CLEAR_PCIE_HRPWM_8822C(x) | BIT_PCIE_HRPWM_8822C(v))
  7764. /* 2 REG_PCIE_HCPWM1_V1_8822C */
  7765. #define BIT_SHIFT_PCIE_HCPWM_8822C 0
  7766. #define BIT_MASK_PCIE_HCPWM_8822C 0xff
  7767. #define BIT_PCIE_HCPWM_8822C(x) \
  7768. (((x) & BIT_MASK_PCIE_HCPWM_8822C) << BIT_SHIFT_PCIE_HCPWM_8822C)
  7769. #define BITS_PCIE_HCPWM_8822C \
  7770. (BIT_MASK_PCIE_HCPWM_8822C << BIT_SHIFT_PCIE_HCPWM_8822C)
  7771. #define BIT_CLEAR_PCIE_HCPWM_8822C(x) ((x) & (~BITS_PCIE_HCPWM_8822C))
  7772. #define BIT_GET_PCIE_HCPWM_8822C(x) \
  7773. (((x) >> BIT_SHIFT_PCIE_HCPWM_8822C) & BIT_MASK_PCIE_HCPWM_8822C)
  7774. #define BIT_SET_PCIE_HCPWM_8822C(x, v) \
  7775. (BIT_CLEAR_PCIE_HCPWM_8822C(x) | BIT_PCIE_HCPWM_8822C(v))
  7776. /* 2 REG_PCIE_CTRL2_8822C */
  7777. #define BIT_DIS_TXDMA_PRE_8822C BIT(7)
  7778. #define BIT_DIS_RXDMA_PRE_8822C BIT(6)
  7779. #define BIT_SHIFT_HPS_CLKR_PCIE_8822C 4
  7780. #define BIT_MASK_HPS_CLKR_PCIE_8822C 0x3
  7781. #define BIT_HPS_CLKR_PCIE_8822C(x) \
  7782. (((x) & BIT_MASK_HPS_CLKR_PCIE_8822C) << BIT_SHIFT_HPS_CLKR_PCIE_8822C)
  7783. #define BITS_HPS_CLKR_PCIE_8822C \
  7784. (BIT_MASK_HPS_CLKR_PCIE_8822C << BIT_SHIFT_HPS_CLKR_PCIE_8822C)
  7785. #define BIT_CLEAR_HPS_CLKR_PCIE_8822C(x) ((x) & (~BITS_HPS_CLKR_PCIE_8822C))
  7786. #define BIT_GET_HPS_CLKR_PCIE_8822C(x) \
  7787. (((x) >> BIT_SHIFT_HPS_CLKR_PCIE_8822C) & BIT_MASK_HPS_CLKR_PCIE_8822C)
  7788. #define BIT_SET_HPS_CLKR_PCIE_8822C(x, v) \
  7789. (BIT_CLEAR_HPS_CLKR_PCIE_8822C(x) | BIT_HPS_CLKR_PCIE_8822C(v))
  7790. #define BIT_PCIE_INT_8822C BIT(3)
  7791. #define BIT_TXFLAG_EXIT_L1_EN_8822C BIT(2)
  7792. #define BIT_EN_RXDMA_ALIGN_8822C BIT(1)
  7793. #define BIT_EN_TXDMA_ALIGN_8822C BIT(0)
  7794. /* 2 REG_PCIE_HRPWM2_V1_8822C */
  7795. #define BIT_SHIFT_PCIE_HRPWM2_8822C 0
  7796. #define BIT_MASK_PCIE_HRPWM2_8822C 0xffff
  7797. #define BIT_PCIE_HRPWM2_8822C(x) \
  7798. (((x) & BIT_MASK_PCIE_HRPWM2_8822C) << BIT_SHIFT_PCIE_HRPWM2_8822C)
  7799. #define BITS_PCIE_HRPWM2_8822C \
  7800. (BIT_MASK_PCIE_HRPWM2_8822C << BIT_SHIFT_PCIE_HRPWM2_8822C)
  7801. #define BIT_CLEAR_PCIE_HRPWM2_8822C(x) ((x) & (~BITS_PCIE_HRPWM2_8822C))
  7802. #define BIT_GET_PCIE_HRPWM2_8822C(x) \
  7803. (((x) >> BIT_SHIFT_PCIE_HRPWM2_8822C) & BIT_MASK_PCIE_HRPWM2_8822C)
  7804. #define BIT_SET_PCIE_HRPWM2_8822C(x, v) \
  7805. (BIT_CLEAR_PCIE_HRPWM2_8822C(x) | BIT_PCIE_HRPWM2_8822C(v))
  7806. /* 2 REG_PCIE_HCPWM2_V1_8822C */
  7807. #define BIT_SHIFT_PCIE_HCPWM2_8822C 0
  7808. #define BIT_MASK_PCIE_HCPWM2_8822C 0xffff
  7809. #define BIT_PCIE_HCPWM2_8822C(x) \
  7810. (((x) & BIT_MASK_PCIE_HCPWM2_8822C) << BIT_SHIFT_PCIE_HCPWM2_8822C)
  7811. #define BITS_PCIE_HCPWM2_8822C \
  7812. (BIT_MASK_PCIE_HCPWM2_8822C << BIT_SHIFT_PCIE_HCPWM2_8822C)
  7813. #define BIT_CLEAR_PCIE_HCPWM2_8822C(x) ((x) & (~BITS_PCIE_HCPWM2_8822C))
  7814. #define BIT_GET_PCIE_HCPWM2_8822C(x) \
  7815. (((x) >> BIT_SHIFT_PCIE_HCPWM2_8822C) & BIT_MASK_PCIE_HCPWM2_8822C)
  7816. #define BIT_SET_PCIE_HCPWM2_8822C(x, v) \
  7817. (BIT_CLEAR_PCIE_HCPWM2_8822C(x) | BIT_PCIE_HCPWM2_8822C(v))
  7818. /* 2 REG_PCIE_H2C_MSG_V1_8822C */
  7819. #define BIT_SHIFT_DRV2FW_INFO_8822C 0
  7820. #define BIT_MASK_DRV2FW_INFO_8822C 0xffffffffL
  7821. #define BIT_DRV2FW_INFO_8822C(x) \
  7822. (((x) & BIT_MASK_DRV2FW_INFO_8822C) << BIT_SHIFT_DRV2FW_INFO_8822C)
  7823. #define BITS_DRV2FW_INFO_8822C \
  7824. (BIT_MASK_DRV2FW_INFO_8822C << BIT_SHIFT_DRV2FW_INFO_8822C)
  7825. #define BIT_CLEAR_DRV2FW_INFO_8822C(x) ((x) & (~BITS_DRV2FW_INFO_8822C))
  7826. #define BIT_GET_DRV2FW_INFO_8822C(x) \
  7827. (((x) >> BIT_SHIFT_DRV2FW_INFO_8822C) & BIT_MASK_DRV2FW_INFO_8822C)
  7828. #define BIT_SET_DRV2FW_INFO_8822C(x, v) \
  7829. (BIT_CLEAR_DRV2FW_INFO_8822C(x) | BIT_DRV2FW_INFO_8822C(v))
  7830. /* 2 REG_PCIE_C2H_MSG_V1_8822C */
  7831. #define BIT_SHIFT_HCI_PCIE_C2H_MSG_8822C 0
  7832. #define BIT_MASK_HCI_PCIE_C2H_MSG_8822C 0xffffffffL
  7833. #define BIT_HCI_PCIE_C2H_MSG_8822C(x) \
  7834. (((x) & BIT_MASK_HCI_PCIE_C2H_MSG_8822C) \
  7835. << BIT_SHIFT_HCI_PCIE_C2H_MSG_8822C)
  7836. #define BITS_HCI_PCIE_C2H_MSG_8822C \
  7837. (BIT_MASK_HCI_PCIE_C2H_MSG_8822C << BIT_SHIFT_HCI_PCIE_C2H_MSG_8822C)
  7838. #define BIT_CLEAR_HCI_PCIE_C2H_MSG_8822C(x) \
  7839. ((x) & (~BITS_HCI_PCIE_C2H_MSG_8822C))
  7840. #define BIT_GET_HCI_PCIE_C2H_MSG_8822C(x) \
  7841. (((x) >> BIT_SHIFT_HCI_PCIE_C2H_MSG_8822C) & \
  7842. BIT_MASK_HCI_PCIE_C2H_MSG_8822C)
  7843. #define BIT_SET_HCI_PCIE_C2H_MSG_8822C(x, v) \
  7844. (BIT_CLEAR_HCI_PCIE_C2H_MSG_8822C(x) | BIT_HCI_PCIE_C2H_MSG_8822C(v))
  7845. /* 2 REG_DBI_WDATA_V1_8822C */
  7846. #define BIT_SHIFT_DBI_WDATA_8822C 0
  7847. #define BIT_MASK_DBI_WDATA_8822C 0xffffffffL
  7848. #define BIT_DBI_WDATA_8822C(x) \
  7849. (((x) & BIT_MASK_DBI_WDATA_8822C) << BIT_SHIFT_DBI_WDATA_8822C)
  7850. #define BITS_DBI_WDATA_8822C \
  7851. (BIT_MASK_DBI_WDATA_8822C << BIT_SHIFT_DBI_WDATA_8822C)
  7852. #define BIT_CLEAR_DBI_WDATA_8822C(x) ((x) & (~BITS_DBI_WDATA_8822C))
  7853. #define BIT_GET_DBI_WDATA_8822C(x) \
  7854. (((x) >> BIT_SHIFT_DBI_WDATA_8822C) & BIT_MASK_DBI_WDATA_8822C)
  7855. #define BIT_SET_DBI_WDATA_8822C(x, v) \
  7856. (BIT_CLEAR_DBI_WDATA_8822C(x) | BIT_DBI_WDATA_8822C(v))
  7857. /* 2 REG_DBI_RDATA_V1_8822C */
  7858. #define BIT_SHIFT_DBI_RDATA_8822C 0
  7859. #define BIT_MASK_DBI_RDATA_8822C 0xffffffffL
  7860. #define BIT_DBI_RDATA_8822C(x) \
  7861. (((x) & BIT_MASK_DBI_RDATA_8822C) << BIT_SHIFT_DBI_RDATA_8822C)
  7862. #define BITS_DBI_RDATA_8822C \
  7863. (BIT_MASK_DBI_RDATA_8822C << BIT_SHIFT_DBI_RDATA_8822C)
  7864. #define BIT_CLEAR_DBI_RDATA_8822C(x) ((x) & (~BITS_DBI_RDATA_8822C))
  7865. #define BIT_GET_DBI_RDATA_8822C(x) \
  7866. (((x) >> BIT_SHIFT_DBI_RDATA_8822C) & BIT_MASK_DBI_RDATA_8822C)
  7867. #define BIT_SET_DBI_RDATA_8822C(x, v) \
  7868. (BIT_CLEAR_DBI_RDATA_8822C(x) | BIT_DBI_RDATA_8822C(v))
  7869. /* 2 REG_DBI_FLAG_V1_8822C */
  7870. #define BIT_EN_STUCK_DBG_8822C BIT(26)
  7871. #define BIT_RX_STUCK_8822C BIT(25)
  7872. #define BIT_TX_STUCK_8822C BIT(24)
  7873. #define BIT_DBI_RFLAG_8822C BIT(17)
  7874. #define BIT_DBI_WFLAG_8822C BIT(16)
  7875. #define BIT_SHIFT_DBI_WREN_8822C 12
  7876. #define BIT_MASK_DBI_WREN_8822C 0xf
  7877. #define BIT_DBI_WREN_8822C(x) \
  7878. (((x) & BIT_MASK_DBI_WREN_8822C) << BIT_SHIFT_DBI_WREN_8822C)
  7879. #define BITS_DBI_WREN_8822C \
  7880. (BIT_MASK_DBI_WREN_8822C << BIT_SHIFT_DBI_WREN_8822C)
  7881. #define BIT_CLEAR_DBI_WREN_8822C(x) ((x) & (~BITS_DBI_WREN_8822C))
  7882. #define BIT_GET_DBI_WREN_8822C(x) \
  7883. (((x) >> BIT_SHIFT_DBI_WREN_8822C) & BIT_MASK_DBI_WREN_8822C)
  7884. #define BIT_SET_DBI_WREN_8822C(x, v) \
  7885. (BIT_CLEAR_DBI_WREN_8822C(x) | BIT_DBI_WREN_8822C(v))
  7886. #define BIT_SHIFT_DBI_ADDR_8822C 0
  7887. #define BIT_MASK_DBI_ADDR_8822C 0xfff
  7888. #define BIT_DBI_ADDR_8822C(x) \
  7889. (((x) & BIT_MASK_DBI_ADDR_8822C) << BIT_SHIFT_DBI_ADDR_8822C)
  7890. #define BITS_DBI_ADDR_8822C \
  7891. (BIT_MASK_DBI_ADDR_8822C << BIT_SHIFT_DBI_ADDR_8822C)
  7892. #define BIT_CLEAR_DBI_ADDR_8822C(x) ((x) & (~BITS_DBI_ADDR_8822C))
  7893. #define BIT_GET_DBI_ADDR_8822C(x) \
  7894. (((x) >> BIT_SHIFT_DBI_ADDR_8822C) & BIT_MASK_DBI_ADDR_8822C)
  7895. #define BIT_SET_DBI_ADDR_8822C(x, v) \
  7896. (BIT_CLEAR_DBI_ADDR_8822C(x) | BIT_DBI_ADDR_8822C(v))
  7897. /* 2 REG_MDIO_V1_8822C */
  7898. #define BIT_SHIFT_MDIO_RDATA_8822C 16
  7899. #define BIT_MASK_MDIO_RDATA_8822C 0xffff
  7900. #define BIT_MDIO_RDATA_8822C(x) \
  7901. (((x) & BIT_MASK_MDIO_RDATA_8822C) << BIT_SHIFT_MDIO_RDATA_8822C)
  7902. #define BITS_MDIO_RDATA_8822C \
  7903. (BIT_MASK_MDIO_RDATA_8822C << BIT_SHIFT_MDIO_RDATA_8822C)
  7904. #define BIT_CLEAR_MDIO_RDATA_8822C(x) ((x) & (~BITS_MDIO_RDATA_8822C))
  7905. #define BIT_GET_MDIO_RDATA_8822C(x) \
  7906. (((x) >> BIT_SHIFT_MDIO_RDATA_8822C) & BIT_MASK_MDIO_RDATA_8822C)
  7907. #define BIT_SET_MDIO_RDATA_8822C(x, v) \
  7908. (BIT_CLEAR_MDIO_RDATA_8822C(x) | BIT_MDIO_RDATA_8822C(v))
  7909. #define BIT_SHIFT_MDIO_WDATA_8822C 0
  7910. #define BIT_MASK_MDIO_WDATA_8822C 0xffff
  7911. #define BIT_MDIO_WDATA_8822C(x) \
  7912. (((x) & BIT_MASK_MDIO_WDATA_8822C) << BIT_SHIFT_MDIO_WDATA_8822C)
  7913. #define BITS_MDIO_WDATA_8822C \
  7914. (BIT_MASK_MDIO_WDATA_8822C << BIT_SHIFT_MDIO_WDATA_8822C)
  7915. #define BIT_CLEAR_MDIO_WDATA_8822C(x) ((x) & (~BITS_MDIO_WDATA_8822C))
  7916. #define BIT_GET_MDIO_WDATA_8822C(x) \
  7917. (((x) >> BIT_SHIFT_MDIO_WDATA_8822C) & BIT_MASK_MDIO_WDATA_8822C)
  7918. #define BIT_SET_MDIO_WDATA_8822C(x, v) \
  7919. (BIT_CLEAR_MDIO_WDATA_8822C(x) | BIT_MDIO_WDATA_8822C(v))
  7920. /* 2 REG_PCIE_MIX_CFG_8822C */
  7921. #define BIT_SHIFT_MDIO_PHY_ADDR_8822C 24
  7922. #define BIT_MASK_MDIO_PHY_ADDR_8822C 0x1f
  7923. #define BIT_MDIO_PHY_ADDR_8822C(x) \
  7924. (((x) & BIT_MASK_MDIO_PHY_ADDR_8822C) << BIT_SHIFT_MDIO_PHY_ADDR_8822C)
  7925. #define BITS_MDIO_PHY_ADDR_8822C \
  7926. (BIT_MASK_MDIO_PHY_ADDR_8822C << BIT_SHIFT_MDIO_PHY_ADDR_8822C)
  7927. #define BIT_CLEAR_MDIO_PHY_ADDR_8822C(x) ((x) & (~BITS_MDIO_PHY_ADDR_8822C))
  7928. #define BIT_GET_MDIO_PHY_ADDR_8822C(x) \
  7929. (((x) >> BIT_SHIFT_MDIO_PHY_ADDR_8822C) & BIT_MASK_MDIO_PHY_ADDR_8822C)
  7930. #define BIT_SET_MDIO_PHY_ADDR_8822C(x, v) \
  7931. (BIT_CLEAR_MDIO_PHY_ADDR_8822C(x) | BIT_MDIO_PHY_ADDR_8822C(v))
  7932. #define BIT_SHIFT_WATCH_DOG_RECORD_V1_8822C 10
  7933. #define BIT_MASK_WATCH_DOG_RECORD_V1_8822C 0x3fff
  7934. #define BIT_WATCH_DOG_RECORD_V1_8822C(x) \
  7935. (((x) & BIT_MASK_WATCH_DOG_RECORD_V1_8822C) \
  7936. << BIT_SHIFT_WATCH_DOG_RECORD_V1_8822C)
  7937. #define BITS_WATCH_DOG_RECORD_V1_8822C \
  7938. (BIT_MASK_WATCH_DOG_RECORD_V1_8822C \
  7939. << BIT_SHIFT_WATCH_DOG_RECORD_V1_8822C)
  7940. #define BIT_CLEAR_WATCH_DOG_RECORD_V1_8822C(x) \
  7941. ((x) & (~BITS_WATCH_DOG_RECORD_V1_8822C))
  7942. #define BIT_GET_WATCH_DOG_RECORD_V1_8822C(x) \
  7943. (((x) >> BIT_SHIFT_WATCH_DOG_RECORD_V1_8822C) & \
  7944. BIT_MASK_WATCH_DOG_RECORD_V1_8822C)
  7945. #define BIT_SET_WATCH_DOG_RECORD_V1_8822C(x, v) \
  7946. (BIT_CLEAR_WATCH_DOG_RECORD_V1_8822C(x) | \
  7947. BIT_WATCH_DOG_RECORD_V1_8822C(v))
  7948. #define BIT_R_IO_TIMEOUT_FLAG_V1_8822C BIT(9)
  7949. #define BIT_EN_WATCH_DOG_8822C BIT(8)
  7950. #define BIT_ECRC_EN_V1_8822C BIT(7)
  7951. #define BIT_MDIO_RFLAG_V1_8822C BIT(6)
  7952. #define BIT_MDIO_WFLAG_V1_8822C BIT(5)
  7953. #define BIT_SHIFT_MDIO_REG_ADDR_V1_8822C 0
  7954. #define BIT_MASK_MDIO_REG_ADDR_V1_8822C 0x1f
  7955. #define BIT_MDIO_REG_ADDR_V1_8822C(x) \
  7956. (((x) & BIT_MASK_MDIO_REG_ADDR_V1_8822C) \
  7957. << BIT_SHIFT_MDIO_REG_ADDR_V1_8822C)
  7958. #define BITS_MDIO_REG_ADDR_V1_8822C \
  7959. (BIT_MASK_MDIO_REG_ADDR_V1_8822C << BIT_SHIFT_MDIO_REG_ADDR_V1_8822C)
  7960. #define BIT_CLEAR_MDIO_REG_ADDR_V1_8822C(x) \
  7961. ((x) & (~BITS_MDIO_REG_ADDR_V1_8822C))
  7962. #define BIT_GET_MDIO_REG_ADDR_V1_8822C(x) \
  7963. (((x) >> BIT_SHIFT_MDIO_REG_ADDR_V1_8822C) & \
  7964. BIT_MASK_MDIO_REG_ADDR_V1_8822C)
  7965. #define BIT_SET_MDIO_REG_ADDR_V1_8822C(x, v) \
  7966. (BIT_CLEAR_MDIO_REG_ADDR_V1_8822C(x) | BIT_MDIO_REG_ADDR_V1_8822C(v))
  7967. /* 2 REG_HCI_MIX_CFG_8822C */
  7968. #define BIT_SHIFT_WATCH_DOG_TIMER_8822C 28
  7969. #define BIT_MASK_WATCH_DOG_TIMER_8822C 0xf
  7970. #define BIT_WATCH_DOG_TIMER_8822C(x) \
  7971. (((x) & BIT_MASK_WATCH_DOG_TIMER_8822C) \
  7972. << BIT_SHIFT_WATCH_DOG_TIMER_8822C)
  7973. #define BITS_WATCH_DOG_TIMER_8822C \
  7974. (BIT_MASK_WATCH_DOG_TIMER_8822C << BIT_SHIFT_WATCH_DOG_TIMER_8822C)
  7975. #define BIT_CLEAR_WATCH_DOG_TIMER_8822C(x) ((x) & (~BITS_WATCH_DOG_TIMER_8822C))
  7976. #define BIT_GET_WATCH_DOG_TIMER_8822C(x) \
  7977. (((x) >> BIT_SHIFT_WATCH_DOG_TIMER_8822C) & \
  7978. BIT_MASK_WATCH_DOG_TIMER_8822C)
  7979. #define BIT_SET_WATCH_DOG_TIMER_8822C(x, v) \
  7980. (BIT_CLEAR_WATCH_DOG_TIMER_8822C(x) | BIT_WATCH_DOG_TIMER_8822C(v))
  7981. #define BIT_EN_ALIGN_MTU_8822C BIT(23)
  7982. #define BIT_SHIFT_LATENCY_CONTROL_8822C 21
  7983. #define BIT_MASK_LATENCY_CONTROL_8822C 0x3
  7984. #define BIT_LATENCY_CONTROL_8822C(x) \
  7985. (((x) & BIT_MASK_LATENCY_CONTROL_8822C) \
  7986. << BIT_SHIFT_LATENCY_CONTROL_8822C)
  7987. #define BITS_LATENCY_CONTROL_8822C \
  7988. (BIT_MASK_LATENCY_CONTROL_8822C << BIT_SHIFT_LATENCY_CONTROL_8822C)
  7989. #define BIT_CLEAR_LATENCY_CONTROL_8822C(x) ((x) & (~BITS_LATENCY_CONTROL_8822C))
  7990. #define BIT_GET_LATENCY_CONTROL_8822C(x) \
  7991. (((x) >> BIT_SHIFT_LATENCY_CONTROL_8822C) & \
  7992. BIT_MASK_LATENCY_CONTROL_8822C)
  7993. #define BIT_SET_LATENCY_CONTROL_8822C(x, v) \
  7994. (BIT_CLEAR_LATENCY_CONTROL_8822C(x) | BIT_LATENCY_CONTROL_8822C(v))
  7995. #define BIT_HOST_GEN2_SUPPORT_8822C BIT(20)
  7996. #define BIT_SHIFT_TXDMA_ERR_FLAG_V1_8822C 15
  7997. #define BIT_MASK_TXDMA_ERR_FLAG_V1_8822C 0x1f
  7998. #define BIT_TXDMA_ERR_FLAG_V1_8822C(x) \
  7999. (((x) & BIT_MASK_TXDMA_ERR_FLAG_V1_8822C) \
  8000. << BIT_SHIFT_TXDMA_ERR_FLAG_V1_8822C)
  8001. #define BITS_TXDMA_ERR_FLAG_V1_8822C \
  8002. (BIT_MASK_TXDMA_ERR_FLAG_V1_8822C << BIT_SHIFT_TXDMA_ERR_FLAG_V1_8822C)
  8003. #define BIT_CLEAR_TXDMA_ERR_FLAG_V1_8822C(x) \
  8004. ((x) & (~BITS_TXDMA_ERR_FLAG_V1_8822C))
  8005. #define BIT_GET_TXDMA_ERR_FLAG_V1_8822C(x) \
  8006. (((x) >> BIT_SHIFT_TXDMA_ERR_FLAG_V1_8822C) & \
  8007. BIT_MASK_TXDMA_ERR_FLAG_V1_8822C)
  8008. #define BIT_SET_TXDMA_ERR_FLAG_V1_8822C(x, v) \
  8009. (BIT_CLEAR_TXDMA_ERR_FLAG_V1_8822C(x) | BIT_TXDMA_ERR_FLAG_V1_8822C(v))
  8010. #define BIT_EPHY_RX50_EN_8822C BIT(11)
  8011. #define BIT_SHIFT_MSI_TIMEOUT_ID_V1_8822C 8
  8012. #define BIT_MASK_MSI_TIMEOUT_ID_V1_8822C 0x7
  8013. #define BIT_MSI_TIMEOUT_ID_V1_8822C(x) \
  8014. (((x) & BIT_MASK_MSI_TIMEOUT_ID_V1_8822C) \
  8015. << BIT_SHIFT_MSI_TIMEOUT_ID_V1_8822C)
  8016. #define BITS_MSI_TIMEOUT_ID_V1_8822C \
  8017. (BIT_MASK_MSI_TIMEOUT_ID_V1_8822C << BIT_SHIFT_MSI_TIMEOUT_ID_V1_8822C)
  8018. #define BIT_CLEAR_MSI_TIMEOUT_ID_V1_8822C(x) \
  8019. ((x) & (~BITS_MSI_TIMEOUT_ID_V1_8822C))
  8020. #define BIT_GET_MSI_TIMEOUT_ID_V1_8822C(x) \
  8021. (((x) >> BIT_SHIFT_MSI_TIMEOUT_ID_V1_8822C) & \
  8022. BIT_MASK_MSI_TIMEOUT_ID_V1_8822C)
  8023. #define BIT_SET_MSI_TIMEOUT_ID_V1_8822C(x, v) \
  8024. (BIT_CLEAR_MSI_TIMEOUT_ID_V1_8822C(x) | BIT_MSI_TIMEOUT_ID_V1_8822C(v))
  8025. #define BIT_RADDR_RD_8822C BIT(7)
  8026. #define BIT_L1OFF_PWR_OFF_EN_8822C BIT(6)
  8027. #define BIT_L0S_LINK_OFF_8822C BIT(4)
  8028. #define BIT_ACT_LINK_OFF_8822C BIT(3)
  8029. #define BIT_EN_SLOW_MAC_TX_8822C BIT(2)
  8030. #define BIT_EN_SLOW_MAC_RX_8822C BIT(1)
  8031. #define BIT_EN_SLOW_MAC_HW_8822C BIT(0)
  8032. /* 2 REG_STC_INT_CS_8822C(PCIE STATE CHANGE INTERRUPT CONTROL AND STATUS) */
  8033. #define BIT_STC_INT_EN_8822C BIT(31)
  8034. #define BIT_SHIFT_STC_INT_FLAG_8822C 16
  8035. #define BIT_MASK_STC_INT_FLAG_8822C 0xff
  8036. #define BIT_STC_INT_FLAG_8822C(x) \
  8037. (((x) & BIT_MASK_STC_INT_FLAG_8822C) << BIT_SHIFT_STC_INT_FLAG_8822C)
  8038. #define BITS_STC_INT_FLAG_8822C \
  8039. (BIT_MASK_STC_INT_FLAG_8822C << BIT_SHIFT_STC_INT_FLAG_8822C)
  8040. #define BIT_CLEAR_STC_INT_FLAG_8822C(x) ((x) & (~BITS_STC_INT_FLAG_8822C))
  8041. #define BIT_GET_STC_INT_FLAG_8822C(x) \
  8042. (((x) >> BIT_SHIFT_STC_INT_FLAG_8822C) & BIT_MASK_STC_INT_FLAG_8822C)
  8043. #define BIT_SET_STC_INT_FLAG_8822C(x, v) \
  8044. (BIT_CLEAR_STC_INT_FLAG_8822C(x) | BIT_STC_INT_FLAG_8822C(v))
  8045. #define BIT_SHIFT_STC_INT_IDX_8822C 8
  8046. #define BIT_MASK_STC_INT_IDX_8822C 0x7
  8047. #define BIT_STC_INT_IDX_8822C(x) \
  8048. (((x) & BIT_MASK_STC_INT_IDX_8822C) << BIT_SHIFT_STC_INT_IDX_8822C)
  8049. #define BITS_STC_INT_IDX_8822C \
  8050. (BIT_MASK_STC_INT_IDX_8822C << BIT_SHIFT_STC_INT_IDX_8822C)
  8051. #define BIT_CLEAR_STC_INT_IDX_8822C(x) ((x) & (~BITS_STC_INT_IDX_8822C))
  8052. #define BIT_GET_STC_INT_IDX_8822C(x) \
  8053. (((x) >> BIT_SHIFT_STC_INT_IDX_8822C) & BIT_MASK_STC_INT_IDX_8822C)
  8054. #define BIT_SET_STC_INT_IDX_8822C(x, v) \
  8055. (BIT_CLEAR_STC_INT_IDX_8822C(x) | BIT_STC_INT_IDX_8822C(v))
  8056. #define BIT_SHIFT_STC_INT_REALTIME_CS_8822C 0
  8057. #define BIT_MASK_STC_INT_REALTIME_CS_8822C 0x3f
  8058. #define BIT_STC_INT_REALTIME_CS_8822C(x) \
  8059. (((x) & BIT_MASK_STC_INT_REALTIME_CS_8822C) \
  8060. << BIT_SHIFT_STC_INT_REALTIME_CS_8822C)
  8061. #define BITS_STC_INT_REALTIME_CS_8822C \
  8062. (BIT_MASK_STC_INT_REALTIME_CS_8822C \
  8063. << BIT_SHIFT_STC_INT_REALTIME_CS_8822C)
  8064. #define BIT_CLEAR_STC_INT_REALTIME_CS_8822C(x) \
  8065. ((x) & (~BITS_STC_INT_REALTIME_CS_8822C))
  8066. #define BIT_GET_STC_INT_REALTIME_CS_8822C(x) \
  8067. (((x) >> BIT_SHIFT_STC_INT_REALTIME_CS_8822C) & \
  8068. BIT_MASK_STC_INT_REALTIME_CS_8822C)
  8069. #define BIT_SET_STC_INT_REALTIME_CS_8822C(x, v) \
  8070. (BIT_CLEAR_STC_INT_REALTIME_CS_8822C(x) | \
  8071. BIT_STC_INT_REALTIME_CS_8822C(v))
  8072. #define BIT_STC_INT_GRP_EN_8822C BIT(31)
  8073. #define BIT_SHIFT_STC_INT_EXPECT_LS_8822C 8
  8074. #define BIT_MASK_STC_INT_EXPECT_LS_8822C 0x3f
  8075. #define BIT_STC_INT_EXPECT_LS_8822C(x) \
  8076. (((x) & BIT_MASK_STC_INT_EXPECT_LS_8822C) \
  8077. << BIT_SHIFT_STC_INT_EXPECT_LS_8822C)
  8078. #define BITS_STC_INT_EXPECT_LS_8822C \
  8079. (BIT_MASK_STC_INT_EXPECT_LS_8822C << BIT_SHIFT_STC_INT_EXPECT_LS_8822C)
  8080. #define BIT_CLEAR_STC_INT_EXPECT_LS_8822C(x) \
  8081. ((x) & (~BITS_STC_INT_EXPECT_LS_8822C))
  8082. #define BIT_GET_STC_INT_EXPECT_LS_8822C(x) \
  8083. (((x) >> BIT_SHIFT_STC_INT_EXPECT_LS_8822C) & \
  8084. BIT_MASK_STC_INT_EXPECT_LS_8822C)
  8085. #define BIT_SET_STC_INT_EXPECT_LS_8822C(x, v) \
  8086. (BIT_CLEAR_STC_INT_EXPECT_LS_8822C(x) | BIT_STC_INT_EXPECT_LS_8822C(v))
  8087. #define BIT_SHIFT_STC_INT_EXPECT_CS_8822C 0
  8088. #define BIT_MASK_STC_INT_EXPECT_CS_8822C 0x3f
  8089. #define BIT_STC_INT_EXPECT_CS_8822C(x) \
  8090. (((x) & BIT_MASK_STC_INT_EXPECT_CS_8822C) \
  8091. << BIT_SHIFT_STC_INT_EXPECT_CS_8822C)
  8092. #define BITS_STC_INT_EXPECT_CS_8822C \
  8093. (BIT_MASK_STC_INT_EXPECT_CS_8822C << BIT_SHIFT_STC_INT_EXPECT_CS_8822C)
  8094. #define BIT_CLEAR_STC_INT_EXPECT_CS_8822C(x) \
  8095. ((x) & (~BITS_STC_INT_EXPECT_CS_8822C))
  8096. #define BIT_GET_STC_INT_EXPECT_CS_8822C(x) \
  8097. (((x) >> BIT_SHIFT_STC_INT_EXPECT_CS_8822C) & \
  8098. BIT_MASK_STC_INT_EXPECT_CS_8822C)
  8099. #define BIT_SET_STC_INT_EXPECT_CS_8822C(x, v) \
  8100. (BIT_CLEAR_STC_INT_EXPECT_CS_8822C(x) | BIT_STC_INT_EXPECT_CS_8822C(v))
  8101. /* 2 REG_H2CQ_TXBD_DESA_8822C */
  8102. #define BIT_SHIFT_H2CQ_TXBD_DESA_8822C 0
  8103. #define BIT_MASK_H2CQ_TXBD_DESA_8822C 0xffffffffffffffffL
  8104. #define BIT_H2CQ_TXBD_DESA_8822C(x) \
  8105. (((x) & BIT_MASK_H2CQ_TXBD_DESA_8822C) \
  8106. << BIT_SHIFT_H2CQ_TXBD_DESA_8822C)
  8107. #define BITS_H2CQ_TXBD_DESA_8822C \
  8108. (BIT_MASK_H2CQ_TXBD_DESA_8822C << BIT_SHIFT_H2CQ_TXBD_DESA_8822C)
  8109. #define BIT_CLEAR_H2CQ_TXBD_DESA_8822C(x) ((x) & (~BITS_H2CQ_TXBD_DESA_8822C))
  8110. #define BIT_GET_H2CQ_TXBD_DESA_8822C(x) \
  8111. (((x) >> BIT_SHIFT_H2CQ_TXBD_DESA_8822C) & \
  8112. BIT_MASK_H2CQ_TXBD_DESA_8822C)
  8113. #define BIT_SET_H2CQ_TXBD_DESA_8822C(x, v) \
  8114. (BIT_CLEAR_H2CQ_TXBD_DESA_8822C(x) | BIT_H2CQ_TXBD_DESA_8822C(v))
  8115. /* 2 REG_H2CQ_TXBD_NUM_8822C */
  8116. #define BIT_PCIE_H2CQ_FLAG_8822C BIT(14)
  8117. #define BIT_SHIFT_H2CQ_DESC_MODE_8822C 12
  8118. #define BIT_MASK_H2CQ_DESC_MODE_8822C 0x3
  8119. #define BIT_H2CQ_DESC_MODE_8822C(x) \
  8120. (((x) & BIT_MASK_H2CQ_DESC_MODE_8822C) \
  8121. << BIT_SHIFT_H2CQ_DESC_MODE_8822C)
  8122. #define BITS_H2CQ_DESC_MODE_8822C \
  8123. (BIT_MASK_H2CQ_DESC_MODE_8822C << BIT_SHIFT_H2CQ_DESC_MODE_8822C)
  8124. #define BIT_CLEAR_H2CQ_DESC_MODE_8822C(x) ((x) & (~BITS_H2CQ_DESC_MODE_8822C))
  8125. #define BIT_GET_H2CQ_DESC_MODE_8822C(x) \
  8126. (((x) >> BIT_SHIFT_H2CQ_DESC_MODE_8822C) & \
  8127. BIT_MASK_H2CQ_DESC_MODE_8822C)
  8128. #define BIT_SET_H2CQ_DESC_MODE_8822C(x, v) \
  8129. (BIT_CLEAR_H2CQ_DESC_MODE_8822C(x) | BIT_H2CQ_DESC_MODE_8822C(v))
  8130. #define BIT_SHIFT_H2CQ_DESC_NUM_8822C 0
  8131. #define BIT_MASK_H2CQ_DESC_NUM_8822C 0xfff
  8132. #define BIT_H2CQ_DESC_NUM_8822C(x) \
  8133. (((x) & BIT_MASK_H2CQ_DESC_NUM_8822C) << BIT_SHIFT_H2CQ_DESC_NUM_8822C)
  8134. #define BITS_H2CQ_DESC_NUM_8822C \
  8135. (BIT_MASK_H2CQ_DESC_NUM_8822C << BIT_SHIFT_H2CQ_DESC_NUM_8822C)
  8136. #define BIT_CLEAR_H2CQ_DESC_NUM_8822C(x) ((x) & (~BITS_H2CQ_DESC_NUM_8822C))
  8137. #define BIT_GET_H2CQ_DESC_NUM_8822C(x) \
  8138. (((x) >> BIT_SHIFT_H2CQ_DESC_NUM_8822C) & BIT_MASK_H2CQ_DESC_NUM_8822C)
  8139. #define BIT_SET_H2CQ_DESC_NUM_8822C(x, v) \
  8140. (BIT_CLEAR_H2CQ_DESC_NUM_8822C(x) | BIT_H2CQ_DESC_NUM_8822C(v))
  8141. /* 2 REG_H2CQ_TXBD_IDX_8822C */
  8142. #define BIT_SHIFT_H2CQ_HW_IDX_8822C 16
  8143. #define BIT_MASK_H2CQ_HW_IDX_8822C 0xfff
  8144. #define BIT_H2CQ_HW_IDX_8822C(x) \
  8145. (((x) & BIT_MASK_H2CQ_HW_IDX_8822C) << BIT_SHIFT_H2CQ_HW_IDX_8822C)
  8146. #define BITS_H2CQ_HW_IDX_8822C \
  8147. (BIT_MASK_H2CQ_HW_IDX_8822C << BIT_SHIFT_H2CQ_HW_IDX_8822C)
  8148. #define BIT_CLEAR_H2CQ_HW_IDX_8822C(x) ((x) & (~BITS_H2CQ_HW_IDX_8822C))
  8149. #define BIT_GET_H2CQ_HW_IDX_8822C(x) \
  8150. (((x) >> BIT_SHIFT_H2CQ_HW_IDX_8822C) & BIT_MASK_H2CQ_HW_IDX_8822C)
  8151. #define BIT_SET_H2CQ_HW_IDX_8822C(x, v) \
  8152. (BIT_CLEAR_H2CQ_HW_IDX_8822C(x) | BIT_H2CQ_HW_IDX_8822C(v))
  8153. #define BIT_SHIFT_H2CQ_HOST_IDX_8822C 0
  8154. #define BIT_MASK_H2CQ_HOST_IDX_8822C 0xfff
  8155. #define BIT_H2CQ_HOST_IDX_8822C(x) \
  8156. (((x) & BIT_MASK_H2CQ_HOST_IDX_8822C) << BIT_SHIFT_H2CQ_HOST_IDX_8822C)
  8157. #define BITS_H2CQ_HOST_IDX_8822C \
  8158. (BIT_MASK_H2CQ_HOST_IDX_8822C << BIT_SHIFT_H2CQ_HOST_IDX_8822C)
  8159. #define BIT_CLEAR_H2CQ_HOST_IDX_8822C(x) ((x) & (~BITS_H2CQ_HOST_IDX_8822C))
  8160. #define BIT_GET_H2CQ_HOST_IDX_8822C(x) \
  8161. (((x) >> BIT_SHIFT_H2CQ_HOST_IDX_8822C) & BIT_MASK_H2CQ_HOST_IDX_8822C)
  8162. #define BIT_SET_H2CQ_HOST_IDX_8822C(x, v) \
  8163. (BIT_CLEAR_H2CQ_HOST_IDX_8822C(x) | BIT_H2CQ_HOST_IDX_8822C(v))
  8164. /* 2 REG_H2CQ_CSR_8822C[31:0] (H2CQ CONTROL AND STATUS) */
  8165. #define BIT_H2CQ_FULL_8822C BIT(31)
  8166. #define BIT_CLR_H2CQ_HOST_IDX_8822C BIT(16)
  8167. #define BIT_CLR_H2CQ_HW_IDX_8822C BIT(8)
  8168. #define BIT_STOP_H2CQ_8822C BIT(0)
  8169. /* 2 REG_CHANGE_PCIE_SPEED_8822C */
  8170. /* 2 REG_NOT_VALID_8822C */
  8171. #define BIT_SHIFT_RXDMA_ERR_CNT_8822C 8
  8172. #define BIT_MASK_RXDMA_ERR_CNT_8822C 0xff
  8173. #define BIT_RXDMA_ERR_CNT_8822C(x) \
  8174. (((x) & BIT_MASK_RXDMA_ERR_CNT_8822C) << BIT_SHIFT_RXDMA_ERR_CNT_8822C)
  8175. #define BITS_RXDMA_ERR_CNT_8822C \
  8176. (BIT_MASK_RXDMA_ERR_CNT_8822C << BIT_SHIFT_RXDMA_ERR_CNT_8822C)
  8177. #define BIT_CLEAR_RXDMA_ERR_CNT_8822C(x) ((x) & (~BITS_RXDMA_ERR_CNT_8822C))
  8178. #define BIT_GET_RXDMA_ERR_CNT_8822C(x) \
  8179. (((x) >> BIT_SHIFT_RXDMA_ERR_CNT_8822C) & BIT_MASK_RXDMA_ERR_CNT_8822C)
  8180. #define BIT_SET_RXDMA_ERR_CNT_8822C(x, v) \
  8181. (BIT_CLEAR_RXDMA_ERR_CNT_8822C(x) | BIT_RXDMA_ERR_CNT_8822C(v))
  8182. #define BIT_TXDMA_ERR_HANDLE_REQ_8822C BIT(7)
  8183. #define BIT_TXDMA_ERROR_PS_8822C BIT(6)
  8184. #define BIT_EN_TXDMA_STUCK_ERR_HANDLE_8822C BIT(5)
  8185. #define BIT_EN_TXDMA_RTN_ERR_HANDLE_8822C BIT(4)
  8186. #define BIT_RXDMA_ERR_HANDLE_REQ_8822C BIT(3)
  8187. #define BIT_RXDMA_ERROR_PS_8822C BIT(2)
  8188. #define BIT_EN_RXDMA_STUCK_ERR_HANDLE_8822C BIT(1)
  8189. #define BIT_EN_RXDMA_RTN_ERR_HANDLE_8822C BIT(0)
  8190. /* 2 REG_DEBUG_STATE1_8822C */
  8191. #define BIT_SHIFT_DEBUG_STATE1_8822C 0
  8192. #define BIT_MASK_DEBUG_STATE1_8822C 0xffffffffL
  8193. #define BIT_DEBUG_STATE1_8822C(x) \
  8194. (((x) & BIT_MASK_DEBUG_STATE1_8822C) << BIT_SHIFT_DEBUG_STATE1_8822C)
  8195. #define BITS_DEBUG_STATE1_8822C \
  8196. (BIT_MASK_DEBUG_STATE1_8822C << BIT_SHIFT_DEBUG_STATE1_8822C)
  8197. #define BIT_CLEAR_DEBUG_STATE1_8822C(x) ((x) & (~BITS_DEBUG_STATE1_8822C))
  8198. #define BIT_GET_DEBUG_STATE1_8822C(x) \
  8199. (((x) >> BIT_SHIFT_DEBUG_STATE1_8822C) & BIT_MASK_DEBUG_STATE1_8822C)
  8200. #define BIT_SET_DEBUG_STATE1_8822C(x, v) \
  8201. (BIT_CLEAR_DEBUG_STATE1_8822C(x) | BIT_DEBUG_STATE1_8822C(v))
  8202. /* 2 REG_DEBUG_STATE2_8822C */
  8203. #define BIT_SHIFT_DEBUG_STATE2_8822C 0
  8204. #define BIT_MASK_DEBUG_STATE2_8822C 0xffffffffL
  8205. #define BIT_DEBUG_STATE2_8822C(x) \
  8206. (((x) & BIT_MASK_DEBUG_STATE2_8822C) << BIT_SHIFT_DEBUG_STATE2_8822C)
  8207. #define BITS_DEBUG_STATE2_8822C \
  8208. (BIT_MASK_DEBUG_STATE2_8822C << BIT_SHIFT_DEBUG_STATE2_8822C)
  8209. #define BIT_CLEAR_DEBUG_STATE2_8822C(x) ((x) & (~BITS_DEBUG_STATE2_8822C))
  8210. #define BIT_GET_DEBUG_STATE2_8822C(x) \
  8211. (((x) >> BIT_SHIFT_DEBUG_STATE2_8822C) & BIT_MASK_DEBUG_STATE2_8822C)
  8212. #define BIT_SET_DEBUG_STATE2_8822C(x, v) \
  8213. (BIT_CLEAR_DEBUG_STATE2_8822C(x) | BIT_DEBUG_STATE2_8822C(v))
  8214. /* 2 REG_DEBUG_STATE3_8822C */
  8215. #define BIT_SHIFT_DEBUG_STATE3_8822C 0
  8216. #define BIT_MASK_DEBUG_STATE3_8822C 0xffffffffL
  8217. #define BIT_DEBUG_STATE3_8822C(x) \
  8218. (((x) & BIT_MASK_DEBUG_STATE3_8822C) << BIT_SHIFT_DEBUG_STATE3_8822C)
  8219. #define BITS_DEBUG_STATE3_8822C \
  8220. (BIT_MASK_DEBUG_STATE3_8822C << BIT_SHIFT_DEBUG_STATE3_8822C)
  8221. #define BIT_CLEAR_DEBUG_STATE3_8822C(x) ((x) & (~BITS_DEBUG_STATE3_8822C))
  8222. #define BIT_GET_DEBUG_STATE3_8822C(x) \
  8223. (((x) >> BIT_SHIFT_DEBUG_STATE3_8822C) & BIT_MASK_DEBUG_STATE3_8822C)
  8224. #define BIT_SET_DEBUG_STATE3_8822C(x, v) \
  8225. (BIT_CLEAR_DEBUG_STATE3_8822C(x) | BIT_DEBUG_STATE3_8822C(v))
  8226. /* 2 REG_CHNL_DMA_CFG_V1_8822C */
  8227. #define BIT_TXHCI_EN_V1_8822C BIT(26)
  8228. #define BIT_TXHCI_IDLE_V1_8822C BIT(25)
  8229. #define BIT_DMA_PRI_EN_V1_8822C BIT(24)
  8230. /* 2 REG_PCIE_HISR0_V1_8822C */
  8231. #define BIT_PSTIMER_2_8822C BIT(31)
  8232. #define BIT_PSTIMER_1_8822C BIT(30)
  8233. #define BIT_PSTIMER_0_8822C BIT(29)
  8234. #define BIT_GTINT4_8822C BIT(28)
  8235. #define BIT_GTINT3_8822C BIT(27)
  8236. #define BIT_TXBCN0ERR_8822C BIT(26)
  8237. #define BIT_TXBCN0OK_8822C BIT(25)
  8238. #define BIT_TSF_BIT32_TOGGLE_8822C BIT(24)
  8239. #define BIT_TXDMA_START_INT_8822C BIT(23)
  8240. #define BIT_TXDMA_STOP_INT_8822C BIT(22)
  8241. #define BIT_HISR7_IND_8822C BIT(21)
  8242. #define BIT_BCNDMAINT0_8822C BIT(20)
  8243. #define BIT_HISR6_IND_8822C BIT(19)
  8244. #define BIT_HISR5_IND_8822C BIT(18)
  8245. #define BIT_HISR4_IND_8822C BIT(17)
  8246. #define BIT_BCNDERR0_8822C BIT(16)
  8247. #define BIT_HSISR_IND_ON_INT_8822C BIT(15)
  8248. #define BIT_HISR3_IND_8822C BIT(14)
  8249. #define BIT_HISR2_IND_8822C BIT(13)
  8250. #define BIT_HISR1_IND_8822C BIT(11)
  8251. #define BIT_C2HCMD_8822C BIT(10)
  8252. #define BIT_CPWM2_8822C BIT(9)
  8253. #define BIT_CPWM_8822C BIT(8)
  8254. #define BIT_TXDMAOK_CHANNEL15_8822C BIT(7)
  8255. #define BIT_TXDMAOK_CHANNEL14_8822C BIT(6)
  8256. #define BIT_TXDMAOK_CHANNEL3_8822C BIT(5)
  8257. #define BIT_TXDMAOK_CHANNEL2_8822C BIT(4)
  8258. #define BIT_TXDMAOK_CHANNEL1_8822C BIT(3)
  8259. #define BIT_TXDMAOK_CHANNEL0_8822C BIT(2)
  8260. #define BIT_RDU_8822C BIT(1)
  8261. #define BIT_RXOK_8822C BIT(0)
  8262. /* 2 REG_PCIE_HISR1_V1_8822C */
  8263. #define BIT_PRE_TX_ERR_INT_8822C BIT(31)
  8264. #define BIT_TXFIFO_TH_INT_8822C BIT(30)
  8265. #define BIT_BTON_STS_UPDATE_INT_8822C BIT(29)
  8266. #define BIT_BCNDMAINT7_8822C BIT(27)
  8267. #define BIT_BCNDMAINT6_8822C BIT(26)
  8268. #define BIT_BCNDMAINT5_8822C BIT(25)
  8269. #define BIT_BCNDMAINT4_8822C BIT(24)
  8270. #define BIT_BCNDMAINT3_8822C BIT(23)
  8271. #define BIT_BCNDMAINT2_8822C BIT(22)
  8272. #define BIT_BCNDMAINT1_8822C BIT(21)
  8273. #define BIT_BCNDERR7_8822C BIT(20)
  8274. #define BIT_BCNDERR6_8822C BIT(19)
  8275. #define BIT_BCNDERR5_8822C BIT(18)
  8276. #define BIT_BCNDERR4_8822C BIT(17)
  8277. #define BIT_BCNDERR3_8822C BIT(16)
  8278. #define BIT_BCNDERR2_8822C BIT(15)
  8279. #define BIT_BCNDERR1_8822C BIT(14)
  8280. #define BIT_ATIMEND_8822C BIT(12)
  8281. #define BIT_TXERR_INT_8822C BIT(11)
  8282. #define BIT_RXERR_INT_8822C BIT(10)
  8283. #define BIT_TXFOVW_8822C BIT(9)
  8284. #define BIT_FOVW_8822C BIT(8)
  8285. #define BIT_CPU_MGQ_EARLY_INT_8822C BIT(6)
  8286. #define BIT_CPU_MGQ_TXDONE_8822C BIT(5)
  8287. #define BIT_PSTIMER_5_8822C BIT(4)
  8288. #define BIT_PSTIMER_4_8822C BIT(3)
  8289. #define BIT_PSTIMER_3_8822C BIT(2)
  8290. #define BIT_CPUMGQ_TX_TIMER_8822C BIT(1)
  8291. #define BIT_BB_STOPRX_INT_8822C BIT(0)
  8292. /* 2 REG_PCIE_HISR2_V1_8822C */
  8293. #define BIT_BCNDMAINT_P4_8822C BIT(31)
  8294. #define BIT_BCNDMAINT_P3_8822C BIT(30)
  8295. #define BIT_BCNDMAINT_P2_8822C BIT(29)
  8296. #define BIT_BCNDMAINT_P1_8822C BIT(28)
  8297. #define BIT_SCH_PHY_TXOP_SIFS_INT_8822C BIT(23)
  8298. #define BIT_ATIMEND7_8822C BIT(22)
  8299. #define BIT_ATIMEND6_8822C BIT(21)
  8300. #define BIT_ATIMEND5_8822C BIT(20)
  8301. #define BIT_ATIMEND4_8822C BIT(19)
  8302. #define BIT_ATIMEND3_8822C BIT(18)
  8303. #define BIT_ATIMEND2_8822C BIT(17)
  8304. #define BIT_ATIMEND1_8822C BIT(16)
  8305. #define BIT_TXBCN7OK_8822C BIT(14)
  8306. #define BIT_TXBCN6OK_8822C BIT(13)
  8307. #define BIT_TXBCN5OK_8822C BIT(12)
  8308. #define BIT_TXBCN4OK_8822C BIT(11)
  8309. #define BIT_TXBCN3OK_8822C BIT(10)
  8310. #define BIT_TXBCN2OK_8822C BIT(9)
  8311. #define BIT_TXBCN1OK_8822C BIT(8)
  8312. #define BIT_TXBCN7ERR_8822C BIT(6)
  8313. #define BIT_TXBCN6ERR_8822C BIT(5)
  8314. #define BIT_TXBCN5ERR_8822C BIT(4)
  8315. #define BIT_TXBCN4ERR_8822C BIT(3)
  8316. #define BIT_TXBCN3ERR_8822C BIT(2)
  8317. #define BIT_TXBCN2ERR_8822C BIT(1)
  8318. #define BIT_TXBCN1ERR_8822C BIT(0)
  8319. /* 2 REG_PCIE_HISR3_V1_8822C */
  8320. #define BIT_GTINT12_8822C BIT(24)
  8321. #define BIT_GTINT11_8822C BIT(23)
  8322. #define BIT_GTINT10_8822C BIT(22)
  8323. #define BIT_GTINT9_8822C BIT(21)
  8324. #define BIT_RX_DESC_BUF_FULL_8822C BIT(20)
  8325. #define BIT_CPHY_LDO_OCP_DET_INT_8822C BIT(19)
  8326. #define BIT_WDT_PLATFORM_INT_8822C BIT(18)
  8327. #define BIT_WDT_CPU_INT_8822C BIT(17)
  8328. #define BIT_SETH2CDOK_8822C BIT(16)
  8329. #define BIT_H2C_CMD_FULL_8822C BIT(15)
  8330. #define BIT_PKT_TRANS_ERR_8822C BIT(14)
  8331. #define BIT_TXSHORTCUT_TXDESUPDATEOK_8822C BIT(13)
  8332. #define BIT_TXSHORTCUT_BKUPDATEOK_8822C BIT(12)
  8333. #define BIT_TXSHORTCUT_BEUPDATEOK_8822C BIT(11)
  8334. #define BIT_TXSHORTCUT_VIUPDATEOK_8822C BIT(10)
  8335. #define BIT_TXSHORTCUT_VOUPDATEOK_8822C BIT(9)
  8336. #define BIT_SEARCH_FAIL_8822C BIT(8)
  8337. #define BIT_PWR_INT_127TO96_8822C BIT(7)
  8338. #define BIT_PWR_INT_95TO64_8822C BIT(6)
  8339. #define BIT_PWR_INT_63TO32_8822C BIT(5)
  8340. #define BIT_PWR_INT_31TO0_8822C BIT(4)
  8341. #define BIT_RX_DMA_STUCK_8822C BIT(3)
  8342. #define BIT_TX_DMA_STUCK_8822C BIT(2)
  8343. #define BIT_DDMA0_LP_INT_8822C BIT(1)
  8344. #define BIT_DDMA0_HP_INT_8822C BIT(0)
  8345. /* 2 REG_NOT_VALID_8822C */
  8346. /* 2 REG_Q0_INFO_8822C */
  8347. #define BIT_SHIFT_QUEUEMACID_Q0_V1_8822C 25
  8348. #define BIT_MASK_QUEUEMACID_Q0_V1_8822C 0x7f
  8349. #define BIT_QUEUEMACID_Q0_V1_8822C(x) \
  8350. (((x) & BIT_MASK_QUEUEMACID_Q0_V1_8822C) \
  8351. << BIT_SHIFT_QUEUEMACID_Q0_V1_8822C)
  8352. #define BITS_QUEUEMACID_Q0_V1_8822C \
  8353. (BIT_MASK_QUEUEMACID_Q0_V1_8822C << BIT_SHIFT_QUEUEMACID_Q0_V1_8822C)
  8354. #define BIT_CLEAR_QUEUEMACID_Q0_V1_8822C(x) \
  8355. ((x) & (~BITS_QUEUEMACID_Q0_V1_8822C))
  8356. #define BIT_GET_QUEUEMACID_Q0_V1_8822C(x) \
  8357. (((x) >> BIT_SHIFT_QUEUEMACID_Q0_V1_8822C) & \
  8358. BIT_MASK_QUEUEMACID_Q0_V1_8822C)
  8359. #define BIT_SET_QUEUEMACID_Q0_V1_8822C(x, v) \
  8360. (BIT_CLEAR_QUEUEMACID_Q0_V1_8822C(x) | BIT_QUEUEMACID_Q0_V1_8822C(v))
  8361. #define BIT_SHIFT_QUEUEAC_Q0_V1_8822C 23
  8362. #define BIT_MASK_QUEUEAC_Q0_V1_8822C 0x3
  8363. #define BIT_QUEUEAC_Q0_V1_8822C(x) \
  8364. (((x) & BIT_MASK_QUEUEAC_Q0_V1_8822C) << BIT_SHIFT_QUEUEAC_Q0_V1_8822C)
  8365. #define BITS_QUEUEAC_Q0_V1_8822C \
  8366. (BIT_MASK_QUEUEAC_Q0_V1_8822C << BIT_SHIFT_QUEUEAC_Q0_V1_8822C)
  8367. #define BIT_CLEAR_QUEUEAC_Q0_V1_8822C(x) ((x) & (~BITS_QUEUEAC_Q0_V1_8822C))
  8368. #define BIT_GET_QUEUEAC_Q0_V1_8822C(x) \
  8369. (((x) >> BIT_SHIFT_QUEUEAC_Q0_V1_8822C) & BIT_MASK_QUEUEAC_Q0_V1_8822C)
  8370. #define BIT_SET_QUEUEAC_Q0_V1_8822C(x, v) \
  8371. (BIT_CLEAR_QUEUEAC_Q0_V1_8822C(x) | BIT_QUEUEAC_Q0_V1_8822C(v))
  8372. #define BIT_TIDEMPTY_Q0_V1_8822C BIT(22)
  8373. #define BIT_SHIFT_TAIL_PKT_Q0_V2_8822C 11
  8374. #define BIT_MASK_TAIL_PKT_Q0_V2_8822C 0x7ff
  8375. #define BIT_TAIL_PKT_Q0_V2_8822C(x) \
  8376. (((x) & BIT_MASK_TAIL_PKT_Q0_V2_8822C) \
  8377. << BIT_SHIFT_TAIL_PKT_Q0_V2_8822C)
  8378. #define BITS_TAIL_PKT_Q0_V2_8822C \
  8379. (BIT_MASK_TAIL_PKT_Q0_V2_8822C << BIT_SHIFT_TAIL_PKT_Q0_V2_8822C)
  8380. #define BIT_CLEAR_TAIL_PKT_Q0_V2_8822C(x) ((x) & (~BITS_TAIL_PKT_Q0_V2_8822C))
  8381. #define BIT_GET_TAIL_PKT_Q0_V2_8822C(x) \
  8382. (((x) >> BIT_SHIFT_TAIL_PKT_Q0_V2_8822C) & \
  8383. BIT_MASK_TAIL_PKT_Q0_V2_8822C)
  8384. #define BIT_SET_TAIL_PKT_Q0_V2_8822C(x, v) \
  8385. (BIT_CLEAR_TAIL_PKT_Q0_V2_8822C(x) | BIT_TAIL_PKT_Q0_V2_8822C(v))
  8386. #define BIT_SHIFT_HEAD_PKT_Q0_V1_8822C 0
  8387. #define BIT_MASK_HEAD_PKT_Q0_V1_8822C 0x7ff
  8388. #define BIT_HEAD_PKT_Q0_V1_8822C(x) \
  8389. (((x) & BIT_MASK_HEAD_PKT_Q0_V1_8822C) \
  8390. << BIT_SHIFT_HEAD_PKT_Q0_V1_8822C)
  8391. #define BITS_HEAD_PKT_Q0_V1_8822C \
  8392. (BIT_MASK_HEAD_PKT_Q0_V1_8822C << BIT_SHIFT_HEAD_PKT_Q0_V1_8822C)
  8393. #define BIT_CLEAR_HEAD_PKT_Q0_V1_8822C(x) ((x) & (~BITS_HEAD_PKT_Q0_V1_8822C))
  8394. #define BIT_GET_HEAD_PKT_Q0_V1_8822C(x) \
  8395. (((x) >> BIT_SHIFT_HEAD_PKT_Q0_V1_8822C) & \
  8396. BIT_MASK_HEAD_PKT_Q0_V1_8822C)
  8397. #define BIT_SET_HEAD_PKT_Q0_V1_8822C(x, v) \
  8398. (BIT_CLEAR_HEAD_PKT_Q0_V1_8822C(x) | BIT_HEAD_PKT_Q0_V1_8822C(v))
  8399. /* 2 REG_Q1_INFO_8822C */
  8400. #define BIT_SHIFT_QUEUEMACID_Q1_V1_8822C 25
  8401. #define BIT_MASK_QUEUEMACID_Q1_V1_8822C 0x7f
  8402. #define BIT_QUEUEMACID_Q1_V1_8822C(x) \
  8403. (((x) & BIT_MASK_QUEUEMACID_Q1_V1_8822C) \
  8404. << BIT_SHIFT_QUEUEMACID_Q1_V1_8822C)
  8405. #define BITS_QUEUEMACID_Q1_V1_8822C \
  8406. (BIT_MASK_QUEUEMACID_Q1_V1_8822C << BIT_SHIFT_QUEUEMACID_Q1_V1_8822C)
  8407. #define BIT_CLEAR_QUEUEMACID_Q1_V1_8822C(x) \
  8408. ((x) & (~BITS_QUEUEMACID_Q1_V1_8822C))
  8409. #define BIT_GET_QUEUEMACID_Q1_V1_8822C(x) \
  8410. (((x) >> BIT_SHIFT_QUEUEMACID_Q1_V1_8822C) & \
  8411. BIT_MASK_QUEUEMACID_Q1_V1_8822C)
  8412. #define BIT_SET_QUEUEMACID_Q1_V1_8822C(x, v) \
  8413. (BIT_CLEAR_QUEUEMACID_Q1_V1_8822C(x) | BIT_QUEUEMACID_Q1_V1_8822C(v))
  8414. #define BIT_SHIFT_QUEUEAC_Q1_V1_8822C 23
  8415. #define BIT_MASK_QUEUEAC_Q1_V1_8822C 0x3
  8416. #define BIT_QUEUEAC_Q1_V1_8822C(x) \
  8417. (((x) & BIT_MASK_QUEUEAC_Q1_V1_8822C) << BIT_SHIFT_QUEUEAC_Q1_V1_8822C)
  8418. #define BITS_QUEUEAC_Q1_V1_8822C \
  8419. (BIT_MASK_QUEUEAC_Q1_V1_8822C << BIT_SHIFT_QUEUEAC_Q1_V1_8822C)
  8420. #define BIT_CLEAR_QUEUEAC_Q1_V1_8822C(x) ((x) & (~BITS_QUEUEAC_Q1_V1_8822C))
  8421. #define BIT_GET_QUEUEAC_Q1_V1_8822C(x) \
  8422. (((x) >> BIT_SHIFT_QUEUEAC_Q1_V1_8822C) & BIT_MASK_QUEUEAC_Q1_V1_8822C)
  8423. #define BIT_SET_QUEUEAC_Q1_V1_8822C(x, v) \
  8424. (BIT_CLEAR_QUEUEAC_Q1_V1_8822C(x) | BIT_QUEUEAC_Q1_V1_8822C(v))
  8425. #define BIT_TIDEMPTY_Q1_V1_8822C BIT(22)
  8426. #define BIT_SHIFT_TAIL_PKT_Q1_V2_8822C 11
  8427. #define BIT_MASK_TAIL_PKT_Q1_V2_8822C 0x7ff
  8428. #define BIT_TAIL_PKT_Q1_V2_8822C(x) \
  8429. (((x) & BIT_MASK_TAIL_PKT_Q1_V2_8822C) \
  8430. << BIT_SHIFT_TAIL_PKT_Q1_V2_8822C)
  8431. #define BITS_TAIL_PKT_Q1_V2_8822C \
  8432. (BIT_MASK_TAIL_PKT_Q1_V2_8822C << BIT_SHIFT_TAIL_PKT_Q1_V2_8822C)
  8433. #define BIT_CLEAR_TAIL_PKT_Q1_V2_8822C(x) ((x) & (~BITS_TAIL_PKT_Q1_V2_8822C))
  8434. #define BIT_GET_TAIL_PKT_Q1_V2_8822C(x) \
  8435. (((x) >> BIT_SHIFT_TAIL_PKT_Q1_V2_8822C) & \
  8436. BIT_MASK_TAIL_PKT_Q1_V2_8822C)
  8437. #define BIT_SET_TAIL_PKT_Q1_V2_8822C(x, v) \
  8438. (BIT_CLEAR_TAIL_PKT_Q1_V2_8822C(x) | BIT_TAIL_PKT_Q1_V2_8822C(v))
  8439. #define BIT_SHIFT_HEAD_PKT_Q1_V1_8822C 0
  8440. #define BIT_MASK_HEAD_PKT_Q1_V1_8822C 0x7ff
  8441. #define BIT_HEAD_PKT_Q1_V1_8822C(x) \
  8442. (((x) & BIT_MASK_HEAD_PKT_Q1_V1_8822C) \
  8443. << BIT_SHIFT_HEAD_PKT_Q1_V1_8822C)
  8444. #define BITS_HEAD_PKT_Q1_V1_8822C \
  8445. (BIT_MASK_HEAD_PKT_Q1_V1_8822C << BIT_SHIFT_HEAD_PKT_Q1_V1_8822C)
  8446. #define BIT_CLEAR_HEAD_PKT_Q1_V1_8822C(x) ((x) & (~BITS_HEAD_PKT_Q1_V1_8822C))
  8447. #define BIT_GET_HEAD_PKT_Q1_V1_8822C(x) \
  8448. (((x) >> BIT_SHIFT_HEAD_PKT_Q1_V1_8822C) & \
  8449. BIT_MASK_HEAD_PKT_Q1_V1_8822C)
  8450. #define BIT_SET_HEAD_PKT_Q1_V1_8822C(x, v) \
  8451. (BIT_CLEAR_HEAD_PKT_Q1_V1_8822C(x) | BIT_HEAD_PKT_Q1_V1_8822C(v))
  8452. /* 2 REG_Q2_INFO_8822C */
  8453. #define BIT_SHIFT_QUEUEMACID_Q2_V1_8822C 25
  8454. #define BIT_MASK_QUEUEMACID_Q2_V1_8822C 0x7f
  8455. #define BIT_QUEUEMACID_Q2_V1_8822C(x) \
  8456. (((x) & BIT_MASK_QUEUEMACID_Q2_V1_8822C) \
  8457. << BIT_SHIFT_QUEUEMACID_Q2_V1_8822C)
  8458. #define BITS_QUEUEMACID_Q2_V1_8822C \
  8459. (BIT_MASK_QUEUEMACID_Q2_V1_8822C << BIT_SHIFT_QUEUEMACID_Q2_V1_8822C)
  8460. #define BIT_CLEAR_QUEUEMACID_Q2_V1_8822C(x) \
  8461. ((x) & (~BITS_QUEUEMACID_Q2_V1_8822C))
  8462. #define BIT_GET_QUEUEMACID_Q2_V1_8822C(x) \
  8463. (((x) >> BIT_SHIFT_QUEUEMACID_Q2_V1_8822C) & \
  8464. BIT_MASK_QUEUEMACID_Q2_V1_8822C)
  8465. #define BIT_SET_QUEUEMACID_Q2_V1_8822C(x, v) \
  8466. (BIT_CLEAR_QUEUEMACID_Q2_V1_8822C(x) | BIT_QUEUEMACID_Q2_V1_8822C(v))
  8467. #define BIT_SHIFT_QUEUEAC_Q2_V1_8822C 23
  8468. #define BIT_MASK_QUEUEAC_Q2_V1_8822C 0x3
  8469. #define BIT_QUEUEAC_Q2_V1_8822C(x) \
  8470. (((x) & BIT_MASK_QUEUEAC_Q2_V1_8822C) << BIT_SHIFT_QUEUEAC_Q2_V1_8822C)
  8471. #define BITS_QUEUEAC_Q2_V1_8822C \
  8472. (BIT_MASK_QUEUEAC_Q2_V1_8822C << BIT_SHIFT_QUEUEAC_Q2_V1_8822C)
  8473. #define BIT_CLEAR_QUEUEAC_Q2_V1_8822C(x) ((x) & (~BITS_QUEUEAC_Q2_V1_8822C))
  8474. #define BIT_GET_QUEUEAC_Q2_V1_8822C(x) \
  8475. (((x) >> BIT_SHIFT_QUEUEAC_Q2_V1_8822C) & BIT_MASK_QUEUEAC_Q2_V1_8822C)
  8476. #define BIT_SET_QUEUEAC_Q2_V1_8822C(x, v) \
  8477. (BIT_CLEAR_QUEUEAC_Q2_V1_8822C(x) | BIT_QUEUEAC_Q2_V1_8822C(v))
  8478. #define BIT_TIDEMPTY_Q2_V1_8822C BIT(22)
  8479. #define BIT_SHIFT_TAIL_PKT_Q2_V2_8822C 11
  8480. #define BIT_MASK_TAIL_PKT_Q2_V2_8822C 0x7ff
  8481. #define BIT_TAIL_PKT_Q2_V2_8822C(x) \
  8482. (((x) & BIT_MASK_TAIL_PKT_Q2_V2_8822C) \
  8483. << BIT_SHIFT_TAIL_PKT_Q2_V2_8822C)
  8484. #define BITS_TAIL_PKT_Q2_V2_8822C \
  8485. (BIT_MASK_TAIL_PKT_Q2_V2_8822C << BIT_SHIFT_TAIL_PKT_Q2_V2_8822C)
  8486. #define BIT_CLEAR_TAIL_PKT_Q2_V2_8822C(x) ((x) & (~BITS_TAIL_PKT_Q2_V2_8822C))
  8487. #define BIT_GET_TAIL_PKT_Q2_V2_8822C(x) \
  8488. (((x) >> BIT_SHIFT_TAIL_PKT_Q2_V2_8822C) & \
  8489. BIT_MASK_TAIL_PKT_Q2_V2_8822C)
  8490. #define BIT_SET_TAIL_PKT_Q2_V2_8822C(x, v) \
  8491. (BIT_CLEAR_TAIL_PKT_Q2_V2_8822C(x) | BIT_TAIL_PKT_Q2_V2_8822C(v))
  8492. #define BIT_SHIFT_HEAD_PKT_Q2_V1_8822C 0
  8493. #define BIT_MASK_HEAD_PKT_Q2_V1_8822C 0x7ff
  8494. #define BIT_HEAD_PKT_Q2_V1_8822C(x) \
  8495. (((x) & BIT_MASK_HEAD_PKT_Q2_V1_8822C) \
  8496. << BIT_SHIFT_HEAD_PKT_Q2_V1_8822C)
  8497. #define BITS_HEAD_PKT_Q2_V1_8822C \
  8498. (BIT_MASK_HEAD_PKT_Q2_V1_8822C << BIT_SHIFT_HEAD_PKT_Q2_V1_8822C)
  8499. #define BIT_CLEAR_HEAD_PKT_Q2_V1_8822C(x) ((x) & (~BITS_HEAD_PKT_Q2_V1_8822C))
  8500. #define BIT_GET_HEAD_PKT_Q2_V1_8822C(x) \
  8501. (((x) >> BIT_SHIFT_HEAD_PKT_Q2_V1_8822C) & \
  8502. BIT_MASK_HEAD_PKT_Q2_V1_8822C)
  8503. #define BIT_SET_HEAD_PKT_Q2_V1_8822C(x, v) \
  8504. (BIT_CLEAR_HEAD_PKT_Q2_V1_8822C(x) | BIT_HEAD_PKT_Q2_V1_8822C(v))
  8505. /* 2 REG_Q3_INFO_8822C */
  8506. #define BIT_SHIFT_QUEUEMACID_Q3_V1_8822C 25
  8507. #define BIT_MASK_QUEUEMACID_Q3_V1_8822C 0x7f
  8508. #define BIT_QUEUEMACID_Q3_V1_8822C(x) \
  8509. (((x) & BIT_MASK_QUEUEMACID_Q3_V1_8822C) \
  8510. << BIT_SHIFT_QUEUEMACID_Q3_V1_8822C)
  8511. #define BITS_QUEUEMACID_Q3_V1_8822C \
  8512. (BIT_MASK_QUEUEMACID_Q3_V1_8822C << BIT_SHIFT_QUEUEMACID_Q3_V1_8822C)
  8513. #define BIT_CLEAR_QUEUEMACID_Q3_V1_8822C(x) \
  8514. ((x) & (~BITS_QUEUEMACID_Q3_V1_8822C))
  8515. #define BIT_GET_QUEUEMACID_Q3_V1_8822C(x) \
  8516. (((x) >> BIT_SHIFT_QUEUEMACID_Q3_V1_8822C) & \
  8517. BIT_MASK_QUEUEMACID_Q3_V1_8822C)
  8518. #define BIT_SET_QUEUEMACID_Q3_V1_8822C(x, v) \
  8519. (BIT_CLEAR_QUEUEMACID_Q3_V1_8822C(x) | BIT_QUEUEMACID_Q3_V1_8822C(v))
  8520. #define BIT_SHIFT_QUEUEAC_Q3_V1_8822C 23
  8521. #define BIT_MASK_QUEUEAC_Q3_V1_8822C 0x3
  8522. #define BIT_QUEUEAC_Q3_V1_8822C(x) \
  8523. (((x) & BIT_MASK_QUEUEAC_Q3_V1_8822C) << BIT_SHIFT_QUEUEAC_Q3_V1_8822C)
  8524. #define BITS_QUEUEAC_Q3_V1_8822C \
  8525. (BIT_MASK_QUEUEAC_Q3_V1_8822C << BIT_SHIFT_QUEUEAC_Q3_V1_8822C)
  8526. #define BIT_CLEAR_QUEUEAC_Q3_V1_8822C(x) ((x) & (~BITS_QUEUEAC_Q3_V1_8822C))
  8527. #define BIT_GET_QUEUEAC_Q3_V1_8822C(x) \
  8528. (((x) >> BIT_SHIFT_QUEUEAC_Q3_V1_8822C) & BIT_MASK_QUEUEAC_Q3_V1_8822C)
  8529. #define BIT_SET_QUEUEAC_Q3_V1_8822C(x, v) \
  8530. (BIT_CLEAR_QUEUEAC_Q3_V1_8822C(x) | BIT_QUEUEAC_Q3_V1_8822C(v))
  8531. #define BIT_TIDEMPTY_Q3_V1_8822C BIT(22)
  8532. #define BIT_SHIFT_TAIL_PKT_Q3_V2_8822C 11
  8533. #define BIT_MASK_TAIL_PKT_Q3_V2_8822C 0x7ff
  8534. #define BIT_TAIL_PKT_Q3_V2_8822C(x) \
  8535. (((x) & BIT_MASK_TAIL_PKT_Q3_V2_8822C) \
  8536. << BIT_SHIFT_TAIL_PKT_Q3_V2_8822C)
  8537. #define BITS_TAIL_PKT_Q3_V2_8822C \
  8538. (BIT_MASK_TAIL_PKT_Q3_V2_8822C << BIT_SHIFT_TAIL_PKT_Q3_V2_8822C)
  8539. #define BIT_CLEAR_TAIL_PKT_Q3_V2_8822C(x) ((x) & (~BITS_TAIL_PKT_Q3_V2_8822C))
  8540. #define BIT_GET_TAIL_PKT_Q3_V2_8822C(x) \
  8541. (((x) >> BIT_SHIFT_TAIL_PKT_Q3_V2_8822C) & \
  8542. BIT_MASK_TAIL_PKT_Q3_V2_8822C)
  8543. #define BIT_SET_TAIL_PKT_Q3_V2_8822C(x, v) \
  8544. (BIT_CLEAR_TAIL_PKT_Q3_V2_8822C(x) | BIT_TAIL_PKT_Q3_V2_8822C(v))
  8545. #define BIT_SHIFT_HEAD_PKT_Q3_V1_8822C 0
  8546. #define BIT_MASK_HEAD_PKT_Q3_V1_8822C 0x7ff
  8547. #define BIT_HEAD_PKT_Q3_V1_8822C(x) \
  8548. (((x) & BIT_MASK_HEAD_PKT_Q3_V1_8822C) \
  8549. << BIT_SHIFT_HEAD_PKT_Q3_V1_8822C)
  8550. #define BITS_HEAD_PKT_Q3_V1_8822C \
  8551. (BIT_MASK_HEAD_PKT_Q3_V1_8822C << BIT_SHIFT_HEAD_PKT_Q3_V1_8822C)
  8552. #define BIT_CLEAR_HEAD_PKT_Q3_V1_8822C(x) ((x) & (~BITS_HEAD_PKT_Q3_V1_8822C))
  8553. #define BIT_GET_HEAD_PKT_Q3_V1_8822C(x) \
  8554. (((x) >> BIT_SHIFT_HEAD_PKT_Q3_V1_8822C) & \
  8555. BIT_MASK_HEAD_PKT_Q3_V1_8822C)
  8556. #define BIT_SET_HEAD_PKT_Q3_V1_8822C(x, v) \
  8557. (BIT_CLEAR_HEAD_PKT_Q3_V1_8822C(x) | BIT_HEAD_PKT_Q3_V1_8822C(v))
  8558. /* 2 REG_MGQ_INFO_8822C */
  8559. #define BIT_SHIFT_QUEUEMACID_MGQ_V1_8822C 25
  8560. #define BIT_MASK_QUEUEMACID_MGQ_V1_8822C 0x7f
  8561. #define BIT_QUEUEMACID_MGQ_V1_8822C(x) \
  8562. (((x) & BIT_MASK_QUEUEMACID_MGQ_V1_8822C) \
  8563. << BIT_SHIFT_QUEUEMACID_MGQ_V1_8822C)
  8564. #define BITS_QUEUEMACID_MGQ_V1_8822C \
  8565. (BIT_MASK_QUEUEMACID_MGQ_V1_8822C << BIT_SHIFT_QUEUEMACID_MGQ_V1_8822C)
  8566. #define BIT_CLEAR_QUEUEMACID_MGQ_V1_8822C(x) \
  8567. ((x) & (~BITS_QUEUEMACID_MGQ_V1_8822C))
  8568. #define BIT_GET_QUEUEMACID_MGQ_V1_8822C(x) \
  8569. (((x) >> BIT_SHIFT_QUEUEMACID_MGQ_V1_8822C) & \
  8570. BIT_MASK_QUEUEMACID_MGQ_V1_8822C)
  8571. #define BIT_SET_QUEUEMACID_MGQ_V1_8822C(x, v) \
  8572. (BIT_CLEAR_QUEUEMACID_MGQ_V1_8822C(x) | BIT_QUEUEMACID_MGQ_V1_8822C(v))
  8573. #define BIT_SHIFT_QUEUEAC_MGQ_V1_8822C 23
  8574. #define BIT_MASK_QUEUEAC_MGQ_V1_8822C 0x3
  8575. #define BIT_QUEUEAC_MGQ_V1_8822C(x) \
  8576. (((x) & BIT_MASK_QUEUEAC_MGQ_V1_8822C) \
  8577. << BIT_SHIFT_QUEUEAC_MGQ_V1_8822C)
  8578. #define BITS_QUEUEAC_MGQ_V1_8822C \
  8579. (BIT_MASK_QUEUEAC_MGQ_V1_8822C << BIT_SHIFT_QUEUEAC_MGQ_V1_8822C)
  8580. #define BIT_CLEAR_QUEUEAC_MGQ_V1_8822C(x) ((x) & (~BITS_QUEUEAC_MGQ_V1_8822C))
  8581. #define BIT_GET_QUEUEAC_MGQ_V1_8822C(x) \
  8582. (((x) >> BIT_SHIFT_QUEUEAC_MGQ_V1_8822C) & \
  8583. BIT_MASK_QUEUEAC_MGQ_V1_8822C)
  8584. #define BIT_SET_QUEUEAC_MGQ_V1_8822C(x, v) \
  8585. (BIT_CLEAR_QUEUEAC_MGQ_V1_8822C(x) | BIT_QUEUEAC_MGQ_V1_8822C(v))
  8586. #define BIT_TIDEMPTY_MGQ_V1_8822C BIT(22)
  8587. #define BIT_SHIFT_TAIL_PKT_MGQ_V2_8822C 11
  8588. #define BIT_MASK_TAIL_PKT_MGQ_V2_8822C 0x7ff
  8589. #define BIT_TAIL_PKT_MGQ_V2_8822C(x) \
  8590. (((x) & BIT_MASK_TAIL_PKT_MGQ_V2_8822C) \
  8591. << BIT_SHIFT_TAIL_PKT_MGQ_V2_8822C)
  8592. #define BITS_TAIL_PKT_MGQ_V2_8822C \
  8593. (BIT_MASK_TAIL_PKT_MGQ_V2_8822C << BIT_SHIFT_TAIL_PKT_MGQ_V2_8822C)
  8594. #define BIT_CLEAR_TAIL_PKT_MGQ_V2_8822C(x) ((x) & (~BITS_TAIL_PKT_MGQ_V2_8822C))
  8595. #define BIT_GET_TAIL_PKT_MGQ_V2_8822C(x) \
  8596. (((x) >> BIT_SHIFT_TAIL_PKT_MGQ_V2_8822C) & \
  8597. BIT_MASK_TAIL_PKT_MGQ_V2_8822C)
  8598. #define BIT_SET_TAIL_PKT_MGQ_V2_8822C(x, v) \
  8599. (BIT_CLEAR_TAIL_PKT_MGQ_V2_8822C(x) | BIT_TAIL_PKT_MGQ_V2_8822C(v))
  8600. #define BIT_SHIFT_HEAD_PKT_MGQ_V1_8822C 0
  8601. #define BIT_MASK_HEAD_PKT_MGQ_V1_8822C 0x7ff
  8602. #define BIT_HEAD_PKT_MGQ_V1_8822C(x) \
  8603. (((x) & BIT_MASK_HEAD_PKT_MGQ_V1_8822C) \
  8604. << BIT_SHIFT_HEAD_PKT_MGQ_V1_8822C)
  8605. #define BITS_HEAD_PKT_MGQ_V1_8822C \
  8606. (BIT_MASK_HEAD_PKT_MGQ_V1_8822C << BIT_SHIFT_HEAD_PKT_MGQ_V1_8822C)
  8607. #define BIT_CLEAR_HEAD_PKT_MGQ_V1_8822C(x) ((x) & (~BITS_HEAD_PKT_MGQ_V1_8822C))
  8608. #define BIT_GET_HEAD_PKT_MGQ_V1_8822C(x) \
  8609. (((x) >> BIT_SHIFT_HEAD_PKT_MGQ_V1_8822C) & \
  8610. BIT_MASK_HEAD_PKT_MGQ_V1_8822C)
  8611. #define BIT_SET_HEAD_PKT_MGQ_V1_8822C(x, v) \
  8612. (BIT_CLEAR_HEAD_PKT_MGQ_V1_8822C(x) | BIT_HEAD_PKT_MGQ_V1_8822C(v))
  8613. /* 2 REG_HIQ_INFO_8822C */
  8614. #define BIT_SHIFT_QUEUEMACID_HIQ_V1_8822C 25
  8615. #define BIT_MASK_QUEUEMACID_HIQ_V1_8822C 0x7f
  8616. #define BIT_QUEUEMACID_HIQ_V1_8822C(x) \
  8617. (((x) & BIT_MASK_QUEUEMACID_HIQ_V1_8822C) \
  8618. << BIT_SHIFT_QUEUEMACID_HIQ_V1_8822C)
  8619. #define BITS_QUEUEMACID_HIQ_V1_8822C \
  8620. (BIT_MASK_QUEUEMACID_HIQ_V1_8822C << BIT_SHIFT_QUEUEMACID_HIQ_V1_8822C)
  8621. #define BIT_CLEAR_QUEUEMACID_HIQ_V1_8822C(x) \
  8622. ((x) & (~BITS_QUEUEMACID_HIQ_V1_8822C))
  8623. #define BIT_GET_QUEUEMACID_HIQ_V1_8822C(x) \
  8624. (((x) >> BIT_SHIFT_QUEUEMACID_HIQ_V1_8822C) & \
  8625. BIT_MASK_QUEUEMACID_HIQ_V1_8822C)
  8626. #define BIT_SET_QUEUEMACID_HIQ_V1_8822C(x, v) \
  8627. (BIT_CLEAR_QUEUEMACID_HIQ_V1_8822C(x) | BIT_QUEUEMACID_HIQ_V1_8822C(v))
  8628. #define BIT_SHIFT_QUEUEAC_HIQ_V1_8822C 23
  8629. #define BIT_MASK_QUEUEAC_HIQ_V1_8822C 0x3
  8630. #define BIT_QUEUEAC_HIQ_V1_8822C(x) \
  8631. (((x) & BIT_MASK_QUEUEAC_HIQ_V1_8822C) \
  8632. << BIT_SHIFT_QUEUEAC_HIQ_V1_8822C)
  8633. #define BITS_QUEUEAC_HIQ_V1_8822C \
  8634. (BIT_MASK_QUEUEAC_HIQ_V1_8822C << BIT_SHIFT_QUEUEAC_HIQ_V1_8822C)
  8635. #define BIT_CLEAR_QUEUEAC_HIQ_V1_8822C(x) ((x) & (~BITS_QUEUEAC_HIQ_V1_8822C))
  8636. #define BIT_GET_QUEUEAC_HIQ_V1_8822C(x) \
  8637. (((x) >> BIT_SHIFT_QUEUEAC_HIQ_V1_8822C) & \
  8638. BIT_MASK_QUEUEAC_HIQ_V1_8822C)
  8639. #define BIT_SET_QUEUEAC_HIQ_V1_8822C(x, v) \
  8640. (BIT_CLEAR_QUEUEAC_HIQ_V1_8822C(x) | BIT_QUEUEAC_HIQ_V1_8822C(v))
  8641. #define BIT_TIDEMPTY_HIQ_V1_8822C BIT(22)
  8642. #define BIT_SHIFT_TAIL_PKT_HIQ_V2_8822C 11
  8643. #define BIT_MASK_TAIL_PKT_HIQ_V2_8822C 0x7ff
  8644. #define BIT_TAIL_PKT_HIQ_V2_8822C(x) \
  8645. (((x) & BIT_MASK_TAIL_PKT_HIQ_V2_8822C) \
  8646. << BIT_SHIFT_TAIL_PKT_HIQ_V2_8822C)
  8647. #define BITS_TAIL_PKT_HIQ_V2_8822C \
  8648. (BIT_MASK_TAIL_PKT_HIQ_V2_8822C << BIT_SHIFT_TAIL_PKT_HIQ_V2_8822C)
  8649. #define BIT_CLEAR_TAIL_PKT_HIQ_V2_8822C(x) ((x) & (~BITS_TAIL_PKT_HIQ_V2_8822C))
  8650. #define BIT_GET_TAIL_PKT_HIQ_V2_8822C(x) \
  8651. (((x) >> BIT_SHIFT_TAIL_PKT_HIQ_V2_8822C) & \
  8652. BIT_MASK_TAIL_PKT_HIQ_V2_8822C)
  8653. #define BIT_SET_TAIL_PKT_HIQ_V2_8822C(x, v) \
  8654. (BIT_CLEAR_TAIL_PKT_HIQ_V2_8822C(x) | BIT_TAIL_PKT_HIQ_V2_8822C(v))
  8655. #define BIT_SHIFT_HEAD_PKT_HIQ_V1_8822C 0
  8656. #define BIT_MASK_HEAD_PKT_HIQ_V1_8822C 0x7ff
  8657. #define BIT_HEAD_PKT_HIQ_V1_8822C(x) \
  8658. (((x) & BIT_MASK_HEAD_PKT_HIQ_V1_8822C) \
  8659. << BIT_SHIFT_HEAD_PKT_HIQ_V1_8822C)
  8660. #define BITS_HEAD_PKT_HIQ_V1_8822C \
  8661. (BIT_MASK_HEAD_PKT_HIQ_V1_8822C << BIT_SHIFT_HEAD_PKT_HIQ_V1_8822C)
  8662. #define BIT_CLEAR_HEAD_PKT_HIQ_V1_8822C(x) ((x) & (~BITS_HEAD_PKT_HIQ_V1_8822C))
  8663. #define BIT_GET_HEAD_PKT_HIQ_V1_8822C(x) \
  8664. (((x) >> BIT_SHIFT_HEAD_PKT_HIQ_V1_8822C) & \
  8665. BIT_MASK_HEAD_PKT_HIQ_V1_8822C)
  8666. #define BIT_SET_HEAD_PKT_HIQ_V1_8822C(x, v) \
  8667. (BIT_CLEAR_HEAD_PKT_HIQ_V1_8822C(x) | BIT_HEAD_PKT_HIQ_V1_8822C(v))
  8668. /* 2 REG_BCNQ_INFO_8822C */
  8669. #define BIT_SHIFT_BCNQ_HEAD_PG_V1_8822C 0
  8670. #define BIT_MASK_BCNQ_HEAD_PG_V1_8822C 0xfff
  8671. #define BIT_BCNQ_HEAD_PG_V1_8822C(x) \
  8672. (((x) & BIT_MASK_BCNQ_HEAD_PG_V1_8822C) \
  8673. << BIT_SHIFT_BCNQ_HEAD_PG_V1_8822C)
  8674. #define BITS_BCNQ_HEAD_PG_V1_8822C \
  8675. (BIT_MASK_BCNQ_HEAD_PG_V1_8822C << BIT_SHIFT_BCNQ_HEAD_PG_V1_8822C)
  8676. #define BIT_CLEAR_BCNQ_HEAD_PG_V1_8822C(x) ((x) & (~BITS_BCNQ_HEAD_PG_V1_8822C))
  8677. #define BIT_GET_BCNQ_HEAD_PG_V1_8822C(x) \
  8678. (((x) >> BIT_SHIFT_BCNQ_HEAD_PG_V1_8822C) & \
  8679. BIT_MASK_BCNQ_HEAD_PG_V1_8822C)
  8680. #define BIT_SET_BCNQ_HEAD_PG_V1_8822C(x, v) \
  8681. (BIT_CLEAR_BCNQ_HEAD_PG_V1_8822C(x) | BIT_BCNQ_HEAD_PG_V1_8822C(v))
  8682. /* 2 REG_TXPKT_EMPTY_8822C */
  8683. #define BIT_BCNQ_EMPTY_8822C BIT(11)
  8684. #define BIT_HQQ_EMPTY_8822C BIT(10)
  8685. #define BIT_MQQ_EMPTY_8822C BIT(9)
  8686. #define BIT_MGQ_CPU_EMPTY_8822C BIT(8)
  8687. #define BIT_AC7Q_EMPTY_8822C BIT(7)
  8688. #define BIT_AC6Q_EMPTY_8822C BIT(6)
  8689. #define BIT_AC5Q_EMPTY_8822C BIT(5)
  8690. #define BIT_AC4Q_EMPTY_8822C BIT(4)
  8691. #define BIT_AC3Q_EMPTY_8822C BIT(3)
  8692. #define BIT_AC2Q_EMPTY_8822C BIT(2)
  8693. #define BIT_AC1Q_EMPTY_8822C BIT(1)
  8694. #define BIT_AC0Q_EMPTY_8822C BIT(0)
  8695. /* 2 REG_CPU_MGQ_INFO_8822C */
  8696. #define BIT_BCN1_POLL_8822C BIT(30)
  8697. #define BIT_CPUMGT_POLL_8822C BIT(29)
  8698. #define BIT_BCN_POLL_8822C BIT(28)
  8699. #define BIT_CPUMGQ_FW_NUM_V1_8822C BIT(12)
  8700. #define BIT_SHIFT_FW_FREE_TAIL_V1_8822C 0
  8701. #define BIT_MASK_FW_FREE_TAIL_V1_8822C 0xfff
  8702. #define BIT_FW_FREE_TAIL_V1_8822C(x) \
  8703. (((x) & BIT_MASK_FW_FREE_TAIL_V1_8822C) \
  8704. << BIT_SHIFT_FW_FREE_TAIL_V1_8822C)
  8705. #define BITS_FW_FREE_TAIL_V1_8822C \
  8706. (BIT_MASK_FW_FREE_TAIL_V1_8822C << BIT_SHIFT_FW_FREE_TAIL_V1_8822C)
  8707. #define BIT_CLEAR_FW_FREE_TAIL_V1_8822C(x) ((x) & (~BITS_FW_FREE_TAIL_V1_8822C))
  8708. #define BIT_GET_FW_FREE_TAIL_V1_8822C(x) \
  8709. (((x) >> BIT_SHIFT_FW_FREE_TAIL_V1_8822C) & \
  8710. BIT_MASK_FW_FREE_TAIL_V1_8822C)
  8711. #define BIT_SET_FW_FREE_TAIL_V1_8822C(x, v) \
  8712. (BIT_CLEAR_FW_FREE_TAIL_V1_8822C(x) | BIT_FW_FREE_TAIL_V1_8822C(v))
  8713. /* 2 REG_FWHW_TXQ_CTRL_8822C */
  8714. #define BIT_RTS_LIMIT_IN_OFDM_8822C BIT(23)
  8715. #define BIT_EN_BCNQ_DL_8822C BIT(22)
  8716. #define BIT_EN_RD_RESP_NAV_BK_8822C BIT(21)
  8717. #define BIT_EN_WR_FREE_TAIL_8822C BIT(20)
  8718. #define BIT_NOTXRPT_USERATE_EN_8822C BIT(19)
  8719. #define BIT_DIS_TXFAIL_RPT_8822C BIT(18)
  8720. #define BIT_FTM_TIMEOUT_BYPASS_8822C BIT(16)
  8721. #define BIT_SHIFT_EN_QUEUE_RPT_8822C 8
  8722. #define BIT_MASK_EN_QUEUE_RPT_8822C 0xff
  8723. #define BIT_EN_QUEUE_RPT_8822C(x) \
  8724. (((x) & BIT_MASK_EN_QUEUE_RPT_8822C) << BIT_SHIFT_EN_QUEUE_RPT_8822C)
  8725. #define BITS_EN_QUEUE_RPT_8822C \
  8726. (BIT_MASK_EN_QUEUE_RPT_8822C << BIT_SHIFT_EN_QUEUE_RPT_8822C)
  8727. #define BIT_CLEAR_EN_QUEUE_RPT_8822C(x) ((x) & (~BITS_EN_QUEUE_RPT_8822C))
  8728. #define BIT_GET_EN_QUEUE_RPT_8822C(x) \
  8729. (((x) >> BIT_SHIFT_EN_QUEUE_RPT_8822C) & BIT_MASK_EN_QUEUE_RPT_8822C)
  8730. #define BIT_SET_EN_QUEUE_RPT_8822C(x, v) \
  8731. (BIT_CLEAR_EN_QUEUE_RPT_8822C(x) | BIT_EN_QUEUE_RPT_8822C(v))
  8732. #define BIT_EN_RTY_BK_8822C BIT(7)
  8733. #define BIT_EN_USE_INI_RAT_8822C BIT(6)
  8734. #define BIT_EN_RTS_NAV_BK_8822C BIT(5)
  8735. #define BIT_DIS_SSN_CHECK_8822C BIT(4)
  8736. #define BIT_MACID_MATCH_RTS_8822C BIT(3)
  8737. #define BIT_EN_BCN_TRXRPT_V1_8822C BIT(2)
  8738. #define BIT_R_EN_FTMRPT_V1_8822C BIT(1)
  8739. #define BIT_R_BMC_NAV_PROTECT_8822C BIT(0)
  8740. /* 2 REG_DATAFB_SEL_8822C */
  8741. #define BIT_BROADCAST_RTY_EN_8822C BIT(3)
  8742. #define BIT_EN_RTY_BK_COD_8822C BIT(2)
  8743. #define BIT_SHIFT__R_DATA_FALLBACK_SEL_8822C 0
  8744. #define BIT_MASK__R_DATA_FALLBACK_SEL_8822C 0x3
  8745. #define BIT__R_DATA_FALLBACK_SEL_8822C(x) \
  8746. (((x) & BIT_MASK__R_DATA_FALLBACK_SEL_8822C) \
  8747. << BIT_SHIFT__R_DATA_FALLBACK_SEL_8822C)
  8748. #define BITS__R_DATA_FALLBACK_SEL_8822C \
  8749. (BIT_MASK__R_DATA_FALLBACK_SEL_8822C \
  8750. << BIT_SHIFT__R_DATA_FALLBACK_SEL_8822C)
  8751. #define BIT_CLEAR__R_DATA_FALLBACK_SEL_8822C(x) \
  8752. ((x) & (~BITS__R_DATA_FALLBACK_SEL_8822C))
  8753. #define BIT_GET__R_DATA_FALLBACK_SEL_8822C(x) \
  8754. (((x) >> BIT_SHIFT__R_DATA_FALLBACK_SEL_8822C) & \
  8755. BIT_MASK__R_DATA_FALLBACK_SEL_8822C)
  8756. #define BIT_SET__R_DATA_FALLBACK_SEL_8822C(x, v) \
  8757. (BIT_CLEAR__R_DATA_FALLBACK_SEL_8822C(x) | \
  8758. BIT__R_DATA_FALLBACK_SEL_8822C(v))
  8759. /* 2 REG_BCNQ_BDNY_V1_8822C */
  8760. #define BIT_SHIFT_BCNQ_PGBNDY_V1_8822C 0
  8761. #define BIT_MASK_BCNQ_PGBNDY_V1_8822C 0xfff
  8762. #define BIT_BCNQ_PGBNDY_V1_8822C(x) \
  8763. (((x) & BIT_MASK_BCNQ_PGBNDY_V1_8822C) \
  8764. << BIT_SHIFT_BCNQ_PGBNDY_V1_8822C)
  8765. #define BITS_BCNQ_PGBNDY_V1_8822C \
  8766. (BIT_MASK_BCNQ_PGBNDY_V1_8822C << BIT_SHIFT_BCNQ_PGBNDY_V1_8822C)
  8767. #define BIT_CLEAR_BCNQ_PGBNDY_V1_8822C(x) ((x) & (~BITS_BCNQ_PGBNDY_V1_8822C))
  8768. #define BIT_GET_BCNQ_PGBNDY_V1_8822C(x) \
  8769. (((x) >> BIT_SHIFT_BCNQ_PGBNDY_V1_8822C) & \
  8770. BIT_MASK_BCNQ_PGBNDY_V1_8822C)
  8771. #define BIT_SET_BCNQ_PGBNDY_V1_8822C(x, v) \
  8772. (BIT_CLEAR_BCNQ_PGBNDY_V1_8822C(x) | BIT_BCNQ_PGBNDY_V1_8822C(v))
  8773. /* 2 REG_LIFETIME_EN_8822C */
  8774. #define BIT_BT_INT_CPU_8822C BIT(7)
  8775. #define BIT_BT_INT_PTA_8822C BIT(6)
  8776. #define BIT_EN_CTRL_RTYBIT_8822C BIT(4)
  8777. #define BIT_LIFETIME_BK_EN_8822C BIT(3)
  8778. #define BIT_LIFETIME_BE_EN_8822C BIT(2)
  8779. #define BIT_LIFETIME_VI_EN_8822C BIT(1)
  8780. #define BIT_LIFETIME_VO_EN_8822C BIT(0)
  8781. /* 2 REG_NOT_VALID_8822C */
  8782. /* 2 REG_SPEC_SIFS_8822C */
  8783. #define BIT_SHIFT_SPEC_SIFS_OFDM_PTCL_8822C 8
  8784. #define BIT_MASK_SPEC_SIFS_OFDM_PTCL_8822C 0xff
  8785. #define BIT_SPEC_SIFS_OFDM_PTCL_8822C(x) \
  8786. (((x) & BIT_MASK_SPEC_SIFS_OFDM_PTCL_8822C) \
  8787. << BIT_SHIFT_SPEC_SIFS_OFDM_PTCL_8822C)
  8788. #define BITS_SPEC_SIFS_OFDM_PTCL_8822C \
  8789. (BIT_MASK_SPEC_SIFS_OFDM_PTCL_8822C \
  8790. << BIT_SHIFT_SPEC_SIFS_OFDM_PTCL_8822C)
  8791. #define BIT_CLEAR_SPEC_SIFS_OFDM_PTCL_8822C(x) \
  8792. ((x) & (~BITS_SPEC_SIFS_OFDM_PTCL_8822C))
  8793. #define BIT_GET_SPEC_SIFS_OFDM_PTCL_8822C(x) \
  8794. (((x) >> BIT_SHIFT_SPEC_SIFS_OFDM_PTCL_8822C) & \
  8795. BIT_MASK_SPEC_SIFS_OFDM_PTCL_8822C)
  8796. #define BIT_SET_SPEC_SIFS_OFDM_PTCL_8822C(x, v) \
  8797. (BIT_CLEAR_SPEC_SIFS_OFDM_PTCL_8822C(x) | \
  8798. BIT_SPEC_SIFS_OFDM_PTCL_8822C(v))
  8799. #define BIT_SHIFT_SPEC_SIFS_CCK_PTCL_8822C 0
  8800. #define BIT_MASK_SPEC_SIFS_CCK_PTCL_8822C 0xff
  8801. #define BIT_SPEC_SIFS_CCK_PTCL_8822C(x) \
  8802. (((x) & BIT_MASK_SPEC_SIFS_CCK_PTCL_8822C) \
  8803. << BIT_SHIFT_SPEC_SIFS_CCK_PTCL_8822C)
  8804. #define BITS_SPEC_SIFS_CCK_PTCL_8822C \
  8805. (BIT_MASK_SPEC_SIFS_CCK_PTCL_8822C \
  8806. << BIT_SHIFT_SPEC_SIFS_CCK_PTCL_8822C)
  8807. #define BIT_CLEAR_SPEC_SIFS_CCK_PTCL_8822C(x) \
  8808. ((x) & (~BITS_SPEC_SIFS_CCK_PTCL_8822C))
  8809. #define BIT_GET_SPEC_SIFS_CCK_PTCL_8822C(x) \
  8810. (((x) >> BIT_SHIFT_SPEC_SIFS_CCK_PTCL_8822C) & \
  8811. BIT_MASK_SPEC_SIFS_CCK_PTCL_8822C)
  8812. #define BIT_SET_SPEC_SIFS_CCK_PTCL_8822C(x, v) \
  8813. (BIT_CLEAR_SPEC_SIFS_CCK_PTCL_8822C(x) | \
  8814. BIT_SPEC_SIFS_CCK_PTCL_8822C(v))
  8815. /* 2 REG_RETRY_LIMIT_8822C */
  8816. #define BIT_SHIFT_SRL_8822C 8
  8817. #define BIT_MASK_SRL_8822C 0x3f
  8818. #define BIT_SRL_8822C(x) (((x) & BIT_MASK_SRL_8822C) << BIT_SHIFT_SRL_8822C)
  8819. #define BITS_SRL_8822C (BIT_MASK_SRL_8822C << BIT_SHIFT_SRL_8822C)
  8820. #define BIT_CLEAR_SRL_8822C(x) ((x) & (~BITS_SRL_8822C))
  8821. #define BIT_GET_SRL_8822C(x) (((x) >> BIT_SHIFT_SRL_8822C) & BIT_MASK_SRL_8822C)
  8822. #define BIT_SET_SRL_8822C(x, v) (BIT_CLEAR_SRL_8822C(x) | BIT_SRL_8822C(v))
  8823. #define BIT_SHIFT_LRL_8822C 0
  8824. #define BIT_MASK_LRL_8822C 0x3f
  8825. #define BIT_LRL_8822C(x) (((x) & BIT_MASK_LRL_8822C) << BIT_SHIFT_LRL_8822C)
  8826. #define BITS_LRL_8822C (BIT_MASK_LRL_8822C << BIT_SHIFT_LRL_8822C)
  8827. #define BIT_CLEAR_LRL_8822C(x) ((x) & (~BITS_LRL_8822C))
  8828. #define BIT_GET_LRL_8822C(x) (((x) >> BIT_SHIFT_LRL_8822C) & BIT_MASK_LRL_8822C)
  8829. #define BIT_SET_LRL_8822C(x, v) (BIT_CLEAR_LRL_8822C(x) | BIT_LRL_8822C(v))
  8830. /* 2 REG_TXBF_CTRL_8822C */
  8831. #define BIT_R_ENABLE_NDPA_8822C BIT(31)
  8832. #define BIT_USE_NDPA_PARAMETER_8822C BIT(30)
  8833. #define BIT_R_PROP_TXBF_8822C BIT(29)
  8834. #define BIT_R_EN_NDPA_INT_8822C BIT(28)
  8835. #define BIT_R_TXBF1_80M_8822C BIT(27)
  8836. #define BIT_R_TXBF1_40M_8822C BIT(26)
  8837. #define BIT_R_TXBF1_20M_8822C BIT(25)
  8838. #define BIT_SHIFT_R_TXBF1_AID_8822C 16
  8839. #define BIT_MASK_R_TXBF1_AID_8822C 0x1ff
  8840. #define BIT_R_TXBF1_AID_8822C(x) \
  8841. (((x) & BIT_MASK_R_TXBF1_AID_8822C) << BIT_SHIFT_R_TXBF1_AID_8822C)
  8842. #define BITS_R_TXBF1_AID_8822C \
  8843. (BIT_MASK_R_TXBF1_AID_8822C << BIT_SHIFT_R_TXBF1_AID_8822C)
  8844. #define BIT_CLEAR_R_TXBF1_AID_8822C(x) ((x) & (~BITS_R_TXBF1_AID_8822C))
  8845. #define BIT_GET_R_TXBF1_AID_8822C(x) \
  8846. (((x) >> BIT_SHIFT_R_TXBF1_AID_8822C) & BIT_MASK_R_TXBF1_AID_8822C)
  8847. #define BIT_SET_R_TXBF1_AID_8822C(x, v) \
  8848. (BIT_CLEAR_R_TXBF1_AID_8822C(x) | BIT_R_TXBF1_AID_8822C(v))
  8849. #define BIT_DIS_NDP_BFEN_8822C BIT(15)
  8850. #define BIT_R_TXBCN_NOBLOCK_NDP_8822C BIT(14)
  8851. #define BIT_R_TXBF0_80M_8822C BIT(11)
  8852. #define BIT_R_TXBF0_40M_8822C BIT(10)
  8853. #define BIT_R_TXBF0_20M_8822C BIT(9)
  8854. #define BIT_SHIFT_R_TXBF0_AID_8822C 0
  8855. #define BIT_MASK_R_TXBF0_AID_8822C 0x1ff
  8856. #define BIT_R_TXBF0_AID_8822C(x) \
  8857. (((x) & BIT_MASK_R_TXBF0_AID_8822C) << BIT_SHIFT_R_TXBF0_AID_8822C)
  8858. #define BITS_R_TXBF0_AID_8822C \
  8859. (BIT_MASK_R_TXBF0_AID_8822C << BIT_SHIFT_R_TXBF0_AID_8822C)
  8860. #define BIT_CLEAR_R_TXBF0_AID_8822C(x) ((x) & (~BITS_R_TXBF0_AID_8822C))
  8861. #define BIT_GET_R_TXBF0_AID_8822C(x) \
  8862. (((x) >> BIT_SHIFT_R_TXBF0_AID_8822C) & BIT_MASK_R_TXBF0_AID_8822C)
  8863. #define BIT_SET_R_TXBF0_AID_8822C(x, v) \
  8864. (BIT_CLEAR_R_TXBF0_AID_8822C(x) | BIT_R_TXBF0_AID_8822C(v))
  8865. /* 2 REG_DARFRC_8822C */
  8866. #define BIT_SHIFT_DARF_RC4_8822C 24
  8867. #define BIT_MASK_DARF_RC4_8822C 0x1f
  8868. #define BIT_DARF_RC4_8822C(x) \
  8869. (((x) & BIT_MASK_DARF_RC4_8822C) << BIT_SHIFT_DARF_RC4_8822C)
  8870. #define BITS_DARF_RC4_8822C \
  8871. (BIT_MASK_DARF_RC4_8822C << BIT_SHIFT_DARF_RC4_8822C)
  8872. #define BIT_CLEAR_DARF_RC4_8822C(x) ((x) & (~BITS_DARF_RC4_8822C))
  8873. #define BIT_GET_DARF_RC4_8822C(x) \
  8874. (((x) >> BIT_SHIFT_DARF_RC4_8822C) & BIT_MASK_DARF_RC4_8822C)
  8875. #define BIT_SET_DARF_RC4_8822C(x, v) \
  8876. (BIT_CLEAR_DARF_RC4_8822C(x) | BIT_DARF_RC4_8822C(v))
  8877. #define BIT_SHIFT_DARF_RC3_8822C 16
  8878. #define BIT_MASK_DARF_RC3_8822C 0x1f
  8879. #define BIT_DARF_RC3_8822C(x) \
  8880. (((x) & BIT_MASK_DARF_RC3_8822C) << BIT_SHIFT_DARF_RC3_8822C)
  8881. #define BITS_DARF_RC3_8822C \
  8882. (BIT_MASK_DARF_RC3_8822C << BIT_SHIFT_DARF_RC3_8822C)
  8883. #define BIT_CLEAR_DARF_RC3_8822C(x) ((x) & (~BITS_DARF_RC3_8822C))
  8884. #define BIT_GET_DARF_RC3_8822C(x) \
  8885. (((x) >> BIT_SHIFT_DARF_RC3_8822C) & BIT_MASK_DARF_RC3_8822C)
  8886. #define BIT_SET_DARF_RC3_8822C(x, v) \
  8887. (BIT_CLEAR_DARF_RC3_8822C(x) | BIT_DARF_RC3_8822C(v))
  8888. #define BIT_SHIFT_DARF_RC2_8822C 8
  8889. #define BIT_MASK_DARF_RC2_8822C 0x1f
  8890. #define BIT_DARF_RC2_8822C(x) \
  8891. (((x) & BIT_MASK_DARF_RC2_8822C) << BIT_SHIFT_DARF_RC2_8822C)
  8892. #define BITS_DARF_RC2_8822C \
  8893. (BIT_MASK_DARF_RC2_8822C << BIT_SHIFT_DARF_RC2_8822C)
  8894. #define BIT_CLEAR_DARF_RC2_8822C(x) ((x) & (~BITS_DARF_RC2_8822C))
  8895. #define BIT_GET_DARF_RC2_8822C(x) \
  8896. (((x) >> BIT_SHIFT_DARF_RC2_8822C) & BIT_MASK_DARF_RC2_8822C)
  8897. #define BIT_SET_DARF_RC2_8822C(x, v) \
  8898. (BIT_CLEAR_DARF_RC2_8822C(x) | BIT_DARF_RC2_8822C(v))
  8899. #define BIT_SHIFT_DARF_RC1_8822C 0
  8900. #define BIT_MASK_DARF_RC1_8822C 0x1f
  8901. #define BIT_DARF_RC1_8822C(x) \
  8902. (((x) & BIT_MASK_DARF_RC1_8822C) << BIT_SHIFT_DARF_RC1_8822C)
  8903. #define BITS_DARF_RC1_8822C \
  8904. (BIT_MASK_DARF_RC1_8822C << BIT_SHIFT_DARF_RC1_8822C)
  8905. #define BIT_CLEAR_DARF_RC1_8822C(x) ((x) & (~BITS_DARF_RC1_8822C))
  8906. #define BIT_GET_DARF_RC1_8822C(x) \
  8907. (((x) >> BIT_SHIFT_DARF_RC1_8822C) & BIT_MASK_DARF_RC1_8822C)
  8908. #define BIT_SET_DARF_RC1_8822C(x, v) \
  8909. (BIT_CLEAR_DARF_RC1_8822C(x) | BIT_DARF_RC1_8822C(v))
  8910. /* 2 REG_DARFRCH_8822C */
  8911. #define BIT_SHIFT_DARF_RC8_V1_8822C 24
  8912. #define BIT_MASK_DARF_RC8_V1_8822C 0x1f
  8913. #define BIT_DARF_RC8_V1_8822C(x) \
  8914. (((x) & BIT_MASK_DARF_RC8_V1_8822C) << BIT_SHIFT_DARF_RC8_V1_8822C)
  8915. #define BITS_DARF_RC8_V1_8822C \
  8916. (BIT_MASK_DARF_RC8_V1_8822C << BIT_SHIFT_DARF_RC8_V1_8822C)
  8917. #define BIT_CLEAR_DARF_RC8_V1_8822C(x) ((x) & (~BITS_DARF_RC8_V1_8822C))
  8918. #define BIT_GET_DARF_RC8_V1_8822C(x) \
  8919. (((x) >> BIT_SHIFT_DARF_RC8_V1_8822C) & BIT_MASK_DARF_RC8_V1_8822C)
  8920. #define BIT_SET_DARF_RC8_V1_8822C(x, v) \
  8921. (BIT_CLEAR_DARF_RC8_V1_8822C(x) | BIT_DARF_RC8_V1_8822C(v))
  8922. #define BIT_SHIFT_DARF_RC7_V1_8822C 16
  8923. #define BIT_MASK_DARF_RC7_V1_8822C 0x1f
  8924. #define BIT_DARF_RC7_V1_8822C(x) \
  8925. (((x) & BIT_MASK_DARF_RC7_V1_8822C) << BIT_SHIFT_DARF_RC7_V1_8822C)
  8926. #define BITS_DARF_RC7_V1_8822C \
  8927. (BIT_MASK_DARF_RC7_V1_8822C << BIT_SHIFT_DARF_RC7_V1_8822C)
  8928. #define BIT_CLEAR_DARF_RC7_V1_8822C(x) ((x) & (~BITS_DARF_RC7_V1_8822C))
  8929. #define BIT_GET_DARF_RC7_V1_8822C(x) \
  8930. (((x) >> BIT_SHIFT_DARF_RC7_V1_8822C) & BIT_MASK_DARF_RC7_V1_8822C)
  8931. #define BIT_SET_DARF_RC7_V1_8822C(x, v) \
  8932. (BIT_CLEAR_DARF_RC7_V1_8822C(x) | BIT_DARF_RC7_V1_8822C(v))
  8933. #define BIT_SHIFT_DARF_RC6_V1_8822C 8
  8934. #define BIT_MASK_DARF_RC6_V1_8822C 0x1f
  8935. #define BIT_DARF_RC6_V1_8822C(x) \
  8936. (((x) & BIT_MASK_DARF_RC6_V1_8822C) << BIT_SHIFT_DARF_RC6_V1_8822C)
  8937. #define BITS_DARF_RC6_V1_8822C \
  8938. (BIT_MASK_DARF_RC6_V1_8822C << BIT_SHIFT_DARF_RC6_V1_8822C)
  8939. #define BIT_CLEAR_DARF_RC6_V1_8822C(x) ((x) & (~BITS_DARF_RC6_V1_8822C))
  8940. #define BIT_GET_DARF_RC6_V1_8822C(x) \
  8941. (((x) >> BIT_SHIFT_DARF_RC6_V1_8822C) & BIT_MASK_DARF_RC6_V1_8822C)
  8942. #define BIT_SET_DARF_RC6_V1_8822C(x, v) \
  8943. (BIT_CLEAR_DARF_RC6_V1_8822C(x) | BIT_DARF_RC6_V1_8822C(v))
  8944. #define BIT_SHIFT_DARF_RC5_V1_8822C 0
  8945. #define BIT_MASK_DARF_RC5_V1_8822C 0x1f
  8946. #define BIT_DARF_RC5_V1_8822C(x) \
  8947. (((x) & BIT_MASK_DARF_RC5_V1_8822C) << BIT_SHIFT_DARF_RC5_V1_8822C)
  8948. #define BITS_DARF_RC5_V1_8822C \
  8949. (BIT_MASK_DARF_RC5_V1_8822C << BIT_SHIFT_DARF_RC5_V1_8822C)
  8950. #define BIT_CLEAR_DARF_RC5_V1_8822C(x) ((x) & (~BITS_DARF_RC5_V1_8822C))
  8951. #define BIT_GET_DARF_RC5_V1_8822C(x) \
  8952. (((x) >> BIT_SHIFT_DARF_RC5_V1_8822C) & BIT_MASK_DARF_RC5_V1_8822C)
  8953. #define BIT_SET_DARF_RC5_V1_8822C(x, v) \
  8954. (BIT_CLEAR_DARF_RC5_V1_8822C(x) | BIT_DARF_RC5_V1_8822C(v))
  8955. /* 2 REG_RARFRC_8822C */
  8956. #define BIT_SHIFT_RARF_RC4_8822C 24
  8957. #define BIT_MASK_RARF_RC4_8822C 0x1f
  8958. #define BIT_RARF_RC4_8822C(x) \
  8959. (((x) & BIT_MASK_RARF_RC4_8822C) << BIT_SHIFT_RARF_RC4_8822C)
  8960. #define BITS_RARF_RC4_8822C \
  8961. (BIT_MASK_RARF_RC4_8822C << BIT_SHIFT_RARF_RC4_8822C)
  8962. #define BIT_CLEAR_RARF_RC4_8822C(x) ((x) & (~BITS_RARF_RC4_8822C))
  8963. #define BIT_GET_RARF_RC4_8822C(x) \
  8964. (((x) >> BIT_SHIFT_RARF_RC4_8822C) & BIT_MASK_RARF_RC4_8822C)
  8965. #define BIT_SET_RARF_RC4_8822C(x, v) \
  8966. (BIT_CLEAR_RARF_RC4_8822C(x) | BIT_RARF_RC4_8822C(v))
  8967. #define BIT_SHIFT_RARF_RC3_8822C 16
  8968. #define BIT_MASK_RARF_RC3_8822C 0x1f
  8969. #define BIT_RARF_RC3_8822C(x) \
  8970. (((x) & BIT_MASK_RARF_RC3_8822C) << BIT_SHIFT_RARF_RC3_8822C)
  8971. #define BITS_RARF_RC3_8822C \
  8972. (BIT_MASK_RARF_RC3_8822C << BIT_SHIFT_RARF_RC3_8822C)
  8973. #define BIT_CLEAR_RARF_RC3_8822C(x) ((x) & (~BITS_RARF_RC3_8822C))
  8974. #define BIT_GET_RARF_RC3_8822C(x) \
  8975. (((x) >> BIT_SHIFT_RARF_RC3_8822C) & BIT_MASK_RARF_RC3_8822C)
  8976. #define BIT_SET_RARF_RC3_8822C(x, v) \
  8977. (BIT_CLEAR_RARF_RC3_8822C(x) | BIT_RARF_RC3_8822C(v))
  8978. #define BIT_SHIFT_RARF_RC2_8822C 8
  8979. #define BIT_MASK_RARF_RC2_8822C 0x1f
  8980. #define BIT_RARF_RC2_8822C(x) \
  8981. (((x) & BIT_MASK_RARF_RC2_8822C) << BIT_SHIFT_RARF_RC2_8822C)
  8982. #define BITS_RARF_RC2_8822C \
  8983. (BIT_MASK_RARF_RC2_8822C << BIT_SHIFT_RARF_RC2_8822C)
  8984. #define BIT_CLEAR_RARF_RC2_8822C(x) ((x) & (~BITS_RARF_RC2_8822C))
  8985. #define BIT_GET_RARF_RC2_8822C(x) \
  8986. (((x) >> BIT_SHIFT_RARF_RC2_8822C) & BIT_MASK_RARF_RC2_8822C)
  8987. #define BIT_SET_RARF_RC2_8822C(x, v) \
  8988. (BIT_CLEAR_RARF_RC2_8822C(x) | BIT_RARF_RC2_8822C(v))
  8989. #define BIT_SHIFT_RARF_RC1_8822C 0
  8990. #define BIT_MASK_RARF_RC1_8822C 0x1f
  8991. #define BIT_RARF_RC1_8822C(x) \
  8992. (((x) & BIT_MASK_RARF_RC1_8822C) << BIT_SHIFT_RARF_RC1_8822C)
  8993. #define BITS_RARF_RC1_8822C \
  8994. (BIT_MASK_RARF_RC1_8822C << BIT_SHIFT_RARF_RC1_8822C)
  8995. #define BIT_CLEAR_RARF_RC1_8822C(x) ((x) & (~BITS_RARF_RC1_8822C))
  8996. #define BIT_GET_RARF_RC1_8822C(x) \
  8997. (((x) >> BIT_SHIFT_RARF_RC1_8822C) & BIT_MASK_RARF_RC1_8822C)
  8998. #define BIT_SET_RARF_RC1_8822C(x, v) \
  8999. (BIT_CLEAR_RARF_RC1_8822C(x) | BIT_RARF_RC1_8822C(v))
  9000. /* 2 REG_RARFRCH_8822C */
  9001. #define BIT_SHIFT_RARF_RC8_V1_8822C 24
  9002. #define BIT_MASK_RARF_RC8_V1_8822C 0x1f
  9003. #define BIT_RARF_RC8_V1_8822C(x) \
  9004. (((x) & BIT_MASK_RARF_RC8_V1_8822C) << BIT_SHIFT_RARF_RC8_V1_8822C)
  9005. #define BITS_RARF_RC8_V1_8822C \
  9006. (BIT_MASK_RARF_RC8_V1_8822C << BIT_SHIFT_RARF_RC8_V1_8822C)
  9007. #define BIT_CLEAR_RARF_RC8_V1_8822C(x) ((x) & (~BITS_RARF_RC8_V1_8822C))
  9008. #define BIT_GET_RARF_RC8_V1_8822C(x) \
  9009. (((x) >> BIT_SHIFT_RARF_RC8_V1_8822C) & BIT_MASK_RARF_RC8_V1_8822C)
  9010. #define BIT_SET_RARF_RC8_V1_8822C(x, v) \
  9011. (BIT_CLEAR_RARF_RC8_V1_8822C(x) | BIT_RARF_RC8_V1_8822C(v))
  9012. #define BIT_SHIFT_RARF_RC7_V1_8822C 16
  9013. #define BIT_MASK_RARF_RC7_V1_8822C 0x1f
  9014. #define BIT_RARF_RC7_V1_8822C(x) \
  9015. (((x) & BIT_MASK_RARF_RC7_V1_8822C) << BIT_SHIFT_RARF_RC7_V1_8822C)
  9016. #define BITS_RARF_RC7_V1_8822C \
  9017. (BIT_MASK_RARF_RC7_V1_8822C << BIT_SHIFT_RARF_RC7_V1_8822C)
  9018. #define BIT_CLEAR_RARF_RC7_V1_8822C(x) ((x) & (~BITS_RARF_RC7_V1_8822C))
  9019. #define BIT_GET_RARF_RC7_V1_8822C(x) \
  9020. (((x) >> BIT_SHIFT_RARF_RC7_V1_8822C) & BIT_MASK_RARF_RC7_V1_8822C)
  9021. #define BIT_SET_RARF_RC7_V1_8822C(x, v) \
  9022. (BIT_CLEAR_RARF_RC7_V1_8822C(x) | BIT_RARF_RC7_V1_8822C(v))
  9023. #define BIT_SHIFT_RARF_RC6_V1_8822C 8
  9024. #define BIT_MASK_RARF_RC6_V1_8822C 0x1f
  9025. #define BIT_RARF_RC6_V1_8822C(x) \
  9026. (((x) & BIT_MASK_RARF_RC6_V1_8822C) << BIT_SHIFT_RARF_RC6_V1_8822C)
  9027. #define BITS_RARF_RC6_V1_8822C \
  9028. (BIT_MASK_RARF_RC6_V1_8822C << BIT_SHIFT_RARF_RC6_V1_8822C)
  9029. #define BIT_CLEAR_RARF_RC6_V1_8822C(x) ((x) & (~BITS_RARF_RC6_V1_8822C))
  9030. #define BIT_GET_RARF_RC6_V1_8822C(x) \
  9031. (((x) >> BIT_SHIFT_RARF_RC6_V1_8822C) & BIT_MASK_RARF_RC6_V1_8822C)
  9032. #define BIT_SET_RARF_RC6_V1_8822C(x, v) \
  9033. (BIT_CLEAR_RARF_RC6_V1_8822C(x) | BIT_RARF_RC6_V1_8822C(v))
  9034. #define BIT_SHIFT_RARF_RC5_V1_8822C 0
  9035. #define BIT_MASK_RARF_RC5_V1_8822C 0x1f
  9036. #define BIT_RARF_RC5_V1_8822C(x) \
  9037. (((x) & BIT_MASK_RARF_RC5_V1_8822C) << BIT_SHIFT_RARF_RC5_V1_8822C)
  9038. #define BITS_RARF_RC5_V1_8822C \
  9039. (BIT_MASK_RARF_RC5_V1_8822C << BIT_SHIFT_RARF_RC5_V1_8822C)
  9040. #define BIT_CLEAR_RARF_RC5_V1_8822C(x) ((x) & (~BITS_RARF_RC5_V1_8822C))
  9041. #define BIT_GET_RARF_RC5_V1_8822C(x) \
  9042. (((x) >> BIT_SHIFT_RARF_RC5_V1_8822C) & BIT_MASK_RARF_RC5_V1_8822C)
  9043. #define BIT_SET_RARF_RC5_V1_8822C(x, v) \
  9044. (BIT_CLEAR_RARF_RC5_V1_8822C(x) | BIT_RARF_RC5_V1_8822C(v))
  9045. /* 2 REG_RRSR_8822C */
  9046. #define BIT_SHIFT_RRSR_RSC_8822C 21
  9047. #define BIT_MASK_RRSR_RSC_8822C 0x3
  9048. #define BIT_RRSR_RSC_8822C(x) \
  9049. (((x) & BIT_MASK_RRSR_RSC_8822C) << BIT_SHIFT_RRSR_RSC_8822C)
  9050. #define BITS_RRSR_RSC_8822C \
  9051. (BIT_MASK_RRSR_RSC_8822C << BIT_SHIFT_RRSR_RSC_8822C)
  9052. #define BIT_CLEAR_RRSR_RSC_8822C(x) ((x) & (~BITS_RRSR_RSC_8822C))
  9053. #define BIT_GET_RRSR_RSC_8822C(x) \
  9054. (((x) >> BIT_SHIFT_RRSR_RSC_8822C) & BIT_MASK_RRSR_RSC_8822C)
  9055. #define BIT_SET_RRSR_RSC_8822C(x, v) \
  9056. (BIT_CLEAR_RRSR_RSC_8822C(x) | BIT_RRSR_RSC_8822C(v))
  9057. #define BIT_SHIFT_RRSC_BITMAP_8822C 0
  9058. #define BIT_MASK_RRSC_BITMAP_8822C 0xfffff
  9059. #define BIT_RRSC_BITMAP_8822C(x) \
  9060. (((x) & BIT_MASK_RRSC_BITMAP_8822C) << BIT_SHIFT_RRSC_BITMAP_8822C)
  9061. #define BITS_RRSC_BITMAP_8822C \
  9062. (BIT_MASK_RRSC_BITMAP_8822C << BIT_SHIFT_RRSC_BITMAP_8822C)
  9063. #define BIT_CLEAR_RRSC_BITMAP_8822C(x) ((x) & (~BITS_RRSC_BITMAP_8822C))
  9064. #define BIT_GET_RRSC_BITMAP_8822C(x) \
  9065. (((x) >> BIT_SHIFT_RRSC_BITMAP_8822C) & BIT_MASK_RRSC_BITMAP_8822C)
  9066. #define BIT_SET_RRSC_BITMAP_8822C(x, v) \
  9067. (BIT_CLEAR_RRSC_BITMAP_8822C(x) | BIT_RRSC_BITMAP_8822C(v))
  9068. /* 2 REG_NOT_VALID_8822C */
  9069. /* 2 REG_ARFR0_8822C */
  9070. #define BIT_SHIFT_ARFRL0_8822C 0
  9071. #define BIT_MASK_ARFRL0_8822C 0xffffffffL
  9072. #define BIT_ARFRL0_8822C(x) \
  9073. (((x) & BIT_MASK_ARFRL0_8822C) << BIT_SHIFT_ARFRL0_8822C)
  9074. #define BITS_ARFRL0_8822C (BIT_MASK_ARFRL0_8822C << BIT_SHIFT_ARFRL0_8822C)
  9075. #define BIT_CLEAR_ARFRL0_8822C(x) ((x) & (~BITS_ARFRL0_8822C))
  9076. #define BIT_GET_ARFRL0_8822C(x) \
  9077. (((x) >> BIT_SHIFT_ARFRL0_8822C) & BIT_MASK_ARFRL0_8822C)
  9078. #define BIT_SET_ARFRL0_8822C(x, v) \
  9079. (BIT_CLEAR_ARFRL0_8822C(x) | BIT_ARFRL0_8822C(v))
  9080. /* 2 REG_ARFRH0_8822C */
  9081. #define BIT_SHIFT_ARFRH0_8822C 0
  9082. #define BIT_MASK_ARFRH0_8822C 0xffffffffL
  9083. #define BIT_ARFRH0_8822C(x) \
  9084. (((x) & BIT_MASK_ARFRH0_8822C) << BIT_SHIFT_ARFRH0_8822C)
  9085. #define BITS_ARFRH0_8822C (BIT_MASK_ARFRH0_8822C << BIT_SHIFT_ARFRH0_8822C)
  9086. #define BIT_CLEAR_ARFRH0_8822C(x) ((x) & (~BITS_ARFRH0_8822C))
  9087. #define BIT_GET_ARFRH0_8822C(x) \
  9088. (((x) >> BIT_SHIFT_ARFRH0_8822C) & BIT_MASK_ARFRH0_8822C)
  9089. #define BIT_SET_ARFRH0_8822C(x, v) \
  9090. (BIT_CLEAR_ARFRH0_8822C(x) | BIT_ARFRH0_8822C(v))
  9091. /* 2 REG_ARFR1_V1_8822C */
  9092. #define BIT_SHIFT_ARFRL1_8822C 0
  9093. #define BIT_MASK_ARFRL1_8822C 0xffffffffL
  9094. #define BIT_ARFRL1_8822C(x) \
  9095. (((x) & BIT_MASK_ARFRL1_8822C) << BIT_SHIFT_ARFRL1_8822C)
  9096. #define BITS_ARFRL1_8822C (BIT_MASK_ARFRL1_8822C << BIT_SHIFT_ARFRL1_8822C)
  9097. #define BIT_CLEAR_ARFRL1_8822C(x) ((x) & (~BITS_ARFRL1_8822C))
  9098. #define BIT_GET_ARFRL1_8822C(x) \
  9099. (((x) >> BIT_SHIFT_ARFRL1_8822C) & BIT_MASK_ARFRL1_8822C)
  9100. #define BIT_SET_ARFRL1_8822C(x, v) \
  9101. (BIT_CLEAR_ARFRL1_8822C(x) | BIT_ARFRL1_8822C(v))
  9102. /* 2 REG_ARFRH1_V1_8822C */
  9103. #define BIT_SHIFT_ARFRH1_8822C 0
  9104. #define BIT_MASK_ARFRH1_8822C 0xffffffffL
  9105. #define BIT_ARFRH1_8822C(x) \
  9106. (((x) & BIT_MASK_ARFRH1_8822C) << BIT_SHIFT_ARFRH1_8822C)
  9107. #define BITS_ARFRH1_8822C (BIT_MASK_ARFRH1_8822C << BIT_SHIFT_ARFRH1_8822C)
  9108. #define BIT_CLEAR_ARFRH1_8822C(x) ((x) & (~BITS_ARFRH1_8822C))
  9109. #define BIT_GET_ARFRH1_8822C(x) \
  9110. (((x) >> BIT_SHIFT_ARFRH1_8822C) & BIT_MASK_ARFRH1_8822C)
  9111. #define BIT_SET_ARFRH1_8822C(x, v) \
  9112. (BIT_CLEAR_ARFRH1_8822C(x) | BIT_ARFRH1_8822C(v))
  9113. /* 2 REG_CCK_CHECK_8822C */
  9114. #define BIT_CHECK_CCK_EN_8822C BIT(7)
  9115. #define BIT_EN_BCN_PKT_REL_8822C BIT(6)
  9116. #define BIT_BCN_PORT_SEL_8822C BIT(5)
  9117. #define BIT_MOREDATA_BYPASS_8822C BIT(4)
  9118. #define BIT_EN_CLR_CMD_REL_BCN_PKT_8822C BIT(3)
  9119. #define BIT_R_EN_SET_MOREDATA_8822C BIT(2)
  9120. #define BIT__R_DIS_CLEAR_MACID_RELEASE_8822C BIT(1)
  9121. #define BIT__R_MACID_RELEASE_EN_8822C BIT(0)
  9122. /* 2 REG_AMPDU_MAX_TIME_V1_8822C */
  9123. #define BIT_SHIFT_AMPDU_MAX_TIME_8822C 0
  9124. #define BIT_MASK_AMPDU_MAX_TIME_8822C 0xff
  9125. #define BIT_AMPDU_MAX_TIME_8822C(x) \
  9126. (((x) & BIT_MASK_AMPDU_MAX_TIME_8822C) \
  9127. << BIT_SHIFT_AMPDU_MAX_TIME_8822C)
  9128. #define BITS_AMPDU_MAX_TIME_8822C \
  9129. (BIT_MASK_AMPDU_MAX_TIME_8822C << BIT_SHIFT_AMPDU_MAX_TIME_8822C)
  9130. #define BIT_CLEAR_AMPDU_MAX_TIME_8822C(x) ((x) & (~BITS_AMPDU_MAX_TIME_8822C))
  9131. #define BIT_GET_AMPDU_MAX_TIME_8822C(x) \
  9132. (((x) >> BIT_SHIFT_AMPDU_MAX_TIME_8822C) & \
  9133. BIT_MASK_AMPDU_MAX_TIME_8822C)
  9134. #define BIT_SET_AMPDU_MAX_TIME_8822C(x, v) \
  9135. (BIT_CLEAR_AMPDU_MAX_TIME_8822C(x) | BIT_AMPDU_MAX_TIME_8822C(v))
  9136. /* 2 REG_BCNQ1_BDNY_V1_8822C */
  9137. #define BIT_SHIFT_BCNQ1_PGBNDY_V1_8822C 0
  9138. #define BIT_MASK_BCNQ1_PGBNDY_V1_8822C 0xfff
  9139. #define BIT_BCNQ1_PGBNDY_V1_8822C(x) \
  9140. (((x) & BIT_MASK_BCNQ1_PGBNDY_V1_8822C) \
  9141. << BIT_SHIFT_BCNQ1_PGBNDY_V1_8822C)
  9142. #define BITS_BCNQ1_PGBNDY_V1_8822C \
  9143. (BIT_MASK_BCNQ1_PGBNDY_V1_8822C << BIT_SHIFT_BCNQ1_PGBNDY_V1_8822C)
  9144. #define BIT_CLEAR_BCNQ1_PGBNDY_V1_8822C(x) ((x) & (~BITS_BCNQ1_PGBNDY_V1_8822C))
  9145. #define BIT_GET_BCNQ1_PGBNDY_V1_8822C(x) \
  9146. (((x) >> BIT_SHIFT_BCNQ1_PGBNDY_V1_8822C) & \
  9147. BIT_MASK_BCNQ1_PGBNDY_V1_8822C)
  9148. #define BIT_SET_BCNQ1_PGBNDY_V1_8822C(x, v) \
  9149. (BIT_CLEAR_BCNQ1_PGBNDY_V1_8822C(x) | BIT_BCNQ1_PGBNDY_V1_8822C(v))
  9150. /* 2 REG_AMPDU_MAX_LENGTH_HT_8822C */
  9151. #define BIT_SHIFT_AMPDU_MAX_LENGTH_HT_8822C 0
  9152. #define BIT_MASK_AMPDU_MAX_LENGTH_HT_8822C 0xffff
  9153. #define BIT_AMPDU_MAX_LENGTH_HT_8822C(x) \
  9154. (((x) & BIT_MASK_AMPDU_MAX_LENGTH_HT_8822C) \
  9155. << BIT_SHIFT_AMPDU_MAX_LENGTH_HT_8822C)
  9156. #define BITS_AMPDU_MAX_LENGTH_HT_8822C \
  9157. (BIT_MASK_AMPDU_MAX_LENGTH_HT_8822C \
  9158. << BIT_SHIFT_AMPDU_MAX_LENGTH_HT_8822C)
  9159. #define BIT_CLEAR_AMPDU_MAX_LENGTH_HT_8822C(x) \
  9160. ((x) & (~BITS_AMPDU_MAX_LENGTH_HT_8822C))
  9161. #define BIT_GET_AMPDU_MAX_LENGTH_HT_8822C(x) \
  9162. (((x) >> BIT_SHIFT_AMPDU_MAX_LENGTH_HT_8822C) & \
  9163. BIT_MASK_AMPDU_MAX_LENGTH_HT_8822C)
  9164. #define BIT_SET_AMPDU_MAX_LENGTH_HT_8822C(x, v) \
  9165. (BIT_CLEAR_AMPDU_MAX_LENGTH_HT_8822C(x) | \
  9166. BIT_AMPDU_MAX_LENGTH_HT_8822C(v))
  9167. /* 2 REG_ACQ_STOP_8822C */
  9168. #define BIT_AC7Q_STOP_8822C BIT(7)
  9169. #define BIT_AC6Q_STOP_8822C BIT(6)
  9170. #define BIT_AC5Q_STOP_8822C BIT(5)
  9171. #define BIT_AC4Q_STOP_8822C BIT(4)
  9172. #define BIT_AC3Q_STOP_8822C BIT(3)
  9173. #define BIT_AC2Q_STOP_8822C BIT(2)
  9174. #define BIT_AC1Q_STOP_8822C BIT(1)
  9175. #define BIT_AC0Q_STOP_8822C BIT(0)
  9176. /* 2 REG_NDPA_RATE_8822C */
  9177. #define BIT_SHIFT_R_NDPA_RATE_V1_8822C 0
  9178. #define BIT_MASK_R_NDPA_RATE_V1_8822C 0xff
  9179. #define BIT_R_NDPA_RATE_V1_8822C(x) \
  9180. (((x) & BIT_MASK_R_NDPA_RATE_V1_8822C) \
  9181. << BIT_SHIFT_R_NDPA_RATE_V1_8822C)
  9182. #define BITS_R_NDPA_RATE_V1_8822C \
  9183. (BIT_MASK_R_NDPA_RATE_V1_8822C << BIT_SHIFT_R_NDPA_RATE_V1_8822C)
  9184. #define BIT_CLEAR_R_NDPA_RATE_V1_8822C(x) ((x) & (~BITS_R_NDPA_RATE_V1_8822C))
  9185. #define BIT_GET_R_NDPA_RATE_V1_8822C(x) \
  9186. (((x) >> BIT_SHIFT_R_NDPA_RATE_V1_8822C) & \
  9187. BIT_MASK_R_NDPA_RATE_V1_8822C)
  9188. #define BIT_SET_R_NDPA_RATE_V1_8822C(x, v) \
  9189. (BIT_CLEAR_R_NDPA_RATE_V1_8822C(x) | BIT_R_NDPA_RATE_V1_8822C(v))
  9190. /* 2 REG_TX_HANG_CTRL_8822C */
  9191. #define BIT_R_EN_GNT_BT_AWAKE_8822C BIT(3)
  9192. #define BIT_EN_EOF_V1_8822C BIT(2)
  9193. #define BIT_DIS_OQT_BLOCK_8822C BIT(1)
  9194. #define BIT_SEARCH_QUEUE_EN_8822C BIT(0)
  9195. /* 2 REG_NDPA_OPT_CTRL_8822C */
  9196. #define BIT_R_DIS_MACID_RELEASE_RTY_8822C BIT(5)
  9197. #define BIT_SHIFT_BW_SIGTA_8822C 3
  9198. #define BIT_MASK_BW_SIGTA_8822C 0x3
  9199. #define BIT_BW_SIGTA_8822C(x) \
  9200. (((x) & BIT_MASK_BW_SIGTA_8822C) << BIT_SHIFT_BW_SIGTA_8822C)
  9201. #define BITS_BW_SIGTA_8822C \
  9202. (BIT_MASK_BW_SIGTA_8822C << BIT_SHIFT_BW_SIGTA_8822C)
  9203. #define BIT_CLEAR_BW_SIGTA_8822C(x) ((x) & (~BITS_BW_SIGTA_8822C))
  9204. #define BIT_GET_BW_SIGTA_8822C(x) \
  9205. (((x) >> BIT_SHIFT_BW_SIGTA_8822C) & BIT_MASK_BW_SIGTA_8822C)
  9206. #define BIT_SET_BW_SIGTA_8822C(x, v) \
  9207. (BIT_CLEAR_BW_SIGTA_8822C(x) | BIT_BW_SIGTA_8822C(v))
  9208. #define BIT_EN_BAR_SIGTA_8822C BIT(2)
  9209. #define BIT_SHIFT_R_NDPA_BW_8822C 0
  9210. #define BIT_MASK_R_NDPA_BW_8822C 0x3
  9211. #define BIT_R_NDPA_BW_8822C(x) \
  9212. (((x) & BIT_MASK_R_NDPA_BW_8822C) << BIT_SHIFT_R_NDPA_BW_8822C)
  9213. #define BITS_R_NDPA_BW_8822C \
  9214. (BIT_MASK_R_NDPA_BW_8822C << BIT_SHIFT_R_NDPA_BW_8822C)
  9215. #define BIT_CLEAR_R_NDPA_BW_8822C(x) ((x) & (~BITS_R_NDPA_BW_8822C))
  9216. #define BIT_GET_R_NDPA_BW_8822C(x) \
  9217. (((x) >> BIT_SHIFT_R_NDPA_BW_8822C) & BIT_MASK_R_NDPA_BW_8822C)
  9218. #define BIT_SET_R_NDPA_BW_8822C(x, v) \
  9219. (BIT_CLEAR_R_NDPA_BW_8822C(x) | BIT_R_NDPA_BW_8822C(v))
  9220. /* 2 REG_AMPDU_MAX_LENGTH_VHT_8822C */
  9221. #define BIT_SHIFT_AMPDU_MAX_LENGTH_VHT_V1_8822C 0
  9222. #define BIT_MASK_AMPDU_MAX_LENGTH_VHT_V1_8822C 0xfffff
  9223. #define BIT_AMPDU_MAX_LENGTH_VHT_V1_8822C(x) \
  9224. (((x) & BIT_MASK_AMPDU_MAX_LENGTH_VHT_V1_8822C) \
  9225. << BIT_SHIFT_AMPDU_MAX_LENGTH_VHT_V1_8822C)
  9226. #define BITS_AMPDU_MAX_LENGTH_VHT_V1_8822C \
  9227. (BIT_MASK_AMPDU_MAX_LENGTH_VHT_V1_8822C \
  9228. << BIT_SHIFT_AMPDU_MAX_LENGTH_VHT_V1_8822C)
  9229. #define BIT_CLEAR_AMPDU_MAX_LENGTH_VHT_V1_8822C(x) \
  9230. ((x) & (~BITS_AMPDU_MAX_LENGTH_VHT_V1_8822C))
  9231. #define BIT_GET_AMPDU_MAX_LENGTH_VHT_V1_8822C(x) \
  9232. (((x) >> BIT_SHIFT_AMPDU_MAX_LENGTH_VHT_V1_8822C) & \
  9233. BIT_MASK_AMPDU_MAX_LENGTH_VHT_V1_8822C)
  9234. #define BIT_SET_AMPDU_MAX_LENGTH_VHT_V1_8822C(x, v) \
  9235. (BIT_CLEAR_AMPDU_MAX_LENGTH_VHT_V1_8822C(x) | \
  9236. BIT_AMPDU_MAX_LENGTH_VHT_V1_8822C(v))
  9237. /* 2 REG_RD_RESP_PKT_TH_8822C */
  9238. #define BIT_SHIFT_RD_RESP_PKT_TH_V1_8822C 0
  9239. #define BIT_MASK_RD_RESP_PKT_TH_V1_8822C 0x3f
  9240. #define BIT_RD_RESP_PKT_TH_V1_8822C(x) \
  9241. (((x) & BIT_MASK_RD_RESP_PKT_TH_V1_8822C) \
  9242. << BIT_SHIFT_RD_RESP_PKT_TH_V1_8822C)
  9243. #define BITS_RD_RESP_PKT_TH_V1_8822C \
  9244. (BIT_MASK_RD_RESP_PKT_TH_V1_8822C << BIT_SHIFT_RD_RESP_PKT_TH_V1_8822C)
  9245. #define BIT_CLEAR_RD_RESP_PKT_TH_V1_8822C(x) \
  9246. ((x) & (~BITS_RD_RESP_PKT_TH_V1_8822C))
  9247. #define BIT_GET_RD_RESP_PKT_TH_V1_8822C(x) \
  9248. (((x) >> BIT_SHIFT_RD_RESP_PKT_TH_V1_8822C) & \
  9249. BIT_MASK_RD_RESP_PKT_TH_V1_8822C)
  9250. #define BIT_SET_RD_RESP_PKT_TH_V1_8822C(x, v) \
  9251. (BIT_CLEAR_RD_RESP_PKT_TH_V1_8822C(x) | BIT_RD_RESP_PKT_TH_V1_8822C(v))
  9252. /* 2 REG_CMDQ_INFO_8822C */
  9253. #define BIT_SHIFT_QUEUEMACID_CMDQ_V1_8822C 25
  9254. #define BIT_MASK_QUEUEMACID_CMDQ_V1_8822C 0x7f
  9255. #define BIT_QUEUEMACID_CMDQ_V1_8822C(x) \
  9256. (((x) & BIT_MASK_QUEUEMACID_CMDQ_V1_8822C) \
  9257. << BIT_SHIFT_QUEUEMACID_CMDQ_V1_8822C)
  9258. #define BITS_QUEUEMACID_CMDQ_V1_8822C \
  9259. (BIT_MASK_QUEUEMACID_CMDQ_V1_8822C \
  9260. << BIT_SHIFT_QUEUEMACID_CMDQ_V1_8822C)
  9261. #define BIT_CLEAR_QUEUEMACID_CMDQ_V1_8822C(x) \
  9262. ((x) & (~BITS_QUEUEMACID_CMDQ_V1_8822C))
  9263. #define BIT_GET_QUEUEMACID_CMDQ_V1_8822C(x) \
  9264. (((x) >> BIT_SHIFT_QUEUEMACID_CMDQ_V1_8822C) & \
  9265. BIT_MASK_QUEUEMACID_CMDQ_V1_8822C)
  9266. #define BIT_SET_QUEUEMACID_CMDQ_V1_8822C(x, v) \
  9267. (BIT_CLEAR_QUEUEMACID_CMDQ_V1_8822C(x) | \
  9268. BIT_QUEUEMACID_CMDQ_V1_8822C(v))
  9269. #define BIT_SHIFT_QUEUEAC_CMDQ_V1_8822C 23
  9270. #define BIT_MASK_QUEUEAC_CMDQ_V1_8822C 0x3
  9271. #define BIT_QUEUEAC_CMDQ_V1_8822C(x) \
  9272. (((x) & BIT_MASK_QUEUEAC_CMDQ_V1_8822C) \
  9273. << BIT_SHIFT_QUEUEAC_CMDQ_V1_8822C)
  9274. #define BITS_QUEUEAC_CMDQ_V1_8822C \
  9275. (BIT_MASK_QUEUEAC_CMDQ_V1_8822C << BIT_SHIFT_QUEUEAC_CMDQ_V1_8822C)
  9276. #define BIT_CLEAR_QUEUEAC_CMDQ_V1_8822C(x) ((x) & (~BITS_QUEUEAC_CMDQ_V1_8822C))
  9277. #define BIT_GET_QUEUEAC_CMDQ_V1_8822C(x) \
  9278. (((x) >> BIT_SHIFT_QUEUEAC_CMDQ_V1_8822C) & \
  9279. BIT_MASK_QUEUEAC_CMDQ_V1_8822C)
  9280. #define BIT_SET_QUEUEAC_CMDQ_V1_8822C(x, v) \
  9281. (BIT_CLEAR_QUEUEAC_CMDQ_V1_8822C(x) | BIT_QUEUEAC_CMDQ_V1_8822C(v))
  9282. #define BIT_TIDEMPTY_CMDQ_V1_8822C BIT(22)
  9283. #define BIT_SHIFT_TAIL_PKT_Q4_V2_8822C 11
  9284. #define BIT_MASK_TAIL_PKT_Q4_V2_8822C 0x7ff
  9285. #define BIT_TAIL_PKT_Q4_V2_8822C(x) \
  9286. (((x) & BIT_MASK_TAIL_PKT_Q4_V2_8822C) \
  9287. << BIT_SHIFT_TAIL_PKT_Q4_V2_8822C)
  9288. #define BITS_TAIL_PKT_Q4_V2_8822C \
  9289. (BIT_MASK_TAIL_PKT_Q4_V2_8822C << BIT_SHIFT_TAIL_PKT_Q4_V2_8822C)
  9290. #define BIT_CLEAR_TAIL_PKT_Q4_V2_8822C(x) ((x) & (~BITS_TAIL_PKT_Q4_V2_8822C))
  9291. #define BIT_GET_TAIL_PKT_Q4_V2_8822C(x) \
  9292. (((x) >> BIT_SHIFT_TAIL_PKT_Q4_V2_8822C) & \
  9293. BIT_MASK_TAIL_PKT_Q4_V2_8822C)
  9294. #define BIT_SET_TAIL_PKT_Q4_V2_8822C(x, v) \
  9295. (BIT_CLEAR_TAIL_PKT_Q4_V2_8822C(x) | BIT_TAIL_PKT_Q4_V2_8822C(v))
  9296. #define BIT_SHIFT_HEAD_PKT_CMDQ_V1_8822C 0
  9297. #define BIT_MASK_HEAD_PKT_CMDQ_V1_8822C 0x7ff
  9298. #define BIT_HEAD_PKT_CMDQ_V1_8822C(x) \
  9299. (((x) & BIT_MASK_HEAD_PKT_CMDQ_V1_8822C) \
  9300. << BIT_SHIFT_HEAD_PKT_CMDQ_V1_8822C)
  9301. #define BITS_HEAD_PKT_CMDQ_V1_8822C \
  9302. (BIT_MASK_HEAD_PKT_CMDQ_V1_8822C << BIT_SHIFT_HEAD_PKT_CMDQ_V1_8822C)
  9303. #define BIT_CLEAR_HEAD_PKT_CMDQ_V1_8822C(x) \
  9304. ((x) & (~BITS_HEAD_PKT_CMDQ_V1_8822C))
  9305. #define BIT_GET_HEAD_PKT_CMDQ_V1_8822C(x) \
  9306. (((x) >> BIT_SHIFT_HEAD_PKT_CMDQ_V1_8822C) & \
  9307. BIT_MASK_HEAD_PKT_CMDQ_V1_8822C)
  9308. #define BIT_SET_HEAD_PKT_CMDQ_V1_8822C(x, v) \
  9309. (BIT_CLEAR_HEAD_PKT_CMDQ_V1_8822C(x) | BIT_HEAD_PKT_CMDQ_V1_8822C(v))
  9310. /* 2 REG_Q4_INFO_8822C */
  9311. #define BIT_SHIFT_QUEUEMACID_Q4_V1_8822C 25
  9312. #define BIT_MASK_QUEUEMACID_Q4_V1_8822C 0x7f
  9313. #define BIT_QUEUEMACID_Q4_V1_8822C(x) \
  9314. (((x) & BIT_MASK_QUEUEMACID_Q4_V1_8822C) \
  9315. << BIT_SHIFT_QUEUEMACID_Q4_V1_8822C)
  9316. #define BITS_QUEUEMACID_Q4_V1_8822C \
  9317. (BIT_MASK_QUEUEMACID_Q4_V1_8822C << BIT_SHIFT_QUEUEMACID_Q4_V1_8822C)
  9318. #define BIT_CLEAR_QUEUEMACID_Q4_V1_8822C(x) \
  9319. ((x) & (~BITS_QUEUEMACID_Q4_V1_8822C))
  9320. #define BIT_GET_QUEUEMACID_Q4_V1_8822C(x) \
  9321. (((x) >> BIT_SHIFT_QUEUEMACID_Q4_V1_8822C) & \
  9322. BIT_MASK_QUEUEMACID_Q4_V1_8822C)
  9323. #define BIT_SET_QUEUEMACID_Q4_V1_8822C(x, v) \
  9324. (BIT_CLEAR_QUEUEMACID_Q4_V1_8822C(x) | BIT_QUEUEMACID_Q4_V1_8822C(v))
  9325. #define BIT_SHIFT_QUEUEAC_Q4_V1_8822C 23
  9326. #define BIT_MASK_QUEUEAC_Q4_V1_8822C 0x3
  9327. #define BIT_QUEUEAC_Q4_V1_8822C(x) \
  9328. (((x) & BIT_MASK_QUEUEAC_Q4_V1_8822C) << BIT_SHIFT_QUEUEAC_Q4_V1_8822C)
  9329. #define BITS_QUEUEAC_Q4_V1_8822C \
  9330. (BIT_MASK_QUEUEAC_Q4_V1_8822C << BIT_SHIFT_QUEUEAC_Q4_V1_8822C)
  9331. #define BIT_CLEAR_QUEUEAC_Q4_V1_8822C(x) ((x) & (~BITS_QUEUEAC_Q4_V1_8822C))
  9332. #define BIT_GET_QUEUEAC_Q4_V1_8822C(x) \
  9333. (((x) >> BIT_SHIFT_QUEUEAC_Q4_V1_8822C) & BIT_MASK_QUEUEAC_Q4_V1_8822C)
  9334. #define BIT_SET_QUEUEAC_Q4_V1_8822C(x, v) \
  9335. (BIT_CLEAR_QUEUEAC_Q4_V1_8822C(x) | BIT_QUEUEAC_Q4_V1_8822C(v))
  9336. #define BIT_TIDEMPTY_Q4_V1_8822C BIT(22)
  9337. #define BIT_SHIFT_TAIL_PKT_Q4_V2_8822C 11
  9338. #define BIT_MASK_TAIL_PKT_Q4_V2_8822C 0x7ff
  9339. #define BIT_TAIL_PKT_Q4_V2_8822C(x) \
  9340. (((x) & BIT_MASK_TAIL_PKT_Q4_V2_8822C) \
  9341. << BIT_SHIFT_TAIL_PKT_Q4_V2_8822C)
  9342. #define BITS_TAIL_PKT_Q4_V2_8822C \
  9343. (BIT_MASK_TAIL_PKT_Q4_V2_8822C << BIT_SHIFT_TAIL_PKT_Q4_V2_8822C)
  9344. #define BIT_CLEAR_TAIL_PKT_Q4_V2_8822C(x) ((x) & (~BITS_TAIL_PKT_Q4_V2_8822C))
  9345. #define BIT_GET_TAIL_PKT_Q4_V2_8822C(x) \
  9346. (((x) >> BIT_SHIFT_TAIL_PKT_Q4_V2_8822C) & \
  9347. BIT_MASK_TAIL_PKT_Q4_V2_8822C)
  9348. #define BIT_SET_TAIL_PKT_Q4_V2_8822C(x, v) \
  9349. (BIT_CLEAR_TAIL_PKT_Q4_V2_8822C(x) | BIT_TAIL_PKT_Q4_V2_8822C(v))
  9350. #define BIT_SHIFT_HEAD_PKT_Q4_V1_8822C 0
  9351. #define BIT_MASK_HEAD_PKT_Q4_V1_8822C 0x7ff
  9352. #define BIT_HEAD_PKT_Q4_V1_8822C(x) \
  9353. (((x) & BIT_MASK_HEAD_PKT_Q4_V1_8822C) \
  9354. << BIT_SHIFT_HEAD_PKT_Q4_V1_8822C)
  9355. #define BITS_HEAD_PKT_Q4_V1_8822C \
  9356. (BIT_MASK_HEAD_PKT_Q4_V1_8822C << BIT_SHIFT_HEAD_PKT_Q4_V1_8822C)
  9357. #define BIT_CLEAR_HEAD_PKT_Q4_V1_8822C(x) ((x) & (~BITS_HEAD_PKT_Q4_V1_8822C))
  9358. #define BIT_GET_HEAD_PKT_Q4_V1_8822C(x) \
  9359. (((x) >> BIT_SHIFT_HEAD_PKT_Q4_V1_8822C) & \
  9360. BIT_MASK_HEAD_PKT_Q4_V1_8822C)
  9361. #define BIT_SET_HEAD_PKT_Q4_V1_8822C(x, v) \
  9362. (BIT_CLEAR_HEAD_PKT_Q4_V1_8822C(x) | BIT_HEAD_PKT_Q4_V1_8822C(v))
  9363. /* 2 REG_Q5_INFO_8822C */
  9364. #define BIT_SHIFT_QUEUEMACID_Q5_V1_8822C 25
  9365. #define BIT_MASK_QUEUEMACID_Q5_V1_8822C 0x7f
  9366. #define BIT_QUEUEMACID_Q5_V1_8822C(x) \
  9367. (((x) & BIT_MASK_QUEUEMACID_Q5_V1_8822C) \
  9368. << BIT_SHIFT_QUEUEMACID_Q5_V1_8822C)
  9369. #define BITS_QUEUEMACID_Q5_V1_8822C \
  9370. (BIT_MASK_QUEUEMACID_Q5_V1_8822C << BIT_SHIFT_QUEUEMACID_Q5_V1_8822C)
  9371. #define BIT_CLEAR_QUEUEMACID_Q5_V1_8822C(x) \
  9372. ((x) & (~BITS_QUEUEMACID_Q5_V1_8822C))
  9373. #define BIT_GET_QUEUEMACID_Q5_V1_8822C(x) \
  9374. (((x) >> BIT_SHIFT_QUEUEMACID_Q5_V1_8822C) & \
  9375. BIT_MASK_QUEUEMACID_Q5_V1_8822C)
  9376. #define BIT_SET_QUEUEMACID_Q5_V1_8822C(x, v) \
  9377. (BIT_CLEAR_QUEUEMACID_Q5_V1_8822C(x) | BIT_QUEUEMACID_Q5_V1_8822C(v))
  9378. #define BIT_SHIFT_QUEUEAC_Q5_V1_8822C 23
  9379. #define BIT_MASK_QUEUEAC_Q5_V1_8822C 0x3
  9380. #define BIT_QUEUEAC_Q5_V1_8822C(x) \
  9381. (((x) & BIT_MASK_QUEUEAC_Q5_V1_8822C) << BIT_SHIFT_QUEUEAC_Q5_V1_8822C)
  9382. #define BITS_QUEUEAC_Q5_V1_8822C \
  9383. (BIT_MASK_QUEUEAC_Q5_V1_8822C << BIT_SHIFT_QUEUEAC_Q5_V1_8822C)
  9384. #define BIT_CLEAR_QUEUEAC_Q5_V1_8822C(x) ((x) & (~BITS_QUEUEAC_Q5_V1_8822C))
  9385. #define BIT_GET_QUEUEAC_Q5_V1_8822C(x) \
  9386. (((x) >> BIT_SHIFT_QUEUEAC_Q5_V1_8822C) & BIT_MASK_QUEUEAC_Q5_V1_8822C)
  9387. #define BIT_SET_QUEUEAC_Q5_V1_8822C(x, v) \
  9388. (BIT_CLEAR_QUEUEAC_Q5_V1_8822C(x) | BIT_QUEUEAC_Q5_V1_8822C(v))
  9389. #define BIT_TIDEMPTY_Q5_V1_8822C BIT(22)
  9390. #define BIT_SHIFT_TAIL_PKT_Q5_V2_8822C 11
  9391. #define BIT_MASK_TAIL_PKT_Q5_V2_8822C 0x7ff
  9392. #define BIT_TAIL_PKT_Q5_V2_8822C(x) \
  9393. (((x) & BIT_MASK_TAIL_PKT_Q5_V2_8822C) \
  9394. << BIT_SHIFT_TAIL_PKT_Q5_V2_8822C)
  9395. #define BITS_TAIL_PKT_Q5_V2_8822C \
  9396. (BIT_MASK_TAIL_PKT_Q5_V2_8822C << BIT_SHIFT_TAIL_PKT_Q5_V2_8822C)
  9397. #define BIT_CLEAR_TAIL_PKT_Q5_V2_8822C(x) ((x) & (~BITS_TAIL_PKT_Q5_V2_8822C))
  9398. #define BIT_GET_TAIL_PKT_Q5_V2_8822C(x) \
  9399. (((x) >> BIT_SHIFT_TAIL_PKT_Q5_V2_8822C) & \
  9400. BIT_MASK_TAIL_PKT_Q5_V2_8822C)
  9401. #define BIT_SET_TAIL_PKT_Q5_V2_8822C(x, v) \
  9402. (BIT_CLEAR_TAIL_PKT_Q5_V2_8822C(x) | BIT_TAIL_PKT_Q5_V2_8822C(v))
  9403. #define BIT_SHIFT_HEAD_PKT_Q5_V1_8822C 0
  9404. #define BIT_MASK_HEAD_PKT_Q5_V1_8822C 0x7ff
  9405. #define BIT_HEAD_PKT_Q5_V1_8822C(x) \
  9406. (((x) & BIT_MASK_HEAD_PKT_Q5_V1_8822C) \
  9407. << BIT_SHIFT_HEAD_PKT_Q5_V1_8822C)
  9408. #define BITS_HEAD_PKT_Q5_V1_8822C \
  9409. (BIT_MASK_HEAD_PKT_Q5_V1_8822C << BIT_SHIFT_HEAD_PKT_Q5_V1_8822C)
  9410. #define BIT_CLEAR_HEAD_PKT_Q5_V1_8822C(x) ((x) & (~BITS_HEAD_PKT_Q5_V1_8822C))
  9411. #define BIT_GET_HEAD_PKT_Q5_V1_8822C(x) \
  9412. (((x) >> BIT_SHIFT_HEAD_PKT_Q5_V1_8822C) & \
  9413. BIT_MASK_HEAD_PKT_Q5_V1_8822C)
  9414. #define BIT_SET_HEAD_PKT_Q5_V1_8822C(x, v) \
  9415. (BIT_CLEAR_HEAD_PKT_Q5_V1_8822C(x) | BIT_HEAD_PKT_Q5_V1_8822C(v))
  9416. /* 2 REG_Q6_INFO_8822C */
  9417. #define BIT_SHIFT_QUEUEMACID_Q6_V1_8822C 25
  9418. #define BIT_MASK_QUEUEMACID_Q6_V1_8822C 0x7f
  9419. #define BIT_QUEUEMACID_Q6_V1_8822C(x) \
  9420. (((x) & BIT_MASK_QUEUEMACID_Q6_V1_8822C) \
  9421. << BIT_SHIFT_QUEUEMACID_Q6_V1_8822C)
  9422. #define BITS_QUEUEMACID_Q6_V1_8822C \
  9423. (BIT_MASK_QUEUEMACID_Q6_V1_8822C << BIT_SHIFT_QUEUEMACID_Q6_V1_8822C)
  9424. #define BIT_CLEAR_QUEUEMACID_Q6_V1_8822C(x) \
  9425. ((x) & (~BITS_QUEUEMACID_Q6_V1_8822C))
  9426. #define BIT_GET_QUEUEMACID_Q6_V1_8822C(x) \
  9427. (((x) >> BIT_SHIFT_QUEUEMACID_Q6_V1_8822C) & \
  9428. BIT_MASK_QUEUEMACID_Q6_V1_8822C)
  9429. #define BIT_SET_QUEUEMACID_Q6_V1_8822C(x, v) \
  9430. (BIT_CLEAR_QUEUEMACID_Q6_V1_8822C(x) | BIT_QUEUEMACID_Q6_V1_8822C(v))
  9431. #define BIT_SHIFT_QUEUEAC_Q6_V1_8822C 23
  9432. #define BIT_MASK_QUEUEAC_Q6_V1_8822C 0x3
  9433. #define BIT_QUEUEAC_Q6_V1_8822C(x) \
  9434. (((x) & BIT_MASK_QUEUEAC_Q6_V1_8822C) << BIT_SHIFT_QUEUEAC_Q6_V1_8822C)
  9435. #define BITS_QUEUEAC_Q6_V1_8822C \
  9436. (BIT_MASK_QUEUEAC_Q6_V1_8822C << BIT_SHIFT_QUEUEAC_Q6_V1_8822C)
  9437. #define BIT_CLEAR_QUEUEAC_Q6_V1_8822C(x) ((x) & (~BITS_QUEUEAC_Q6_V1_8822C))
  9438. #define BIT_GET_QUEUEAC_Q6_V1_8822C(x) \
  9439. (((x) >> BIT_SHIFT_QUEUEAC_Q6_V1_8822C) & BIT_MASK_QUEUEAC_Q6_V1_8822C)
  9440. #define BIT_SET_QUEUEAC_Q6_V1_8822C(x, v) \
  9441. (BIT_CLEAR_QUEUEAC_Q6_V1_8822C(x) | BIT_QUEUEAC_Q6_V1_8822C(v))
  9442. #define BIT_TIDEMPTY_Q6_V1_8822C BIT(22)
  9443. #define BIT_SHIFT_TAIL_PKT_Q6_V2_8822C 11
  9444. #define BIT_MASK_TAIL_PKT_Q6_V2_8822C 0x7ff
  9445. #define BIT_TAIL_PKT_Q6_V2_8822C(x) \
  9446. (((x) & BIT_MASK_TAIL_PKT_Q6_V2_8822C) \
  9447. << BIT_SHIFT_TAIL_PKT_Q6_V2_8822C)
  9448. #define BITS_TAIL_PKT_Q6_V2_8822C \
  9449. (BIT_MASK_TAIL_PKT_Q6_V2_8822C << BIT_SHIFT_TAIL_PKT_Q6_V2_8822C)
  9450. #define BIT_CLEAR_TAIL_PKT_Q6_V2_8822C(x) ((x) & (~BITS_TAIL_PKT_Q6_V2_8822C))
  9451. #define BIT_GET_TAIL_PKT_Q6_V2_8822C(x) \
  9452. (((x) >> BIT_SHIFT_TAIL_PKT_Q6_V2_8822C) & \
  9453. BIT_MASK_TAIL_PKT_Q6_V2_8822C)
  9454. #define BIT_SET_TAIL_PKT_Q6_V2_8822C(x, v) \
  9455. (BIT_CLEAR_TAIL_PKT_Q6_V2_8822C(x) | BIT_TAIL_PKT_Q6_V2_8822C(v))
  9456. #define BIT_SHIFT_HEAD_PKT_Q6_V1_8822C 0
  9457. #define BIT_MASK_HEAD_PKT_Q6_V1_8822C 0x7ff
  9458. #define BIT_HEAD_PKT_Q6_V1_8822C(x) \
  9459. (((x) & BIT_MASK_HEAD_PKT_Q6_V1_8822C) \
  9460. << BIT_SHIFT_HEAD_PKT_Q6_V1_8822C)
  9461. #define BITS_HEAD_PKT_Q6_V1_8822C \
  9462. (BIT_MASK_HEAD_PKT_Q6_V1_8822C << BIT_SHIFT_HEAD_PKT_Q6_V1_8822C)
  9463. #define BIT_CLEAR_HEAD_PKT_Q6_V1_8822C(x) ((x) & (~BITS_HEAD_PKT_Q6_V1_8822C))
  9464. #define BIT_GET_HEAD_PKT_Q6_V1_8822C(x) \
  9465. (((x) >> BIT_SHIFT_HEAD_PKT_Q6_V1_8822C) & \
  9466. BIT_MASK_HEAD_PKT_Q6_V1_8822C)
  9467. #define BIT_SET_HEAD_PKT_Q6_V1_8822C(x, v) \
  9468. (BIT_CLEAR_HEAD_PKT_Q6_V1_8822C(x) | BIT_HEAD_PKT_Q6_V1_8822C(v))
  9469. /* 2 REG_Q7_INFO_8822C */
  9470. #define BIT_SHIFT_QUEUEMACID_Q7_V1_8822C 25
  9471. #define BIT_MASK_QUEUEMACID_Q7_V1_8822C 0x7f
  9472. #define BIT_QUEUEMACID_Q7_V1_8822C(x) \
  9473. (((x) & BIT_MASK_QUEUEMACID_Q7_V1_8822C) \
  9474. << BIT_SHIFT_QUEUEMACID_Q7_V1_8822C)
  9475. #define BITS_QUEUEMACID_Q7_V1_8822C \
  9476. (BIT_MASK_QUEUEMACID_Q7_V1_8822C << BIT_SHIFT_QUEUEMACID_Q7_V1_8822C)
  9477. #define BIT_CLEAR_QUEUEMACID_Q7_V1_8822C(x) \
  9478. ((x) & (~BITS_QUEUEMACID_Q7_V1_8822C))
  9479. #define BIT_GET_QUEUEMACID_Q7_V1_8822C(x) \
  9480. (((x) >> BIT_SHIFT_QUEUEMACID_Q7_V1_8822C) & \
  9481. BIT_MASK_QUEUEMACID_Q7_V1_8822C)
  9482. #define BIT_SET_QUEUEMACID_Q7_V1_8822C(x, v) \
  9483. (BIT_CLEAR_QUEUEMACID_Q7_V1_8822C(x) | BIT_QUEUEMACID_Q7_V1_8822C(v))
  9484. #define BIT_SHIFT_QUEUEAC_Q7_V1_8822C 23
  9485. #define BIT_MASK_QUEUEAC_Q7_V1_8822C 0x3
  9486. #define BIT_QUEUEAC_Q7_V1_8822C(x) \
  9487. (((x) & BIT_MASK_QUEUEAC_Q7_V1_8822C) << BIT_SHIFT_QUEUEAC_Q7_V1_8822C)
  9488. #define BITS_QUEUEAC_Q7_V1_8822C \
  9489. (BIT_MASK_QUEUEAC_Q7_V1_8822C << BIT_SHIFT_QUEUEAC_Q7_V1_8822C)
  9490. #define BIT_CLEAR_QUEUEAC_Q7_V1_8822C(x) ((x) & (~BITS_QUEUEAC_Q7_V1_8822C))
  9491. #define BIT_GET_QUEUEAC_Q7_V1_8822C(x) \
  9492. (((x) >> BIT_SHIFT_QUEUEAC_Q7_V1_8822C) & BIT_MASK_QUEUEAC_Q7_V1_8822C)
  9493. #define BIT_SET_QUEUEAC_Q7_V1_8822C(x, v) \
  9494. (BIT_CLEAR_QUEUEAC_Q7_V1_8822C(x) | BIT_QUEUEAC_Q7_V1_8822C(v))
  9495. #define BIT_TIDEMPTY_Q7_V1_8822C BIT(22)
  9496. #define BIT_SHIFT_TAIL_PKT_Q7_V2_8822C 11
  9497. #define BIT_MASK_TAIL_PKT_Q7_V2_8822C 0x7ff
  9498. #define BIT_TAIL_PKT_Q7_V2_8822C(x) \
  9499. (((x) & BIT_MASK_TAIL_PKT_Q7_V2_8822C) \
  9500. << BIT_SHIFT_TAIL_PKT_Q7_V2_8822C)
  9501. #define BITS_TAIL_PKT_Q7_V2_8822C \
  9502. (BIT_MASK_TAIL_PKT_Q7_V2_8822C << BIT_SHIFT_TAIL_PKT_Q7_V2_8822C)
  9503. #define BIT_CLEAR_TAIL_PKT_Q7_V2_8822C(x) ((x) & (~BITS_TAIL_PKT_Q7_V2_8822C))
  9504. #define BIT_GET_TAIL_PKT_Q7_V2_8822C(x) \
  9505. (((x) >> BIT_SHIFT_TAIL_PKT_Q7_V2_8822C) & \
  9506. BIT_MASK_TAIL_PKT_Q7_V2_8822C)
  9507. #define BIT_SET_TAIL_PKT_Q7_V2_8822C(x, v) \
  9508. (BIT_CLEAR_TAIL_PKT_Q7_V2_8822C(x) | BIT_TAIL_PKT_Q7_V2_8822C(v))
  9509. #define BIT_SHIFT_HEAD_PKT_Q7_V1_8822C 0
  9510. #define BIT_MASK_HEAD_PKT_Q7_V1_8822C 0x7ff
  9511. #define BIT_HEAD_PKT_Q7_V1_8822C(x) \
  9512. (((x) & BIT_MASK_HEAD_PKT_Q7_V1_8822C) \
  9513. << BIT_SHIFT_HEAD_PKT_Q7_V1_8822C)
  9514. #define BITS_HEAD_PKT_Q7_V1_8822C \
  9515. (BIT_MASK_HEAD_PKT_Q7_V1_8822C << BIT_SHIFT_HEAD_PKT_Q7_V1_8822C)
  9516. #define BIT_CLEAR_HEAD_PKT_Q7_V1_8822C(x) ((x) & (~BITS_HEAD_PKT_Q7_V1_8822C))
  9517. #define BIT_GET_HEAD_PKT_Q7_V1_8822C(x) \
  9518. (((x) >> BIT_SHIFT_HEAD_PKT_Q7_V1_8822C) & \
  9519. BIT_MASK_HEAD_PKT_Q7_V1_8822C)
  9520. #define BIT_SET_HEAD_PKT_Q7_V1_8822C(x, v) \
  9521. (BIT_CLEAR_HEAD_PKT_Q7_V1_8822C(x) | BIT_HEAD_PKT_Q7_V1_8822C(v))
  9522. /* 2 REG_WMAC_LBK_BUF_HD_V1_8822C */
  9523. #define BIT_SHIFT_WMAC_LBK_BUF_HEAD_V1_8822C 0
  9524. #define BIT_MASK_WMAC_LBK_BUF_HEAD_V1_8822C 0xfff
  9525. #define BIT_WMAC_LBK_BUF_HEAD_V1_8822C(x) \
  9526. (((x) & BIT_MASK_WMAC_LBK_BUF_HEAD_V1_8822C) \
  9527. << BIT_SHIFT_WMAC_LBK_BUF_HEAD_V1_8822C)
  9528. #define BITS_WMAC_LBK_BUF_HEAD_V1_8822C \
  9529. (BIT_MASK_WMAC_LBK_BUF_HEAD_V1_8822C \
  9530. << BIT_SHIFT_WMAC_LBK_BUF_HEAD_V1_8822C)
  9531. #define BIT_CLEAR_WMAC_LBK_BUF_HEAD_V1_8822C(x) \
  9532. ((x) & (~BITS_WMAC_LBK_BUF_HEAD_V1_8822C))
  9533. #define BIT_GET_WMAC_LBK_BUF_HEAD_V1_8822C(x) \
  9534. (((x) >> BIT_SHIFT_WMAC_LBK_BUF_HEAD_V1_8822C) & \
  9535. BIT_MASK_WMAC_LBK_BUF_HEAD_V1_8822C)
  9536. #define BIT_SET_WMAC_LBK_BUF_HEAD_V1_8822C(x, v) \
  9537. (BIT_CLEAR_WMAC_LBK_BUF_HEAD_V1_8822C(x) | \
  9538. BIT_WMAC_LBK_BUF_HEAD_V1_8822C(v))
  9539. /* 2 REG_MGQ_BDNY_V1_8822C */
  9540. #define BIT_SHIFT_MGQ_PGBNDY_V1_8822C 0
  9541. #define BIT_MASK_MGQ_PGBNDY_V1_8822C 0xfff
  9542. #define BIT_MGQ_PGBNDY_V1_8822C(x) \
  9543. (((x) & BIT_MASK_MGQ_PGBNDY_V1_8822C) << BIT_SHIFT_MGQ_PGBNDY_V1_8822C)
  9544. #define BITS_MGQ_PGBNDY_V1_8822C \
  9545. (BIT_MASK_MGQ_PGBNDY_V1_8822C << BIT_SHIFT_MGQ_PGBNDY_V1_8822C)
  9546. #define BIT_CLEAR_MGQ_PGBNDY_V1_8822C(x) ((x) & (~BITS_MGQ_PGBNDY_V1_8822C))
  9547. #define BIT_GET_MGQ_PGBNDY_V1_8822C(x) \
  9548. (((x) >> BIT_SHIFT_MGQ_PGBNDY_V1_8822C) & BIT_MASK_MGQ_PGBNDY_V1_8822C)
  9549. #define BIT_SET_MGQ_PGBNDY_V1_8822C(x, v) \
  9550. (BIT_CLEAR_MGQ_PGBNDY_V1_8822C(x) | BIT_MGQ_PGBNDY_V1_8822C(v))
  9551. /* 2 REG_TXRPT_CTRL_8822C */
  9552. #define BIT_SHIFT_TRXRPT_TIMER_TH_8822C 24
  9553. #define BIT_MASK_TRXRPT_TIMER_TH_8822C 0xff
  9554. #define BIT_TRXRPT_TIMER_TH_8822C(x) \
  9555. (((x) & BIT_MASK_TRXRPT_TIMER_TH_8822C) \
  9556. << BIT_SHIFT_TRXRPT_TIMER_TH_8822C)
  9557. #define BITS_TRXRPT_TIMER_TH_8822C \
  9558. (BIT_MASK_TRXRPT_TIMER_TH_8822C << BIT_SHIFT_TRXRPT_TIMER_TH_8822C)
  9559. #define BIT_CLEAR_TRXRPT_TIMER_TH_8822C(x) ((x) & (~BITS_TRXRPT_TIMER_TH_8822C))
  9560. #define BIT_GET_TRXRPT_TIMER_TH_8822C(x) \
  9561. (((x) >> BIT_SHIFT_TRXRPT_TIMER_TH_8822C) & \
  9562. BIT_MASK_TRXRPT_TIMER_TH_8822C)
  9563. #define BIT_SET_TRXRPT_TIMER_TH_8822C(x, v) \
  9564. (BIT_CLEAR_TRXRPT_TIMER_TH_8822C(x) | BIT_TRXRPT_TIMER_TH_8822C(v))
  9565. #define BIT_SHIFT_TRXRPT_LEN_TH_8822C 16
  9566. #define BIT_MASK_TRXRPT_LEN_TH_8822C 0xff
  9567. #define BIT_TRXRPT_LEN_TH_8822C(x) \
  9568. (((x) & BIT_MASK_TRXRPT_LEN_TH_8822C) << BIT_SHIFT_TRXRPT_LEN_TH_8822C)
  9569. #define BITS_TRXRPT_LEN_TH_8822C \
  9570. (BIT_MASK_TRXRPT_LEN_TH_8822C << BIT_SHIFT_TRXRPT_LEN_TH_8822C)
  9571. #define BIT_CLEAR_TRXRPT_LEN_TH_8822C(x) ((x) & (~BITS_TRXRPT_LEN_TH_8822C))
  9572. #define BIT_GET_TRXRPT_LEN_TH_8822C(x) \
  9573. (((x) >> BIT_SHIFT_TRXRPT_LEN_TH_8822C) & BIT_MASK_TRXRPT_LEN_TH_8822C)
  9574. #define BIT_SET_TRXRPT_LEN_TH_8822C(x, v) \
  9575. (BIT_CLEAR_TRXRPT_LEN_TH_8822C(x) | BIT_TRXRPT_LEN_TH_8822C(v))
  9576. #define BIT_SHIFT_TRXRPT_READ_PTR_8822C 8
  9577. #define BIT_MASK_TRXRPT_READ_PTR_8822C 0xff
  9578. #define BIT_TRXRPT_READ_PTR_8822C(x) \
  9579. (((x) & BIT_MASK_TRXRPT_READ_PTR_8822C) \
  9580. << BIT_SHIFT_TRXRPT_READ_PTR_8822C)
  9581. #define BITS_TRXRPT_READ_PTR_8822C \
  9582. (BIT_MASK_TRXRPT_READ_PTR_8822C << BIT_SHIFT_TRXRPT_READ_PTR_8822C)
  9583. #define BIT_CLEAR_TRXRPT_READ_PTR_8822C(x) ((x) & (~BITS_TRXRPT_READ_PTR_8822C))
  9584. #define BIT_GET_TRXRPT_READ_PTR_8822C(x) \
  9585. (((x) >> BIT_SHIFT_TRXRPT_READ_PTR_8822C) & \
  9586. BIT_MASK_TRXRPT_READ_PTR_8822C)
  9587. #define BIT_SET_TRXRPT_READ_PTR_8822C(x, v) \
  9588. (BIT_CLEAR_TRXRPT_READ_PTR_8822C(x) | BIT_TRXRPT_READ_PTR_8822C(v))
  9589. #define BIT_SHIFT_TRXRPT_WRITE_PTR_8822C 0
  9590. #define BIT_MASK_TRXRPT_WRITE_PTR_8822C 0xff
  9591. #define BIT_TRXRPT_WRITE_PTR_8822C(x) \
  9592. (((x) & BIT_MASK_TRXRPT_WRITE_PTR_8822C) \
  9593. << BIT_SHIFT_TRXRPT_WRITE_PTR_8822C)
  9594. #define BITS_TRXRPT_WRITE_PTR_8822C \
  9595. (BIT_MASK_TRXRPT_WRITE_PTR_8822C << BIT_SHIFT_TRXRPT_WRITE_PTR_8822C)
  9596. #define BIT_CLEAR_TRXRPT_WRITE_PTR_8822C(x) \
  9597. ((x) & (~BITS_TRXRPT_WRITE_PTR_8822C))
  9598. #define BIT_GET_TRXRPT_WRITE_PTR_8822C(x) \
  9599. (((x) >> BIT_SHIFT_TRXRPT_WRITE_PTR_8822C) & \
  9600. BIT_MASK_TRXRPT_WRITE_PTR_8822C)
  9601. #define BIT_SET_TRXRPT_WRITE_PTR_8822C(x, v) \
  9602. (BIT_CLEAR_TRXRPT_WRITE_PTR_8822C(x) | BIT_TRXRPT_WRITE_PTR_8822C(v))
  9603. /* 2 REG_INIRTS_RATE_SEL_8822C */
  9604. #define BIT_LEAG_RTS_BW_DUP_8822C BIT(5)
  9605. /* 2 REG_BASIC_CFEND_RATE_8822C */
  9606. #define BIT_SHIFT_BASIC_CFEND_RATE_8822C 0
  9607. #define BIT_MASK_BASIC_CFEND_RATE_8822C 0x1f
  9608. #define BIT_BASIC_CFEND_RATE_8822C(x) \
  9609. (((x) & BIT_MASK_BASIC_CFEND_RATE_8822C) \
  9610. << BIT_SHIFT_BASIC_CFEND_RATE_8822C)
  9611. #define BITS_BASIC_CFEND_RATE_8822C \
  9612. (BIT_MASK_BASIC_CFEND_RATE_8822C << BIT_SHIFT_BASIC_CFEND_RATE_8822C)
  9613. #define BIT_CLEAR_BASIC_CFEND_RATE_8822C(x) \
  9614. ((x) & (~BITS_BASIC_CFEND_RATE_8822C))
  9615. #define BIT_GET_BASIC_CFEND_RATE_8822C(x) \
  9616. (((x) >> BIT_SHIFT_BASIC_CFEND_RATE_8822C) & \
  9617. BIT_MASK_BASIC_CFEND_RATE_8822C)
  9618. #define BIT_SET_BASIC_CFEND_RATE_8822C(x, v) \
  9619. (BIT_CLEAR_BASIC_CFEND_RATE_8822C(x) | BIT_BASIC_CFEND_RATE_8822C(v))
  9620. /* 2 REG_STBC_CFEND_RATE_8822C */
  9621. #define BIT_SHIFT_STBC_CFEND_RATE_8822C 0
  9622. #define BIT_MASK_STBC_CFEND_RATE_8822C 0x1f
  9623. #define BIT_STBC_CFEND_RATE_8822C(x) \
  9624. (((x) & BIT_MASK_STBC_CFEND_RATE_8822C) \
  9625. << BIT_SHIFT_STBC_CFEND_RATE_8822C)
  9626. #define BITS_STBC_CFEND_RATE_8822C \
  9627. (BIT_MASK_STBC_CFEND_RATE_8822C << BIT_SHIFT_STBC_CFEND_RATE_8822C)
  9628. #define BIT_CLEAR_STBC_CFEND_RATE_8822C(x) ((x) & (~BITS_STBC_CFEND_RATE_8822C))
  9629. #define BIT_GET_STBC_CFEND_RATE_8822C(x) \
  9630. (((x) >> BIT_SHIFT_STBC_CFEND_RATE_8822C) & \
  9631. BIT_MASK_STBC_CFEND_RATE_8822C)
  9632. #define BIT_SET_STBC_CFEND_RATE_8822C(x, v) \
  9633. (BIT_CLEAR_STBC_CFEND_RATE_8822C(x) | BIT_STBC_CFEND_RATE_8822C(v))
  9634. /* 2 REG_DATA_SC_8822C */
  9635. #define BIT_SHIFT_TXSC_40M_8822C 4
  9636. #define BIT_MASK_TXSC_40M_8822C 0xf
  9637. #define BIT_TXSC_40M_8822C(x) \
  9638. (((x) & BIT_MASK_TXSC_40M_8822C) << BIT_SHIFT_TXSC_40M_8822C)
  9639. #define BITS_TXSC_40M_8822C \
  9640. (BIT_MASK_TXSC_40M_8822C << BIT_SHIFT_TXSC_40M_8822C)
  9641. #define BIT_CLEAR_TXSC_40M_8822C(x) ((x) & (~BITS_TXSC_40M_8822C))
  9642. #define BIT_GET_TXSC_40M_8822C(x) \
  9643. (((x) >> BIT_SHIFT_TXSC_40M_8822C) & BIT_MASK_TXSC_40M_8822C)
  9644. #define BIT_SET_TXSC_40M_8822C(x, v) \
  9645. (BIT_CLEAR_TXSC_40M_8822C(x) | BIT_TXSC_40M_8822C(v))
  9646. #define BIT_SHIFT_TXSC_20M_8822C 0
  9647. #define BIT_MASK_TXSC_20M_8822C 0xf
  9648. #define BIT_TXSC_20M_8822C(x) \
  9649. (((x) & BIT_MASK_TXSC_20M_8822C) << BIT_SHIFT_TXSC_20M_8822C)
  9650. #define BITS_TXSC_20M_8822C \
  9651. (BIT_MASK_TXSC_20M_8822C << BIT_SHIFT_TXSC_20M_8822C)
  9652. #define BIT_CLEAR_TXSC_20M_8822C(x) ((x) & (~BITS_TXSC_20M_8822C))
  9653. #define BIT_GET_TXSC_20M_8822C(x) \
  9654. (((x) >> BIT_SHIFT_TXSC_20M_8822C) & BIT_MASK_TXSC_20M_8822C)
  9655. #define BIT_SET_TXSC_20M_8822C(x, v) \
  9656. (BIT_CLEAR_TXSC_20M_8822C(x) | BIT_TXSC_20M_8822C(v))
  9657. /* 2 REG_MACID_SLEEP3_8822C */
  9658. #define BIT_SHIFT_MACID127_96_PKTSLEEP_8822C 0
  9659. #define BIT_MASK_MACID127_96_PKTSLEEP_8822C 0xffffffffL
  9660. #define BIT_MACID127_96_PKTSLEEP_8822C(x) \
  9661. (((x) & BIT_MASK_MACID127_96_PKTSLEEP_8822C) \
  9662. << BIT_SHIFT_MACID127_96_PKTSLEEP_8822C)
  9663. #define BITS_MACID127_96_PKTSLEEP_8822C \
  9664. (BIT_MASK_MACID127_96_PKTSLEEP_8822C \
  9665. << BIT_SHIFT_MACID127_96_PKTSLEEP_8822C)
  9666. #define BIT_CLEAR_MACID127_96_PKTSLEEP_8822C(x) \
  9667. ((x) & (~BITS_MACID127_96_PKTSLEEP_8822C))
  9668. #define BIT_GET_MACID127_96_PKTSLEEP_8822C(x) \
  9669. (((x) >> BIT_SHIFT_MACID127_96_PKTSLEEP_8822C) & \
  9670. BIT_MASK_MACID127_96_PKTSLEEP_8822C)
  9671. #define BIT_SET_MACID127_96_PKTSLEEP_8822C(x, v) \
  9672. (BIT_CLEAR_MACID127_96_PKTSLEEP_8822C(x) | \
  9673. BIT_MACID127_96_PKTSLEEP_8822C(v))
  9674. /* 2 REG_MACID_SLEEP1_8822C */
  9675. #define BIT_SHIFT_MACID63_32_PKTSLEEP_8822C 0
  9676. #define BIT_MASK_MACID63_32_PKTSLEEP_8822C 0xffffffffL
  9677. #define BIT_MACID63_32_PKTSLEEP_8822C(x) \
  9678. (((x) & BIT_MASK_MACID63_32_PKTSLEEP_8822C) \
  9679. << BIT_SHIFT_MACID63_32_PKTSLEEP_8822C)
  9680. #define BITS_MACID63_32_PKTSLEEP_8822C \
  9681. (BIT_MASK_MACID63_32_PKTSLEEP_8822C \
  9682. << BIT_SHIFT_MACID63_32_PKTSLEEP_8822C)
  9683. #define BIT_CLEAR_MACID63_32_PKTSLEEP_8822C(x) \
  9684. ((x) & (~BITS_MACID63_32_PKTSLEEP_8822C))
  9685. #define BIT_GET_MACID63_32_PKTSLEEP_8822C(x) \
  9686. (((x) >> BIT_SHIFT_MACID63_32_PKTSLEEP_8822C) & \
  9687. BIT_MASK_MACID63_32_PKTSLEEP_8822C)
  9688. #define BIT_SET_MACID63_32_PKTSLEEP_8822C(x, v) \
  9689. (BIT_CLEAR_MACID63_32_PKTSLEEP_8822C(x) | \
  9690. BIT_MACID63_32_PKTSLEEP_8822C(v))
  9691. /* 2 REG_ARFR2_V1_8822C */
  9692. #define BIT_SHIFT_ARFRL2_8822C 0
  9693. #define BIT_MASK_ARFRL2_8822C 0xffffffffL
  9694. #define BIT_ARFRL2_8822C(x) \
  9695. (((x) & BIT_MASK_ARFRL2_8822C) << BIT_SHIFT_ARFRL2_8822C)
  9696. #define BITS_ARFRL2_8822C (BIT_MASK_ARFRL2_8822C << BIT_SHIFT_ARFRL2_8822C)
  9697. #define BIT_CLEAR_ARFRL2_8822C(x) ((x) & (~BITS_ARFRL2_8822C))
  9698. #define BIT_GET_ARFRL2_8822C(x) \
  9699. (((x) >> BIT_SHIFT_ARFRL2_8822C) & BIT_MASK_ARFRL2_8822C)
  9700. #define BIT_SET_ARFRL2_8822C(x, v) \
  9701. (BIT_CLEAR_ARFRL2_8822C(x) | BIT_ARFRL2_8822C(v))
  9702. /* 2 REG_ARFRH2_V1_8822C */
  9703. #define BIT_SHIFT_ARFRH2_8822C 0
  9704. #define BIT_MASK_ARFRH2_8822C 0xffffffffL
  9705. #define BIT_ARFRH2_8822C(x) \
  9706. (((x) & BIT_MASK_ARFRH2_8822C) << BIT_SHIFT_ARFRH2_8822C)
  9707. #define BITS_ARFRH2_8822C (BIT_MASK_ARFRH2_8822C << BIT_SHIFT_ARFRH2_8822C)
  9708. #define BIT_CLEAR_ARFRH2_8822C(x) ((x) & (~BITS_ARFRH2_8822C))
  9709. #define BIT_GET_ARFRH2_8822C(x) \
  9710. (((x) >> BIT_SHIFT_ARFRH2_8822C) & BIT_MASK_ARFRH2_8822C)
  9711. #define BIT_SET_ARFRH2_8822C(x, v) \
  9712. (BIT_CLEAR_ARFRH2_8822C(x) | BIT_ARFRH2_8822C(v))
  9713. /* 2 REG_ARFR3_V1_8822C */
  9714. #define BIT_SHIFT_ARFRL3_8822C 0
  9715. #define BIT_MASK_ARFRL3_8822C 0xffffffffL
  9716. #define BIT_ARFRL3_8822C(x) \
  9717. (((x) & BIT_MASK_ARFRL3_8822C) << BIT_SHIFT_ARFRL3_8822C)
  9718. #define BITS_ARFRL3_8822C (BIT_MASK_ARFRL3_8822C << BIT_SHIFT_ARFRL3_8822C)
  9719. #define BIT_CLEAR_ARFRL3_8822C(x) ((x) & (~BITS_ARFRL3_8822C))
  9720. #define BIT_GET_ARFRL3_8822C(x) \
  9721. (((x) >> BIT_SHIFT_ARFRL3_8822C) & BIT_MASK_ARFRL3_8822C)
  9722. #define BIT_SET_ARFRL3_8822C(x, v) \
  9723. (BIT_CLEAR_ARFRL3_8822C(x) | BIT_ARFRL3_8822C(v))
  9724. /* 2 REG_ARFRH3_V1_8822C */
  9725. #define BIT_SHIFT_ARFRH3_8822C 0
  9726. #define BIT_MASK_ARFRH3_8822C 0xffffffffL
  9727. #define BIT_ARFRH3_8822C(x) \
  9728. (((x) & BIT_MASK_ARFRH3_8822C) << BIT_SHIFT_ARFRH3_8822C)
  9729. #define BITS_ARFRH3_8822C (BIT_MASK_ARFRH3_8822C << BIT_SHIFT_ARFRH3_8822C)
  9730. #define BIT_CLEAR_ARFRH3_8822C(x) ((x) & (~BITS_ARFRH3_8822C))
  9731. #define BIT_GET_ARFRH3_8822C(x) \
  9732. (((x) >> BIT_SHIFT_ARFRH3_8822C) & BIT_MASK_ARFRH3_8822C)
  9733. #define BIT_SET_ARFRH3_8822C(x, v) \
  9734. (BIT_CLEAR_ARFRH3_8822C(x) | BIT_ARFRH3_8822C(v))
  9735. /* 2 REG_ARFR4_8822C */
  9736. #define BIT_SHIFT_ARFRL4_8822C 0
  9737. #define BIT_MASK_ARFRL4_8822C 0xffffffffL
  9738. #define BIT_ARFRL4_8822C(x) \
  9739. (((x) & BIT_MASK_ARFRL4_8822C) << BIT_SHIFT_ARFRL4_8822C)
  9740. #define BITS_ARFRL4_8822C (BIT_MASK_ARFRL4_8822C << BIT_SHIFT_ARFRL4_8822C)
  9741. #define BIT_CLEAR_ARFRL4_8822C(x) ((x) & (~BITS_ARFRL4_8822C))
  9742. #define BIT_GET_ARFRL4_8822C(x) \
  9743. (((x) >> BIT_SHIFT_ARFRL4_8822C) & BIT_MASK_ARFRL4_8822C)
  9744. #define BIT_SET_ARFRL4_8822C(x, v) \
  9745. (BIT_CLEAR_ARFRL4_8822C(x) | BIT_ARFRL4_8822C(v))
  9746. /* 2 REG_ARFRH4_8822C */
  9747. #define BIT_SHIFT_ARFRH4_8822C 0
  9748. #define BIT_MASK_ARFRH4_8822C 0xffffffffL
  9749. #define BIT_ARFRH4_8822C(x) \
  9750. (((x) & BIT_MASK_ARFRH4_8822C) << BIT_SHIFT_ARFRH4_8822C)
  9751. #define BITS_ARFRH4_8822C (BIT_MASK_ARFRH4_8822C << BIT_SHIFT_ARFRH4_8822C)
  9752. #define BIT_CLEAR_ARFRH4_8822C(x) ((x) & (~BITS_ARFRH4_8822C))
  9753. #define BIT_GET_ARFRH4_8822C(x) \
  9754. (((x) >> BIT_SHIFT_ARFRH4_8822C) & BIT_MASK_ARFRH4_8822C)
  9755. #define BIT_SET_ARFRH4_8822C(x, v) \
  9756. (BIT_CLEAR_ARFRH4_8822C(x) | BIT_ARFRH4_8822C(v))
  9757. /* 2 REG_ARFR5_8822C */
  9758. #define BIT_SHIFT_ARFRL5_8822C 0
  9759. #define BIT_MASK_ARFRL5_8822C 0xffffffffL
  9760. #define BIT_ARFRL5_8822C(x) \
  9761. (((x) & BIT_MASK_ARFRL5_8822C) << BIT_SHIFT_ARFRL5_8822C)
  9762. #define BITS_ARFRL5_8822C (BIT_MASK_ARFRL5_8822C << BIT_SHIFT_ARFRL5_8822C)
  9763. #define BIT_CLEAR_ARFRL5_8822C(x) ((x) & (~BITS_ARFRL5_8822C))
  9764. #define BIT_GET_ARFRL5_8822C(x) \
  9765. (((x) >> BIT_SHIFT_ARFRL5_8822C) & BIT_MASK_ARFRL5_8822C)
  9766. #define BIT_SET_ARFRL5_8822C(x, v) \
  9767. (BIT_CLEAR_ARFRL5_8822C(x) | BIT_ARFRL5_8822C(v))
  9768. /* 2 REG_ARFRH5_8822C */
  9769. #define BIT_SHIFT_ARFRH5_8822C 0
  9770. #define BIT_MASK_ARFRH5_8822C 0xffffffffL
  9771. #define BIT_ARFRH5_8822C(x) \
  9772. (((x) & BIT_MASK_ARFRH5_8822C) << BIT_SHIFT_ARFRH5_8822C)
  9773. #define BITS_ARFRH5_8822C (BIT_MASK_ARFRH5_8822C << BIT_SHIFT_ARFRH5_8822C)
  9774. #define BIT_CLEAR_ARFRH5_8822C(x) ((x) & (~BITS_ARFRH5_8822C))
  9775. #define BIT_GET_ARFRH5_8822C(x) \
  9776. (((x) >> BIT_SHIFT_ARFRH5_8822C) & BIT_MASK_ARFRH5_8822C)
  9777. #define BIT_SET_ARFRH5_8822C(x, v) \
  9778. (BIT_CLEAR_ARFRH5_8822C(x) | BIT_ARFRH5_8822C(v))
  9779. /* 2 REG_TXRPT_START_OFFSET_8822C */
  9780. #define BIT_SHIFT_MACID_MURATE_OFFSET_8822C 24
  9781. #define BIT_MASK_MACID_MURATE_OFFSET_8822C 0xff
  9782. #define BIT_MACID_MURATE_OFFSET_8822C(x) \
  9783. (((x) & BIT_MASK_MACID_MURATE_OFFSET_8822C) \
  9784. << BIT_SHIFT_MACID_MURATE_OFFSET_8822C)
  9785. #define BITS_MACID_MURATE_OFFSET_8822C \
  9786. (BIT_MASK_MACID_MURATE_OFFSET_8822C \
  9787. << BIT_SHIFT_MACID_MURATE_OFFSET_8822C)
  9788. #define BIT_CLEAR_MACID_MURATE_OFFSET_8822C(x) \
  9789. ((x) & (~BITS_MACID_MURATE_OFFSET_8822C))
  9790. #define BIT_GET_MACID_MURATE_OFFSET_8822C(x) \
  9791. (((x) >> BIT_SHIFT_MACID_MURATE_OFFSET_8822C) & \
  9792. BIT_MASK_MACID_MURATE_OFFSET_8822C)
  9793. #define BIT_SET_MACID_MURATE_OFFSET_8822C(x, v) \
  9794. (BIT_CLEAR_MACID_MURATE_OFFSET_8822C(x) | \
  9795. BIT_MACID_MURATE_OFFSET_8822C(v))
  9796. #define BIT_SHIFT_TXRPT_MISS_COUNT_8822C 17
  9797. #define BIT_MASK_TXRPT_MISS_COUNT_8822C 0x7
  9798. #define BIT_TXRPT_MISS_COUNT_8822C(x) \
  9799. (((x) & BIT_MASK_TXRPT_MISS_COUNT_8822C) \
  9800. << BIT_SHIFT_TXRPT_MISS_COUNT_8822C)
  9801. #define BITS_TXRPT_MISS_COUNT_8822C \
  9802. (BIT_MASK_TXRPT_MISS_COUNT_8822C << BIT_SHIFT_TXRPT_MISS_COUNT_8822C)
  9803. #define BIT_CLEAR_TXRPT_MISS_COUNT_8822C(x) \
  9804. ((x) & (~BITS_TXRPT_MISS_COUNT_8822C))
  9805. #define BIT_GET_TXRPT_MISS_COUNT_8822C(x) \
  9806. (((x) >> BIT_SHIFT_TXRPT_MISS_COUNT_8822C) & \
  9807. BIT_MASK_TXRPT_MISS_COUNT_8822C)
  9808. #define BIT_SET_TXRPT_MISS_COUNT_8822C(x, v) \
  9809. (BIT_CLEAR_TXRPT_MISS_COUNT_8822C(x) | BIT_TXRPT_MISS_COUNT_8822C(v))
  9810. #define BIT_RPTFIFO_SIZE_OPT_8822C BIT(16)
  9811. #define BIT_SHIFT_MACID_CTRL_OFFSET_8822C 8
  9812. #define BIT_MASK_MACID_CTRL_OFFSET_8822C 0xff
  9813. #define BIT_MACID_CTRL_OFFSET_8822C(x) \
  9814. (((x) & BIT_MASK_MACID_CTRL_OFFSET_8822C) \
  9815. << BIT_SHIFT_MACID_CTRL_OFFSET_8822C)
  9816. #define BITS_MACID_CTRL_OFFSET_8822C \
  9817. (BIT_MASK_MACID_CTRL_OFFSET_8822C << BIT_SHIFT_MACID_CTRL_OFFSET_8822C)
  9818. #define BIT_CLEAR_MACID_CTRL_OFFSET_8822C(x) \
  9819. ((x) & (~BITS_MACID_CTRL_OFFSET_8822C))
  9820. #define BIT_GET_MACID_CTRL_OFFSET_8822C(x) \
  9821. (((x) >> BIT_SHIFT_MACID_CTRL_OFFSET_8822C) & \
  9822. BIT_MASK_MACID_CTRL_OFFSET_8822C)
  9823. #define BIT_SET_MACID_CTRL_OFFSET_8822C(x, v) \
  9824. (BIT_CLEAR_MACID_CTRL_OFFSET_8822C(x) | BIT_MACID_CTRL_OFFSET_8822C(v))
  9825. #define BIT_SHIFT_AMPDU_TXRPT_OFFSET_8822C 0
  9826. #define BIT_MASK_AMPDU_TXRPT_OFFSET_8822C 0xff
  9827. #define BIT_AMPDU_TXRPT_OFFSET_8822C(x) \
  9828. (((x) & BIT_MASK_AMPDU_TXRPT_OFFSET_8822C) \
  9829. << BIT_SHIFT_AMPDU_TXRPT_OFFSET_8822C)
  9830. #define BITS_AMPDU_TXRPT_OFFSET_8822C \
  9831. (BIT_MASK_AMPDU_TXRPT_OFFSET_8822C \
  9832. << BIT_SHIFT_AMPDU_TXRPT_OFFSET_8822C)
  9833. #define BIT_CLEAR_AMPDU_TXRPT_OFFSET_8822C(x) \
  9834. ((x) & (~BITS_AMPDU_TXRPT_OFFSET_8822C))
  9835. #define BIT_GET_AMPDU_TXRPT_OFFSET_8822C(x) \
  9836. (((x) >> BIT_SHIFT_AMPDU_TXRPT_OFFSET_8822C) & \
  9837. BIT_MASK_AMPDU_TXRPT_OFFSET_8822C)
  9838. #define BIT_SET_AMPDU_TXRPT_OFFSET_8822C(x, v) \
  9839. (BIT_CLEAR_AMPDU_TXRPT_OFFSET_8822C(x) | \
  9840. BIT_AMPDU_TXRPT_OFFSET_8822C(v))
  9841. /* 2 REG_POWER_STAGE1_8822C */
  9842. #define BIT_PTA_WL_PRI_MASK_CPU_MGQ_8822C BIT(31)
  9843. #define BIT_PTA_WL_PRI_MASK_BCNQ_8822C BIT(30)
  9844. #define BIT_PTA_WL_PRI_MASK_HIQ_8822C BIT(29)
  9845. #define BIT_PTA_WL_PRI_MASK_MGQ_8822C BIT(28)
  9846. #define BIT_PTA_WL_PRI_MASK_BK_8822C BIT(27)
  9847. #define BIT_PTA_WL_PRI_MASK_BE_8822C BIT(26)
  9848. #define BIT_PTA_WL_PRI_MASK_VI_8822C BIT(25)
  9849. #define BIT_PTA_WL_PRI_MASK_VO_8822C BIT(24)
  9850. #define BIT_SHIFT_POWER_STAGE1_8822C 0
  9851. #define BIT_MASK_POWER_STAGE1_8822C 0xffffff
  9852. #define BIT_POWER_STAGE1_8822C(x) \
  9853. (((x) & BIT_MASK_POWER_STAGE1_8822C) << BIT_SHIFT_POWER_STAGE1_8822C)
  9854. #define BITS_POWER_STAGE1_8822C \
  9855. (BIT_MASK_POWER_STAGE1_8822C << BIT_SHIFT_POWER_STAGE1_8822C)
  9856. #define BIT_CLEAR_POWER_STAGE1_8822C(x) ((x) & (~BITS_POWER_STAGE1_8822C))
  9857. #define BIT_GET_POWER_STAGE1_8822C(x) \
  9858. (((x) >> BIT_SHIFT_POWER_STAGE1_8822C) & BIT_MASK_POWER_STAGE1_8822C)
  9859. #define BIT_SET_POWER_STAGE1_8822C(x, v) \
  9860. (BIT_CLEAR_POWER_STAGE1_8822C(x) | BIT_POWER_STAGE1_8822C(v))
  9861. /* 2 REG_POWER_STAGE2_8822C */
  9862. #define BIT__R_CTRL_PKT_POW_ADJ_8822C BIT(24)
  9863. #define BIT_SHIFT_POWER_STAGE2_8822C 0
  9864. #define BIT_MASK_POWER_STAGE2_8822C 0xffffff
  9865. #define BIT_POWER_STAGE2_8822C(x) \
  9866. (((x) & BIT_MASK_POWER_STAGE2_8822C) << BIT_SHIFT_POWER_STAGE2_8822C)
  9867. #define BITS_POWER_STAGE2_8822C \
  9868. (BIT_MASK_POWER_STAGE2_8822C << BIT_SHIFT_POWER_STAGE2_8822C)
  9869. #define BIT_CLEAR_POWER_STAGE2_8822C(x) ((x) & (~BITS_POWER_STAGE2_8822C))
  9870. #define BIT_GET_POWER_STAGE2_8822C(x) \
  9871. (((x) >> BIT_SHIFT_POWER_STAGE2_8822C) & BIT_MASK_POWER_STAGE2_8822C)
  9872. #define BIT_SET_POWER_STAGE2_8822C(x, v) \
  9873. (BIT_CLEAR_POWER_STAGE2_8822C(x) | BIT_POWER_STAGE2_8822C(v))
  9874. /* 2 REG_SW_AMPDU_BURST_MODE_CTRL_8822C */
  9875. #define BIT_SHIFT_PAD_NUM_THRES_8822C 24
  9876. #define BIT_MASK_PAD_NUM_THRES_8822C 0x3f
  9877. #define BIT_PAD_NUM_THRES_8822C(x) \
  9878. (((x) & BIT_MASK_PAD_NUM_THRES_8822C) << BIT_SHIFT_PAD_NUM_THRES_8822C)
  9879. #define BITS_PAD_NUM_THRES_8822C \
  9880. (BIT_MASK_PAD_NUM_THRES_8822C << BIT_SHIFT_PAD_NUM_THRES_8822C)
  9881. #define BIT_CLEAR_PAD_NUM_THRES_8822C(x) ((x) & (~BITS_PAD_NUM_THRES_8822C))
  9882. #define BIT_GET_PAD_NUM_THRES_8822C(x) \
  9883. (((x) >> BIT_SHIFT_PAD_NUM_THRES_8822C) & BIT_MASK_PAD_NUM_THRES_8822C)
  9884. #define BIT_SET_PAD_NUM_THRES_8822C(x, v) \
  9885. (BIT_CLEAR_PAD_NUM_THRES_8822C(x) | BIT_PAD_NUM_THRES_8822C(v))
  9886. #define BIT_R_DMA_THIS_QUEUE_BK_8822C BIT(23)
  9887. #define BIT_R_DMA_THIS_QUEUE_BE_8822C BIT(22)
  9888. #define BIT_R_DMA_THIS_QUEUE_VI_8822C BIT(21)
  9889. #define BIT_R_DMA_THIS_QUEUE_VO_8822C BIT(20)
  9890. #define BIT_SHIFT_R_TOTAL_LEN_TH_8822C 8
  9891. #define BIT_MASK_R_TOTAL_LEN_TH_8822C 0xfff
  9892. #define BIT_R_TOTAL_LEN_TH_8822C(x) \
  9893. (((x) & BIT_MASK_R_TOTAL_LEN_TH_8822C) \
  9894. << BIT_SHIFT_R_TOTAL_LEN_TH_8822C)
  9895. #define BITS_R_TOTAL_LEN_TH_8822C \
  9896. (BIT_MASK_R_TOTAL_LEN_TH_8822C << BIT_SHIFT_R_TOTAL_LEN_TH_8822C)
  9897. #define BIT_CLEAR_R_TOTAL_LEN_TH_8822C(x) ((x) & (~BITS_R_TOTAL_LEN_TH_8822C))
  9898. #define BIT_GET_R_TOTAL_LEN_TH_8822C(x) \
  9899. (((x) >> BIT_SHIFT_R_TOTAL_LEN_TH_8822C) & \
  9900. BIT_MASK_R_TOTAL_LEN_TH_8822C)
  9901. #define BIT_SET_R_TOTAL_LEN_TH_8822C(x, v) \
  9902. (BIT_CLEAR_R_TOTAL_LEN_TH_8822C(x) | BIT_R_TOTAL_LEN_TH_8822C(v))
  9903. #define BIT_EN_NEW_EARLY_8822C BIT(7)
  9904. #define BIT_PRE_TX_CMD_8822C BIT(6)
  9905. #define BIT_SHIFT_NUM_SCL_EN_8822C 4
  9906. #define BIT_MASK_NUM_SCL_EN_8822C 0x3
  9907. #define BIT_NUM_SCL_EN_8822C(x) \
  9908. (((x) & BIT_MASK_NUM_SCL_EN_8822C) << BIT_SHIFT_NUM_SCL_EN_8822C)
  9909. #define BITS_NUM_SCL_EN_8822C \
  9910. (BIT_MASK_NUM_SCL_EN_8822C << BIT_SHIFT_NUM_SCL_EN_8822C)
  9911. #define BIT_CLEAR_NUM_SCL_EN_8822C(x) ((x) & (~BITS_NUM_SCL_EN_8822C))
  9912. #define BIT_GET_NUM_SCL_EN_8822C(x) \
  9913. (((x) >> BIT_SHIFT_NUM_SCL_EN_8822C) & BIT_MASK_NUM_SCL_EN_8822C)
  9914. #define BIT_SET_NUM_SCL_EN_8822C(x, v) \
  9915. (BIT_CLEAR_NUM_SCL_EN_8822C(x) | BIT_NUM_SCL_EN_8822C(v))
  9916. #define BIT_BK_EN_8822C BIT(3)
  9917. #define BIT_BE_EN_8822C BIT(2)
  9918. #define BIT_VI_EN_8822C BIT(1)
  9919. #define BIT_VO_EN_8822C BIT(0)
  9920. /* 2 REG_PKT_LIFE_TIME_8822C */
  9921. #define BIT_SHIFT_PKT_LIFTIME_BEBK_8822C 16
  9922. #define BIT_MASK_PKT_LIFTIME_BEBK_8822C 0xffff
  9923. #define BIT_PKT_LIFTIME_BEBK_8822C(x) \
  9924. (((x) & BIT_MASK_PKT_LIFTIME_BEBK_8822C) \
  9925. << BIT_SHIFT_PKT_LIFTIME_BEBK_8822C)
  9926. #define BITS_PKT_LIFTIME_BEBK_8822C \
  9927. (BIT_MASK_PKT_LIFTIME_BEBK_8822C << BIT_SHIFT_PKT_LIFTIME_BEBK_8822C)
  9928. #define BIT_CLEAR_PKT_LIFTIME_BEBK_8822C(x) \
  9929. ((x) & (~BITS_PKT_LIFTIME_BEBK_8822C))
  9930. #define BIT_GET_PKT_LIFTIME_BEBK_8822C(x) \
  9931. (((x) >> BIT_SHIFT_PKT_LIFTIME_BEBK_8822C) & \
  9932. BIT_MASK_PKT_LIFTIME_BEBK_8822C)
  9933. #define BIT_SET_PKT_LIFTIME_BEBK_8822C(x, v) \
  9934. (BIT_CLEAR_PKT_LIFTIME_BEBK_8822C(x) | BIT_PKT_LIFTIME_BEBK_8822C(v))
  9935. #define BIT_SHIFT_PKT_LIFTIME_VOVI_8822C 0
  9936. #define BIT_MASK_PKT_LIFTIME_VOVI_8822C 0xffff
  9937. #define BIT_PKT_LIFTIME_VOVI_8822C(x) \
  9938. (((x) & BIT_MASK_PKT_LIFTIME_VOVI_8822C) \
  9939. << BIT_SHIFT_PKT_LIFTIME_VOVI_8822C)
  9940. #define BITS_PKT_LIFTIME_VOVI_8822C \
  9941. (BIT_MASK_PKT_LIFTIME_VOVI_8822C << BIT_SHIFT_PKT_LIFTIME_VOVI_8822C)
  9942. #define BIT_CLEAR_PKT_LIFTIME_VOVI_8822C(x) \
  9943. ((x) & (~BITS_PKT_LIFTIME_VOVI_8822C))
  9944. #define BIT_GET_PKT_LIFTIME_VOVI_8822C(x) \
  9945. (((x) >> BIT_SHIFT_PKT_LIFTIME_VOVI_8822C) & \
  9946. BIT_MASK_PKT_LIFTIME_VOVI_8822C)
  9947. #define BIT_SET_PKT_LIFTIME_VOVI_8822C(x, v) \
  9948. (BIT_CLEAR_PKT_LIFTIME_VOVI_8822C(x) | BIT_PKT_LIFTIME_VOVI_8822C(v))
  9949. /* 2 REG_STBC_SETTING_8822C */
  9950. #define BIT_SHIFT_CDEND_TXTIME_L_8822C 4
  9951. #define BIT_MASK_CDEND_TXTIME_L_8822C 0xf
  9952. #define BIT_CDEND_TXTIME_L_8822C(x) \
  9953. (((x) & BIT_MASK_CDEND_TXTIME_L_8822C) \
  9954. << BIT_SHIFT_CDEND_TXTIME_L_8822C)
  9955. #define BITS_CDEND_TXTIME_L_8822C \
  9956. (BIT_MASK_CDEND_TXTIME_L_8822C << BIT_SHIFT_CDEND_TXTIME_L_8822C)
  9957. #define BIT_CLEAR_CDEND_TXTIME_L_8822C(x) ((x) & (~BITS_CDEND_TXTIME_L_8822C))
  9958. #define BIT_GET_CDEND_TXTIME_L_8822C(x) \
  9959. (((x) >> BIT_SHIFT_CDEND_TXTIME_L_8822C) & \
  9960. BIT_MASK_CDEND_TXTIME_L_8822C)
  9961. #define BIT_SET_CDEND_TXTIME_L_8822C(x, v) \
  9962. (BIT_CLEAR_CDEND_TXTIME_L_8822C(x) | BIT_CDEND_TXTIME_L_8822C(v))
  9963. #define BIT_SHIFT_NESS_8822C 2
  9964. #define BIT_MASK_NESS_8822C 0x3
  9965. #define BIT_NESS_8822C(x) (((x) & BIT_MASK_NESS_8822C) << BIT_SHIFT_NESS_8822C)
  9966. #define BITS_NESS_8822C (BIT_MASK_NESS_8822C << BIT_SHIFT_NESS_8822C)
  9967. #define BIT_CLEAR_NESS_8822C(x) ((x) & (~BITS_NESS_8822C))
  9968. #define BIT_GET_NESS_8822C(x) \
  9969. (((x) >> BIT_SHIFT_NESS_8822C) & BIT_MASK_NESS_8822C)
  9970. #define BIT_SET_NESS_8822C(x, v) (BIT_CLEAR_NESS_8822C(x) | BIT_NESS_8822C(v))
  9971. #define BIT_SHIFT_STBC_CFEND_8822C 0
  9972. #define BIT_MASK_STBC_CFEND_8822C 0x3
  9973. #define BIT_STBC_CFEND_8822C(x) \
  9974. (((x) & BIT_MASK_STBC_CFEND_8822C) << BIT_SHIFT_STBC_CFEND_8822C)
  9975. #define BITS_STBC_CFEND_8822C \
  9976. (BIT_MASK_STBC_CFEND_8822C << BIT_SHIFT_STBC_CFEND_8822C)
  9977. #define BIT_CLEAR_STBC_CFEND_8822C(x) ((x) & (~BITS_STBC_CFEND_8822C))
  9978. #define BIT_GET_STBC_CFEND_8822C(x) \
  9979. (((x) >> BIT_SHIFT_STBC_CFEND_8822C) & BIT_MASK_STBC_CFEND_8822C)
  9980. #define BIT_SET_STBC_CFEND_8822C(x, v) \
  9981. (BIT_CLEAR_STBC_CFEND_8822C(x) | BIT_STBC_CFEND_8822C(v))
  9982. /* 2 REG_STBC_SETTING2_8822C */
  9983. #define BIT_SHIFT_CDEND_TXTIME_H_8822C 0
  9984. #define BIT_MASK_CDEND_TXTIME_H_8822C 0x1f
  9985. #define BIT_CDEND_TXTIME_H_8822C(x) \
  9986. (((x) & BIT_MASK_CDEND_TXTIME_H_8822C) \
  9987. << BIT_SHIFT_CDEND_TXTIME_H_8822C)
  9988. #define BITS_CDEND_TXTIME_H_8822C \
  9989. (BIT_MASK_CDEND_TXTIME_H_8822C << BIT_SHIFT_CDEND_TXTIME_H_8822C)
  9990. #define BIT_CLEAR_CDEND_TXTIME_H_8822C(x) ((x) & (~BITS_CDEND_TXTIME_H_8822C))
  9991. #define BIT_GET_CDEND_TXTIME_H_8822C(x) \
  9992. (((x) >> BIT_SHIFT_CDEND_TXTIME_H_8822C) & \
  9993. BIT_MASK_CDEND_TXTIME_H_8822C)
  9994. #define BIT_SET_CDEND_TXTIME_H_8822C(x, v) \
  9995. (BIT_CLEAR_CDEND_TXTIME_H_8822C(x) | BIT_CDEND_TXTIME_H_8822C(v))
  9996. /* 2 REG_QUEUE_CTRL_8822C */
  9997. #define BIT_FORCE_RND_PRI_8822C BIT(6)
  9998. #define BIT_PTA_EDCCA_EN_8822C BIT(5)
  9999. #define BIT_PTA_WL_TX_EN_8822C BIT(4)
  10000. #define BIT_R_USE_DATA_BW_8822C BIT(3)
  10001. #define BIT_TRI_PKT_INT_MODE1_8822C BIT(2)
  10002. #define BIT_TRI_PKT_INT_MODE0_8822C BIT(1)
  10003. #define BIT_ACQ_MODE_SEL_8822C BIT(0)
  10004. /* 2 REG_SINGLE_AMPDU_CTRL_8822C */
  10005. #define BIT_EN_SINGLE_APMDU_8822C BIT(7)
  10006. #define BIT_SHIFT_SNDTX_MAXTIME_8822C 0
  10007. #define BIT_MASK_SNDTX_MAXTIME_8822C 0x7f
  10008. #define BIT_SNDTX_MAXTIME_8822C(x) \
  10009. (((x) & BIT_MASK_SNDTX_MAXTIME_8822C) << BIT_SHIFT_SNDTX_MAXTIME_8822C)
  10010. #define BITS_SNDTX_MAXTIME_8822C \
  10011. (BIT_MASK_SNDTX_MAXTIME_8822C << BIT_SHIFT_SNDTX_MAXTIME_8822C)
  10012. #define BIT_CLEAR_SNDTX_MAXTIME_8822C(x) ((x) & (~BITS_SNDTX_MAXTIME_8822C))
  10013. #define BIT_GET_SNDTX_MAXTIME_8822C(x) \
  10014. (((x) >> BIT_SHIFT_SNDTX_MAXTIME_8822C) & BIT_MASK_SNDTX_MAXTIME_8822C)
  10015. #define BIT_SET_SNDTX_MAXTIME_8822C(x, v) \
  10016. (BIT_CLEAR_SNDTX_MAXTIME_8822C(x) | BIT_SNDTX_MAXTIME_8822C(v))
  10017. /* 2 REG_PROT_MODE_CTRL_8822C */
  10018. #define BIT_SND_SIFS_TXDATA_8822C BIT(31)
  10019. #define BIT_TX_SND_MATCH_MACID_8822C BIT(30)
  10020. #define BIT_SHIFT_RTS_MAX_AGG_NUM_8822C 24
  10021. #define BIT_MASK_RTS_MAX_AGG_NUM_8822C 0x3f
  10022. #define BIT_RTS_MAX_AGG_NUM_8822C(x) \
  10023. (((x) & BIT_MASK_RTS_MAX_AGG_NUM_8822C) \
  10024. << BIT_SHIFT_RTS_MAX_AGG_NUM_8822C)
  10025. #define BITS_RTS_MAX_AGG_NUM_8822C \
  10026. (BIT_MASK_RTS_MAX_AGG_NUM_8822C << BIT_SHIFT_RTS_MAX_AGG_NUM_8822C)
  10027. #define BIT_CLEAR_RTS_MAX_AGG_NUM_8822C(x) ((x) & (~BITS_RTS_MAX_AGG_NUM_8822C))
  10028. #define BIT_GET_RTS_MAX_AGG_NUM_8822C(x) \
  10029. (((x) >> BIT_SHIFT_RTS_MAX_AGG_NUM_8822C) & \
  10030. BIT_MASK_RTS_MAX_AGG_NUM_8822C)
  10031. #define BIT_SET_RTS_MAX_AGG_NUM_8822C(x, v) \
  10032. (BIT_CLEAR_RTS_MAX_AGG_NUM_8822C(x) | BIT_RTS_MAX_AGG_NUM_8822C(v))
  10033. #define BIT_SHIFT_MAX_AGG_NUM_8822C 16
  10034. #define BIT_MASK_MAX_AGG_NUM_8822C 0x3f
  10035. #define BIT_MAX_AGG_NUM_8822C(x) \
  10036. (((x) & BIT_MASK_MAX_AGG_NUM_8822C) << BIT_SHIFT_MAX_AGG_NUM_8822C)
  10037. #define BITS_MAX_AGG_NUM_8822C \
  10038. (BIT_MASK_MAX_AGG_NUM_8822C << BIT_SHIFT_MAX_AGG_NUM_8822C)
  10039. #define BIT_CLEAR_MAX_AGG_NUM_8822C(x) ((x) & (~BITS_MAX_AGG_NUM_8822C))
  10040. #define BIT_GET_MAX_AGG_NUM_8822C(x) \
  10041. (((x) >> BIT_SHIFT_MAX_AGG_NUM_8822C) & BIT_MASK_MAX_AGG_NUM_8822C)
  10042. #define BIT_SET_MAX_AGG_NUM_8822C(x, v) \
  10043. (BIT_CLEAR_MAX_AGG_NUM_8822C(x) | BIT_MAX_AGG_NUM_8822C(v))
  10044. #define BIT_SHIFT_RTS_TXTIME_TH_8822C 8
  10045. #define BIT_MASK_RTS_TXTIME_TH_8822C 0xff
  10046. #define BIT_RTS_TXTIME_TH_8822C(x) \
  10047. (((x) & BIT_MASK_RTS_TXTIME_TH_8822C) << BIT_SHIFT_RTS_TXTIME_TH_8822C)
  10048. #define BITS_RTS_TXTIME_TH_8822C \
  10049. (BIT_MASK_RTS_TXTIME_TH_8822C << BIT_SHIFT_RTS_TXTIME_TH_8822C)
  10050. #define BIT_CLEAR_RTS_TXTIME_TH_8822C(x) ((x) & (~BITS_RTS_TXTIME_TH_8822C))
  10051. #define BIT_GET_RTS_TXTIME_TH_8822C(x) \
  10052. (((x) >> BIT_SHIFT_RTS_TXTIME_TH_8822C) & BIT_MASK_RTS_TXTIME_TH_8822C)
  10053. #define BIT_SET_RTS_TXTIME_TH_8822C(x, v) \
  10054. (BIT_CLEAR_RTS_TXTIME_TH_8822C(x) | BIT_RTS_TXTIME_TH_8822C(v))
  10055. #define BIT_SHIFT_RTS_LEN_TH_8822C 0
  10056. #define BIT_MASK_RTS_LEN_TH_8822C 0xff
  10057. #define BIT_RTS_LEN_TH_8822C(x) \
  10058. (((x) & BIT_MASK_RTS_LEN_TH_8822C) << BIT_SHIFT_RTS_LEN_TH_8822C)
  10059. #define BITS_RTS_LEN_TH_8822C \
  10060. (BIT_MASK_RTS_LEN_TH_8822C << BIT_SHIFT_RTS_LEN_TH_8822C)
  10061. #define BIT_CLEAR_RTS_LEN_TH_8822C(x) ((x) & (~BITS_RTS_LEN_TH_8822C))
  10062. #define BIT_GET_RTS_LEN_TH_8822C(x) \
  10063. (((x) >> BIT_SHIFT_RTS_LEN_TH_8822C) & BIT_MASK_RTS_LEN_TH_8822C)
  10064. #define BIT_SET_RTS_LEN_TH_8822C(x, v) \
  10065. (BIT_CLEAR_RTS_LEN_TH_8822C(x) | BIT_RTS_LEN_TH_8822C(v))
  10066. /* 2 REG_BAR_MODE_CTRL_8822C */
  10067. #define BIT_SHIFT_BAR_RTY_LMT_8822C 16
  10068. #define BIT_MASK_BAR_RTY_LMT_8822C 0x3
  10069. #define BIT_BAR_RTY_LMT_8822C(x) \
  10070. (((x) & BIT_MASK_BAR_RTY_LMT_8822C) << BIT_SHIFT_BAR_RTY_LMT_8822C)
  10071. #define BITS_BAR_RTY_LMT_8822C \
  10072. (BIT_MASK_BAR_RTY_LMT_8822C << BIT_SHIFT_BAR_RTY_LMT_8822C)
  10073. #define BIT_CLEAR_BAR_RTY_LMT_8822C(x) ((x) & (~BITS_BAR_RTY_LMT_8822C))
  10074. #define BIT_GET_BAR_RTY_LMT_8822C(x) \
  10075. (((x) >> BIT_SHIFT_BAR_RTY_LMT_8822C) & BIT_MASK_BAR_RTY_LMT_8822C)
  10076. #define BIT_SET_BAR_RTY_LMT_8822C(x, v) \
  10077. (BIT_CLEAR_BAR_RTY_LMT_8822C(x) | BIT_BAR_RTY_LMT_8822C(v))
  10078. #define BIT_SHIFT_BAR_PKT_TXTIME_TH_8822C 8
  10079. #define BIT_MASK_BAR_PKT_TXTIME_TH_8822C 0xff
  10080. #define BIT_BAR_PKT_TXTIME_TH_8822C(x) \
  10081. (((x) & BIT_MASK_BAR_PKT_TXTIME_TH_8822C) \
  10082. << BIT_SHIFT_BAR_PKT_TXTIME_TH_8822C)
  10083. #define BITS_BAR_PKT_TXTIME_TH_8822C \
  10084. (BIT_MASK_BAR_PKT_TXTIME_TH_8822C << BIT_SHIFT_BAR_PKT_TXTIME_TH_8822C)
  10085. #define BIT_CLEAR_BAR_PKT_TXTIME_TH_8822C(x) \
  10086. ((x) & (~BITS_BAR_PKT_TXTIME_TH_8822C))
  10087. #define BIT_GET_BAR_PKT_TXTIME_TH_8822C(x) \
  10088. (((x) >> BIT_SHIFT_BAR_PKT_TXTIME_TH_8822C) & \
  10089. BIT_MASK_BAR_PKT_TXTIME_TH_8822C)
  10090. #define BIT_SET_BAR_PKT_TXTIME_TH_8822C(x, v) \
  10091. (BIT_CLEAR_BAR_PKT_TXTIME_TH_8822C(x) | BIT_BAR_PKT_TXTIME_TH_8822C(v))
  10092. #define BIT_BAR_EN_V1_8822C BIT(6)
  10093. #define BIT_SHIFT_BAR_PKTNUM_TH_V1_8822C 0
  10094. #define BIT_MASK_BAR_PKTNUM_TH_V1_8822C 0x3f
  10095. #define BIT_BAR_PKTNUM_TH_V1_8822C(x) \
  10096. (((x) & BIT_MASK_BAR_PKTNUM_TH_V1_8822C) \
  10097. << BIT_SHIFT_BAR_PKTNUM_TH_V1_8822C)
  10098. #define BITS_BAR_PKTNUM_TH_V1_8822C \
  10099. (BIT_MASK_BAR_PKTNUM_TH_V1_8822C << BIT_SHIFT_BAR_PKTNUM_TH_V1_8822C)
  10100. #define BIT_CLEAR_BAR_PKTNUM_TH_V1_8822C(x) \
  10101. ((x) & (~BITS_BAR_PKTNUM_TH_V1_8822C))
  10102. #define BIT_GET_BAR_PKTNUM_TH_V1_8822C(x) \
  10103. (((x) >> BIT_SHIFT_BAR_PKTNUM_TH_V1_8822C) & \
  10104. BIT_MASK_BAR_PKTNUM_TH_V1_8822C)
  10105. #define BIT_SET_BAR_PKTNUM_TH_V1_8822C(x, v) \
  10106. (BIT_CLEAR_BAR_PKTNUM_TH_V1_8822C(x) | BIT_BAR_PKTNUM_TH_V1_8822C(v))
  10107. /* 2 REG_RA_TRY_RATE_AGG_LMT_8822C */
  10108. #define BIT_SHIFT_RA_TRY_RATE_AGG_LMT_V1_8822C 0
  10109. #define BIT_MASK_RA_TRY_RATE_AGG_LMT_V1_8822C 0x3f
  10110. #define BIT_RA_TRY_RATE_AGG_LMT_V1_8822C(x) \
  10111. (((x) & BIT_MASK_RA_TRY_RATE_AGG_LMT_V1_8822C) \
  10112. << BIT_SHIFT_RA_TRY_RATE_AGG_LMT_V1_8822C)
  10113. #define BITS_RA_TRY_RATE_AGG_LMT_V1_8822C \
  10114. (BIT_MASK_RA_TRY_RATE_AGG_LMT_V1_8822C \
  10115. << BIT_SHIFT_RA_TRY_RATE_AGG_LMT_V1_8822C)
  10116. #define BIT_CLEAR_RA_TRY_RATE_AGG_LMT_V1_8822C(x) \
  10117. ((x) & (~BITS_RA_TRY_RATE_AGG_LMT_V1_8822C))
  10118. #define BIT_GET_RA_TRY_RATE_AGG_LMT_V1_8822C(x) \
  10119. (((x) >> BIT_SHIFT_RA_TRY_RATE_AGG_LMT_V1_8822C) & \
  10120. BIT_MASK_RA_TRY_RATE_AGG_LMT_V1_8822C)
  10121. #define BIT_SET_RA_TRY_RATE_AGG_LMT_V1_8822C(x, v) \
  10122. (BIT_CLEAR_RA_TRY_RATE_AGG_LMT_V1_8822C(x) | \
  10123. BIT_RA_TRY_RATE_AGG_LMT_V1_8822C(v))
  10124. /* 2 REG_MACID_SLEEP2_8822C */
  10125. #define BIT_SHIFT_MACID95_64PKTSLEEP_8822C 0
  10126. #define BIT_MASK_MACID95_64PKTSLEEP_8822C 0xffffffffL
  10127. #define BIT_MACID95_64PKTSLEEP_8822C(x) \
  10128. (((x) & BIT_MASK_MACID95_64PKTSLEEP_8822C) \
  10129. << BIT_SHIFT_MACID95_64PKTSLEEP_8822C)
  10130. #define BITS_MACID95_64PKTSLEEP_8822C \
  10131. (BIT_MASK_MACID95_64PKTSLEEP_8822C \
  10132. << BIT_SHIFT_MACID95_64PKTSLEEP_8822C)
  10133. #define BIT_CLEAR_MACID95_64PKTSLEEP_8822C(x) \
  10134. ((x) & (~BITS_MACID95_64PKTSLEEP_8822C))
  10135. #define BIT_GET_MACID95_64PKTSLEEP_8822C(x) \
  10136. (((x) >> BIT_SHIFT_MACID95_64PKTSLEEP_8822C) & \
  10137. BIT_MASK_MACID95_64PKTSLEEP_8822C)
  10138. #define BIT_SET_MACID95_64PKTSLEEP_8822C(x, v) \
  10139. (BIT_CLEAR_MACID95_64PKTSLEEP_8822C(x) | \
  10140. BIT_MACID95_64PKTSLEEP_8822C(v))
  10141. /* 2 REG_MACID_SLEEP_8822C */
  10142. #define BIT_SHIFT_MACID31_0_PKTSLEEP_8822C 0
  10143. #define BIT_MASK_MACID31_0_PKTSLEEP_8822C 0xffffffffL
  10144. #define BIT_MACID31_0_PKTSLEEP_8822C(x) \
  10145. (((x) & BIT_MASK_MACID31_0_PKTSLEEP_8822C) \
  10146. << BIT_SHIFT_MACID31_0_PKTSLEEP_8822C)
  10147. #define BITS_MACID31_0_PKTSLEEP_8822C \
  10148. (BIT_MASK_MACID31_0_PKTSLEEP_8822C \
  10149. << BIT_SHIFT_MACID31_0_PKTSLEEP_8822C)
  10150. #define BIT_CLEAR_MACID31_0_PKTSLEEP_8822C(x) \
  10151. ((x) & (~BITS_MACID31_0_PKTSLEEP_8822C))
  10152. #define BIT_GET_MACID31_0_PKTSLEEP_8822C(x) \
  10153. (((x) >> BIT_SHIFT_MACID31_0_PKTSLEEP_8822C) & \
  10154. BIT_MASK_MACID31_0_PKTSLEEP_8822C)
  10155. #define BIT_SET_MACID31_0_PKTSLEEP_8822C(x, v) \
  10156. (BIT_CLEAR_MACID31_0_PKTSLEEP_8822C(x) | \
  10157. BIT_MACID31_0_PKTSLEEP_8822C(v))
  10158. /* 2 REG_HW_SEQ0_8822C */
  10159. #define BIT_SHIFT_HW_SSN_SEQ0_8822C 0
  10160. #define BIT_MASK_HW_SSN_SEQ0_8822C 0xfff
  10161. #define BIT_HW_SSN_SEQ0_8822C(x) \
  10162. (((x) & BIT_MASK_HW_SSN_SEQ0_8822C) << BIT_SHIFT_HW_SSN_SEQ0_8822C)
  10163. #define BITS_HW_SSN_SEQ0_8822C \
  10164. (BIT_MASK_HW_SSN_SEQ0_8822C << BIT_SHIFT_HW_SSN_SEQ0_8822C)
  10165. #define BIT_CLEAR_HW_SSN_SEQ0_8822C(x) ((x) & (~BITS_HW_SSN_SEQ0_8822C))
  10166. #define BIT_GET_HW_SSN_SEQ0_8822C(x) \
  10167. (((x) >> BIT_SHIFT_HW_SSN_SEQ0_8822C) & BIT_MASK_HW_SSN_SEQ0_8822C)
  10168. #define BIT_SET_HW_SSN_SEQ0_8822C(x, v) \
  10169. (BIT_CLEAR_HW_SSN_SEQ0_8822C(x) | BIT_HW_SSN_SEQ0_8822C(v))
  10170. /* 2 REG_HW_SEQ1_8822C */
  10171. #define BIT_SHIFT_HW_SSN_SEQ1_8822C 0
  10172. #define BIT_MASK_HW_SSN_SEQ1_8822C 0xfff
  10173. #define BIT_HW_SSN_SEQ1_8822C(x) \
  10174. (((x) & BIT_MASK_HW_SSN_SEQ1_8822C) << BIT_SHIFT_HW_SSN_SEQ1_8822C)
  10175. #define BITS_HW_SSN_SEQ1_8822C \
  10176. (BIT_MASK_HW_SSN_SEQ1_8822C << BIT_SHIFT_HW_SSN_SEQ1_8822C)
  10177. #define BIT_CLEAR_HW_SSN_SEQ1_8822C(x) ((x) & (~BITS_HW_SSN_SEQ1_8822C))
  10178. #define BIT_GET_HW_SSN_SEQ1_8822C(x) \
  10179. (((x) >> BIT_SHIFT_HW_SSN_SEQ1_8822C) & BIT_MASK_HW_SSN_SEQ1_8822C)
  10180. #define BIT_SET_HW_SSN_SEQ1_8822C(x, v) \
  10181. (BIT_CLEAR_HW_SSN_SEQ1_8822C(x) | BIT_HW_SSN_SEQ1_8822C(v))
  10182. /* 2 REG_HW_SEQ2_8822C */
  10183. #define BIT_SHIFT_HW_SSN_SEQ2_8822C 0
  10184. #define BIT_MASK_HW_SSN_SEQ2_8822C 0xfff
  10185. #define BIT_HW_SSN_SEQ2_8822C(x) \
  10186. (((x) & BIT_MASK_HW_SSN_SEQ2_8822C) << BIT_SHIFT_HW_SSN_SEQ2_8822C)
  10187. #define BITS_HW_SSN_SEQ2_8822C \
  10188. (BIT_MASK_HW_SSN_SEQ2_8822C << BIT_SHIFT_HW_SSN_SEQ2_8822C)
  10189. #define BIT_CLEAR_HW_SSN_SEQ2_8822C(x) ((x) & (~BITS_HW_SSN_SEQ2_8822C))
  10190. #define BIT_GET_HW_SSN_SEQ2_8822C(x) \
  10191. (((x) >> BIT_SHIFT_HW_SSN_SEQ2_8822C) & BIT_MASK_HW_SSN_SEQ2_8822C)
  10192. #define BIT_SET_HW_SSN_SEQ2_8822C(x, v) \
  10193. (BIT_CLEAR_HW_SSN_SEQ2_8822C(x) | BIT_HW_SSN_SEQ2_8822C(v))
  10194. /* 2 REG_HW_SEQ3_8822C */
  10195. #define BIT_SHIFT_CSI_HWSEQ_SEL_8822C 12
  10196. #define BIT_MASK_CSI_HWSEQ_SEL_8822C 0x3
  10197. #define BIT_CSI_HWSEQ_SEL_8822C(x) \
  10198. (((x) & BIT_MASK_CSI_HWSEQ_SEL_8822C) << BIT_SHIFT_CSI_HWSEQ_SEL_8822C)
  10199. #define BITS_CSI_HWSEQ_SEL_8822C \
  10200. (BIT_MASK_CSI_HWSEQ_SEL_8822C << BIT_SHIFT_CSI_HWSEQ_SEL_8822C)
  10201. #define BIT_CLEAR_CSI_HWSEQ_SEL_8822C(x) ((x) & (~BITS_CSI_HWSEQ_SEL_8822C))
  10202. #define BIT_GET_CSI_HWSEQ_SEL_8822C(x) \
  10203. (((x) >> BIT_SHIFT_CSI_HWSEQ_SEL_8822C) & BIT_MASK_CSI_HWSEQ_SEL_8822C)
  10204. #define BIT_SET_CSI_HWSEQ_SEL_8822C(x, v) \
  10205. (BIT_CLEAR_CSI_HWSEQ_SEL_8822C(x) | BIT_CSI_HWSEQ_SEL_8822C(v))
  10206. #define BIT_SHIFT_HW_SSN_SEQ3_8822C 0
  10207. #define BIT_MASK_HW_SSN_SEQ3_8822C 0xfff
  10208. #define BIT_HW_SSN_SEQ3_8822C(x) \
  10209. (((x) & BIT_MASK_HW_SSN_SEQ3_8822C) << BIT_SHIFT_HW_SSN_SEQ3_8822C)
  10210. #define BITS_HW_SSN_SEQ3_8822C \
  10211. (BIT_MASK_HW_SSN_SEQ3_8822C << BIT_SHIFT_HW_SSN_SEQ3_8822C)
  10212. #define BIT_CLEAR_HW_SSN_SEQ3_8822C(x) ((x) & (~BITS_HW_SSN_SEQ3_8822C))
  10213. #define BIT_GET_HW_SSN_SEQ3_8822C(x) \
  10214. (((x) >> BIT_SHIFT_HW_SSN_SEQ3_8822C) & BIT_MASK_HW_SSN_SEQ3_8822C)
  10215. #define BIT_SET_HW_SSN_SEQ3_8822C(x, v) \
  10216. (BIT_CLEAR_HW_SSN_SEQ3_8822C(x) | BIT_HW_SSN_SEQ3_8822C(v))
  10217. /* 2 REG_NULL_PKT_STATUS_V1_8822C */
  10218. #define BIT_SHIFT_PTCL_TOTAL_PG_V2_8822C 2
  10219. #define BIT_MASK_PTCL_TOTAL_PG_V2_8822C 0x3fff
  10220. #define BIT_PTCL_TOTAL_PG_V2_8822C(x) \
  10221. (((x) & BIT_MASK_PTCL_TOTAL_PG_V2_8822C) \
  10222. << BIT_SHIFT_PTCL_TOTAL_PG_V2_8822C)
  10223. #define BITS_PTCL_TOTAL_PG_V2_8822C \
  10224. (BIT_MASK_PTCL_TOTAL_PG_V2_8822C << BIT_SHIFT_PTCL_TOTAL_PG_V2_8822C)
  10225. #define BIT_CLEAR_PTCL_TOTAL_PG_V2_8822C(x) \
  10226. ((x) & (~BITS_PTCL_TOTAL_PG_V2_8822C))
  10227. #define BIT_GET_PTCL_TOTAL_PG_V2_8822C(x) \
  10228. (((x) >> BIT_SHIFT_PTCL_TOTAL_PG_V2_8822C) & \
  10229. BIT_MASK_PTCL_TOTAL_PG_V2_8822C)
  10230. #define BIT_SET_PTCL_TOTAL_PG_V2_8822C(x, v) \
  10231. (BIT_CLEAR_PTCL_TOTAL_PG_V2_8822C(x) | BIT_PTCL_TOTAL_PG_V2_8822C(v))
  10232. #define BIT_TX_NULL_1_8822C BIT(1)
  10233. #define BIT_TX_NULL_0_8822C BIT(0)
  10234. /* 2 REG_PTCL_ERR_STATUS_8822C */
  10235. #define BIT_PTCL_RATE_TABLE_INVALID_8822C BIT(7)
  10236. #define BIT_FTM_T2R_ERROR_8822C BIT(6)
  10237. #define BIT_PTCL_ERR0_8822C BIT(5)
  10238. #define BIT_PTCL_ERR1_8822C BIT(4)
  10239. #define BIT_PTCL_ERR2_8822C BIT(3)
  10240. #define BIT_PTCL_ERR3_8822C BIT(2)
  10241. #define BIT_PTCL_ERR4_8822C BIT(1)
  10242. #define BIT_PTCL_ERR5_8822C BIT(0)
  10243. /* 2 REG_NULL_PKT_STATUS_EXTEND_8822C */
  10244. #define BIT_CLI3_TX_NULL_1_8822C BIT(7)
  10245. #define BIT_CLI3_TX_NULL_0_8822C BIT(6)
  10246. #define BIT_CLI2_TX_NULL_1_8822C BIT(5)
  10247. #define BIT_CLI2_TX_NULL_0_8822C BIT(4)
  10248. #define BIT_CLI1_TX_NULL_1_8822C BIT(3)
  10249. #define BIT_CLI1_TX_NULL_0_8822C BIT(2)
  10250. #define BIT_CLI0_TX_NULL_1_8822C BIT(1)
  10251. #define BIT_CLI0_TX_NULL_0_8822C BIT(0)
  10252. /* 2 REG_HQMGQ_DROP_8822C */
  10253. #define BIT_HIQ_DROP_8822C BIT(7)
  10254. #define BIT_MGQ_DROP_8822C BIT(6)
  10255. #define BIT_CLR_HGQ_REQ_BLOCK_8822C BIT(5)
  10256. /* 2 REG_PRECNT_CTRL_8822C */
  10257. /* 2 REG_NOT_VALID_8822C */
  10258. #define BIT_EN_PRECNT_8822C BIT(11)
  10259. #define BIT_SHIFT_PRECNT_TH_8822C 0
  10260. #define BIT_MASK_PRECNT_TH_8822C 0x7ff
  10261. #define BIT_PRECNT_TH_8822C(x) \
  10262. (((x) & BIT_MASK_PRECNT_TH_8822C) << BIT_SHIFT_PRECNT_TH_8822C)
  10263. #define BITS_PRECNT_TH_8822C \
  10264. (BIT_MASK_PRECNT_TH_8822C << BIT_SHIFT_PRECNT_TH_8822C)
  10265. #define BIT_CLEAR_PRECNT_TH_8822C(x) ((x) & (~BITS_PRECNT_TH_8822C))
  10266. #define BIT_GET_PRECNT_TH_8822C(x) \
  10267. (((x) >> BIT_SHIFT_PRECNT_TH_8822C) & BIT_MASK_PRECNT_TH_8822C)
  10268. #define BIT_SET_PRECNT_TH_8822C(x, v) \
  10269. (BIT_CLEAR_PRECNT_TH_8822C(x) | BIT_PRECNT_TH_8822C(v))
  10270. /* 2 REG_NOT_VALID_8822C */
  10271. /* 2 REG_BT_POLLUTE_PKT_CNT_8822C */
  10272. #define BIT_SHIFT_BT_POLLUTE_PKT_CNT_8822C 0
  10273. #define BIT_MASK_BT_POLLUTE_PKT_CNT_8822C 0xffff
  10274. #define BIT_BT_POLLUTE_PKT_CNT_8822C(x) \
  10275. (((x) & BIT_MASK_BT_POLLUTE_PKT_CNT_8822C) \
  10276. << BIT_SHIFT_BT_POLLUTE_PKT_CNT_8822C)
  10277. #define BITS_BT_POLLUTE_PKT_CNT_8822C \
  10278. (BIT_MASK_BT_POLLUTE_PKT_CNT_8822C \
  10279. << BIT_SHIFT_BT_POLLUTE_PKT_CNT_8822C)
  10280. #define BIT_CLEAR_BT_POLLUTE_PKT_CNT_8822C(x) \
  10281. ((x) & (~BITS_BT_POLLUTE_PKT_CNT_8822C))
  10282. #define BIT_GET_BT_POLLUTE_PKT_CNT_8822C(x) \
  10283. (((x) >> BIT_SHIFT_BT_POLLUTE_PKT_CNT_8822C) & \
  10284. BIT_MASK_BT_POLLUTE_PKT_CNT_8822C)
  10285. #define BIT_SET_BT_POLLUTE_PKT_CNT_8822C(x, v) \
  10286. (BIT_CLEAR_BT_POLLUTE_PKT_CNT_8822C(x) | \
  10287. BIT_BT_POLLUTE_PKT_CNT_8822C(v))
  10288. /* 2 REG_NOT_VALID_8822C */
  10289. /* 2 REG_PTCL_DBG_8822C */
  10290. #define BIT_SHIFT_PTCL_DBG_8822C 0
  10291. #define BIT_MASK_PTCL_DBG_8822C 0xffffffffL
  10292. #define BIT_PTCL_DBG_8822C(x) \
  10293. (((x) & BIT_MASK_PTCL_DBG_8822C) << BIT_SHIFT_PTCL_DBG_8822C)
  10294. #define BITS_PTCL_DBG_8822C \
  10295. (BIT_MASK_PTCL_DBG_8822C << BIT_SHIFT_PTCL_DBG_8822C)
  10296. #define BIT_CLEAR_PTCL_DBG_8822C(x) ((x) & (~BITS_PTCL_DBG_8822C))
  10297. #define BIT_GET_PTCL_DBG_8822C(x) \
  10298. (((x) >> BIT_SHIFT_PTCL_DBG_8822C) & BIT_MASK_PTCL_DBG_8822C)
  10299. #define BIT_SET_PTCL_DBG_8822C(x, v) \
  10300. (BIT_CLEAR_PTCL_DBG_8822C(x) | BIT_PTCL_DBG_8822C(v))
  10301. /* 2 REG_NOT_VALID_8822C */
  10302. /* 2 REG_CPUMGQ_TIMER_CTRL2_8822C */
  10303. #define BIT_SHIFT_TRI_HEAD_ADDR_8822C 16
  10304. #define BIT_MASK_TRI_HEAD_ADDR_8822C 0xfff
  10305. #define BIT_TRI_HEAD_ADDR_8822C(x) \
  10306. (((x) & BIT_MASK_TRI_HEAD_ADDR_8822C) << BIT_SHIFT_TRI_HEAD_ADDR_8822C)
  10307. #define BITS_TRI_HEAD_ADDR_8822C \
  10308. (BIT_MASK_TRI_HEAD_ADDR_8822C << BIT_SHIFT_TRI_HEAD_ADDR_8822C)
  10309. #define BIT_CLEAR_TRI_HEAD_ADDR_8822C(x) ((x) & (~BITS_TRI_HEAD_ADDR_8822C))
  10310. #define BIT_GET_TRI_HEAD_ADDR_8822C(x) \
  10311. (((x) >> BIT_SHIFT_TRI_HEAD_ADDR_8822C) & BIT_MASK_TRI_HEAD_ADDR_8822C)
  10312. #define BIT_SET_TRI_HEAD_ADDR_8822C(x, v) \
  10313. (BIT_CLEAR_TRI_HEAD_ADDR_8822C(x) | BIT_TRI_HEAD_ADDR_8822C(v))
  10314. #define BIT_DROP_TH_EN_8822C BIT(8)
  10315. #define BIT_SHIFT_DROP_TH_8822C 0
  10316. #define BIT_MASK_DROP_TH_8822C 0xff
  10317. #define BIT_DROP_TH_8822C(x) \
  10318. (((x) & BIT_MASK_DROP_TH_8822C) << BIT_SHIFT_DROP_TH_8822C)
  10319. #define BITS_DROP_TH_8822C (BIT_MASK_DROP_TH_8822C << BIT_SHIFT_DROP_TH_8822C)
  10320. #define BIT_CLEAR_DROP_TH_8822C(x) ((x) & (~BITS_DROP_TH_8822C))
  10321. #define BIT_GET_DROP_TH_8822C(x) \
  10322. (((x) >> BIT_SHIFT_DROP_TH_8822C) & BIT_MASK_DROP_TH_8822C)
  10323. #define BIT_SET_DROP_TH_8822C(x, v) \
  10324. (BIT_CLEAR_DROP_TH_8822C(x) | BIT_DROP_TH_8822C(v))
  10325. /* 2 REG_NOT_VALID_8822C */
  10326. /* 2 REG_DUMMY_PAGE4_V1_8822C */
  10327. /* 2 REG_MOREDATA_8822C */
  10328. #define BIT_MOREDATA_CTRL2_EN_V1_8822C BIT(3)
  10329. #define BIT_MOREDATA_CTRL1_EN_V1_8822C BIT(2)
  10330. #define BIT_PKTIN_MOREDATA_REPLACE_ENABLE_V1_8822C BIT(0)
  10331. /* 2 REG_Q0_Q1_INFO_8822C */
  10332. #define BIT_QUEUE_MACID_AC_NOT_THE_SAME_8822C BIT(31)
  10333. #define BIT_SHIFT_GTAB_ID_8822C 28
  10334. #define BIT_MASK_GTAB_ID_8822C 0x7
  10335. #define BIT_GTAB_ID_8822C(x) \
  10336. (((x) & BIT_MASK_GTAB_ID_8822C) << BIT_SHIFT_GTAB_ID_8822C)
  10337. #define BITS_GTAB_ID_8822C (BIT_MASK_GTAB_ID_8822C << BIT_SHIFT_GTAB_ID_8822C)
  10338. #define BIT_CLEAR_GTAB_ID_8822C(x) ((x) & (~BITS_GTAB_ID_8822C))
  10339. #define BIT_GET_GTAB_ID_8822C(x) \
  10340. (((x) >> BIT_SHIFT_GTAB_ID_8822C) & BIT_MASK_GTAB_ID_8822C)
  10341. #define BIT_SET_GTAB_ID_8822C(x, v) \
  10342. (BIT_CLEAR_GTAB_ID_8822C(x) | BIT_GTAB_ID_8822C(v))
  10343. #define BIT_SHIFT_AC1_PKT_INFO_8822C 16
  10344. #define BIT_MASK_AC1_PKT_INFO_8822C 0xfff
  10345. #define BIT_AC1_PKT_INFO_8822C(x) \
  10346. (((x) & BIT_MASK_AC1_PKT_INFO_8822C) << BIT_SHIFT_AC1_PKT_INFO_8822C)
  10347. #define BITS_AC1_PKT_INFO_8822C \
  10348. (BIT_MASK_AC1_PKT_INFO_8822C << BIT_SHIFT_AC1_PKT_INFO_8822C)
  10349. #define BIT_CLEAR_AC1_PKT_INFO_8822C(x) ((x) & (~BITS_AC1_PKT_INFO_8822C))
  10350. #define BIT_GET_AC1_PKT_INFO_8822C(x) \
  10351. (((x) >> BIT_SHIFT_AC1_PKT_INFO_8822C) & BIT_MASK_AC1_PKT_INFO_8822C)
  10352. #define BIT_SET_AC1_PKT_INFO_8822C(x, v) \
  10353. (BIT_CLEAR_AC1_PKT_INFO_8822C(x) | BIT_AC1_PKT_INFO_8822C(v))
  10354. #define BIT_QUEUE_MACID_AC_NOT_THE_SAME_V1_8822C BIT(15)
  10355. #define BIT_SHIFT_GTAB_ID_V1_8822C 12
  10356. #define BIT_MASK_GTAB_ID_V1_8822C 0x7
  10357. #define BIT_GTAB_ID_V1_8822C(x) \
  10358. (((x) & BIT_MASK_GTAB_ID_V1_8822C) << BIT_SHIFT_GTAB_ID_V1_8822C)
  10359. #define BITS_GTAB_ID_V1_8822C \
  10360. (BIT_MASK_GTAB_ID_V1_8822C << BIT_SHIFT_GTAB_ID_V1_8822C)
  10361. #define BIT_CLEAR_GTAB_ID_V1_8822C(x) ((x) & (~BITS_GTAB_ID_V1_8822C))
  10362. #define BIT_GET_GTAB_ID_V1_8822C(x) \
  10363. (((x) >> BIT_SHIFT_GTAB_ID_V1_8822C) & BIT_MASK_GTAB_ID_V1_8822C)
  10364. #define BIT_SET_GTAB_ID_V1_8822C(x, v) \
  10365. (BIT_CLEAR_GTAB_ID_V1_8822C(x) | BIT_GTAB_ID_V1_8822C(v))
  10366. #define BIT_SHIFT_AC0_PKT_INFO_8822C 0
  10367. #define BIT_MASK_AC0_PKT_INFO_8822C 0xfff
  10368. #define BIT_AC0_PKT_INFO_8822C(x) \
  10369. (((x) & BIT_MASK_AC0_PKT_INFO_8822C) << BIT_SHIFT_AC0_PKT_INFO_8822C)
  10370. #define BITS_AC0_PKT_INFO_8822C \
  10371. (BIT_MASK_AC0_PKT_INFO_8822C << BIT_SHIFT_AC0_PKT_INFO_8822C)
  10372. #define BIT_CLEAR_AC0_PKT_INFO_8822C(x) ((x) & (~BITS_AC0_PKT_INFO_8822C))
  10373. #define BIT_GET_AC0_PKT_INFO_8822C(x) \
  10374. (((x) >> BIT_SHIFT_AC0_PKT_INFO_8822C) & BIT_MASK_AC0_PKT_INFO_8822C)
  10375. #define BIT_SET_AC0_PKT_INFO_8822C(x, v) \
  10376. (BIT_CLEAR_AC0_PKT_INFO_8822C(x) | BIT_AC0_PKT_INFO_8822C(v))
  10377. /* 2 REG_Q2_Q3_INFO_8822C */
  10378. #define BIT_QUEUE_MACID_AC_NOT_THE_SAME_8822C BIT(31)
  10379. #define BIT_SHIFT_GTAB_ID_8822C 28
  10380. #define BIT_MASK_GTAB_ID_8822C 0x7
  10381. #define BIT_GTAB_ID_8822C(x) \
  10382. (((x) & BIT_MASK_GTAB_ID_8822C) << BIT_SHIFT_GTAB_ID_8822C)
  10383. #define BITS_GTAB_ID_8822C (BIT_MASK_GTAB_ID_8822C << BIT_SHIFT_GTAB_ID_8822C)
  10384. #define BIT_CLEAR_GTAB_ID_8822C(x) ((x) & (~BITS_GTAB_ID_8822C))
  10385. #define BIT_GET_GTAB_ID_8822C(x) \
  10386. (((x) >> BIT_SHIFT_GTAB_ID_8822C) & BIT_MASK_GTAB_ID_8822C)
  10387. #define BIT_SET_GTAB_ID_8822C(x, v) \
  10388. (BIT_CLEAR_GTAB_ID_8822C(x) | BIT_GTAB_ID_8822C(v))
  10389. #define BIT_SHIFT_AC3_PKT_INFO_8822C 16
  10390. #define BIT_MASK_AC3_PKT_INFO_8822C 0xfff
  10391. #define BIT_AC3_PKT_INFO_8822C(x) \
  10392. (((x) & BIT_MASK_AC3_PKT_INFO_8822C) << BIT_SHIFT_AC3_PKT_INFO_8822C)
  10393. #define BITS_AC3_PKT_INFO_8822C \
  10394. (BIT_MASK_AC3_PKT_INFO_8822C << BIT_SHIFT_AC3_PKT_INFO_8822C)
  10395. #define BIT_CLEAR_AC3_PKT_INFO_8822C(x) ((x) & (~BITS_AC3_PKT_INFO_8822C))
  10396. #define BIT_GET_AC3_PKT_INFO_8822C(x) \
  10397. (((x) >> BIT_SHIFT_AC3_PKT_INFO_8822C) & BIT_MASK_AC3_PKT_INFO_8822C)
  10398. #define BIT_SET_AC3_PKT_INFO_8822C(x, v) \
  10399. (BIT_CLEAR_AC3_PKT_INFO_8822C(x) | BIT_AC3_PKT_INFO_8822C(v))
  10400. #define BIT_QUEUE_MACID_AC_NOT_THE_SAME_V1_8822C BIT(15)
  10401. #define BIT_SHIFT_GTAB_ID_V1_8822C 12
  10402. #define BIT_MASK_GTAB_ID_V1_8822C 0x7
  10403. #define BIT_GTAB_ID_V1_8822C(x) \
  10404. (((x) & BIT_MASK_GTAB_ID_V1_8822C) << BIT_SHIFT_GTAB_ID_V1_8822C)
  10405. #define BITS_GTAB_ID_V1_8822C \
  10406. (BIT_MASK_GTAB_ID_V1_8822C << BIT_SHIFT_GTAB_ID_V1_8822C)
  10407. #define BIT_CLEAR_GTAB_ID_V1_8822C(x) ((x) & (~BITS_GTAB_ID_V1_8822C))
  10408. #define BIT_GET_GTAB_ID_V1_8822C(x) \
  10409. (((x) >> BIT_SHIFT_GTAB_ID_V1_8822C) & BIT_MASK_GTAB_ID_V1_8822C)
  10410. #define BIT_SET_GTAB_ID_V1_8822C(x, v) \
  10411. (BIT_CLEAR_GTAB_ID_V1_8822C(x) | BIT_GTAB_ID_V1_8822C(v))
  10412. #define BIT_SHIFT_AC2_PKT_INFO_8822C 0
  10413. #define BIT_MASK_AC2_PKT_INFO_8822C 0xfff
  10414. #define BIT_AC2_PKT_INFO_8822C(x) \
  10415. (((x) & BIT_MASK_AC2_PKT_INFO_8822C) << BIT_SHIFT_AC2_PKT_INFO_8822C)
  10416. #define BITS_AC2_PKT_INFO_8822C \
  10417. (BIT_MASK_AC2_PKT_INFO_8822C << BIT_SHIFT_AC2_PKT_INFO_8822C)
  10418. #define BIT_CLEAR_AC2_PKT_INFO_8822C(x) ((x) & (~BITS_AC2_PKT_INFO_8822C))
  10419. #define BIT_GET_AC2_PKT_INFO_8822C(x) \
  10420. (((x) >> BIT_SHIFT_AC2_PKT_INFO_8822C) & BIT_MASK_AC2_PKT_INFO_8822C)
  10421. #define BIT_SET_AC2_PKT_INFO_8822C(x, v) \
  10422. (BIT_CLEAR_AC2_PKT_INFO_8822C(x) | BIT_AC2_PKT_INFO_8822C(v))
  10423. /* 2 REG_Q4_Q5_INFO_8822C */
  10424. #define BIT_QUEUE_MACID_AC_NOT_THE_SAME_8822C BIT(31)
  10425. #define BIT_SHIFT_GTAB_ID_8822C 28
  10426. #define BIT_MASK_GTAB_ID_8822C 0x7
  10427. #define BIT_GTAB_ID_8822C(x) \
  10428. (((x) & BIT_MASK_GTAB_ID_8822C) << BIT_SHIFT_GTAB_ID_8822C)
  10429. #define BITS_GTAB_ID_8822C (BIT_MASK_GTAB_ID_8822C << BIT_SHIFT_GTAB_ID_8822C)
  10430. #define BIT_CLEAR_GTAB_ID_8822C(x) ((x) & (~BITS_GTAB_ID_8822C))
  10431. #define BIT_GET_GTAB_ID_8822C(x) \
  10432. (((x) >> BIT_SHIFT_GTAB_ID_8822C) & BIT_MASK_GTAB_ID_8822C)
  10433. #define BIT_SET_GTAB_ID_8822C(x, v) \
  10434. (BIT_CLEAR_GTAB_ID_8822C(x) | BIT_GTAB_ID_8822C(v))
  10435. #define BIT_SHIFT_AC5_PKT_INFO_8822C 16
  10436. #define BIT_MASK_AC5_PKT_INFO_8822C 0xfff
  10437. #define BIT_AC5_PKT_INFO_8822C(x) \
  10438. (((x) & BIT_MASK_AC5_PKT_INFO_8822C) << BIT_SHIFT_AC5_PKT_INFO_8822C)
  10439. #define BITS_AC5_PKT_INFO_8822C \
  10440. (BIT_MASK_AC5_PKT_INFO_8822C << BIT_SHIFT_AC5_PKT_INFO_8822C)
  10441. #define BIT_CLEAR_AC5_PKT_INFO_8822C(x) ((x) & (~BITS_AC5_PKT_INFO_8822C))
  10442. #define BIT_GET_AC5_PKT_INFO_8822C(x) \
  10443. (((x) >> BIT_SHIFT_AC5_PKT_INFO_8822C) & BIT_MASK_AC5_PKT_INFO_8822C)
  10444. #define BIT_SET_AC5_PKT_INFO_8822C(x, v) \
  10445. (BIT_CLEAR_AC5_PKT_INFO_8822C(x) | BIT_AC5_PKT_INFO_8822C(v))
  10446. #define BIT_QUEUE_MACID_AC_NOT_THE_SAME_V1_8822C BIT(15)
  10447. #define BIT_SHIFT_GTAB_ID_V1_8822C 12
  10448. #define BIT_MASK_GTAB_ID_V1_8822C 0x7
  10449. #define BIT_GTAB_ID_V1_8822C(x) \
  10450. (((x) & BIT_MASK_GTAB_ID_V1_8822C) << BIT_SHIFT_GTAB_ID_V1_8822C)
  10451. #define BITS_GTAB_ID_V1_8822C \
  10452. (BIT_MASK_GTAB_ID_V1_8822C << BIT_SHIFT_GTAB_ID_V1_8822C)
  10453. #define BIT_CLEAR_GTAB_ID_V1_8822C(x) ((x) & (~BITS_GTAB_ID_V1_8822C))
  10454. #define BIT_GET_GTAB_ID_V1_8822C(x) \
  10455. (((x) >> BIT_SHIFT_GTAB_ID_V1_8822C) & BIT_MASK_GTAB_ID_V1_8822C)
  10456. #define BIT_SET_GTAB_ID_V1_8822C(x, v) \
  10457. (BIT_CLEAR_GTAB_ID_V1_8822C(x) | BIT_GTAB_ID_V1_8822C(v))
  10458. #define BIT_SHIFT_AC4_PKT_INFO_8822C 0
  10459. #define BIT_MASK_AC4_PKT_INFO_8822C 0xfff
  10460. #define BIT_AC4_PKT_INFO_8822C(x) \
  10461. (((x) & BIT_MASK_AC4_PKT_INFO_8822C) << BIT_SHIFT_AC4_PKT_INFO_8822C)
  10462. #define BITS_AC4_PKT_INFO_8822C \
  10463. (BIT_MASK_AC4_PKT_INFO_8822C << BIT_SHIFT_AC4_PKT_INFO_8822C)
  10464. #define BIT_CLEAR_AC4_PKT_INFO_8822C(x) ((x) & (~BITS_AC4_PKT_INFO_8822C))
  10465. #define BIT_GET_AC4_PKT_INFO_8822C(x) \
  10466. (((x) >> BIT_SHIFT_AC4_PKT_INFO_8822C) & BIT_MASK_AC4_PKT_INFO_8822C)
  10467. #define BIT_SET_AC4_PKT_INFO_8822C(x, v) \
  10468. (BIT_CLEAR_AC4_PKT_INFO_8822C(x) | BIT_AC4_PKT_INFO_8822C(v))
  10469. /* 2 REG_Q6_Q7_INFO_8822C */
  10470. #define BIT_QUEUE_MACID_AC_NOT_THE_SAME_8822C BIT(31)
  10471. #define BIT_SHIFT_GTAB_ID_8822C 28
  10472. #define BIT_MASK_GTAB_ID_8822C 0x7
  10473. #define BIT_GTAB_ID_8822C(x) \
  10474. (((x) & BIT_MASK_GTAB_ID_8822C) << BIT_SHIFT_GTAB_ID_8822C)
  10475. #define BITS_GTAB_ID_8822C (BIT_MASK_GTAB_ID_8822C << BIT_SHIFT_GTAB_ID_8822C)
  10476. #define BIT_CLEAR_GTAB_ID_8822C(x) ((x) & (~BITS_GTAB_ID_8822C))
  10477. #define BIT_GET_GTAB_ID_8822C(x) \
  10478. (((x) >> BIT_SHIFT_GTAB_ID_8822C) & BIT_MASK_GTAB_ID_8822C)
  10479. #define BIT_SET_GTAB_ID_8822C(x, v) \
  10480. (BIT_CLEAR_GTAB_ID_8822C(x) | BIT_GTAB_ID_8822C(v))
  10481. #define BIT_SHIFT_AC7_PKT_INFO_8822C 16
  10482. #define BIT_MASK_AC7_PKT_INFO_8822C 0xfff
  10483. #define BIT_AC7_PKT_INFO_8822C(x) \
  10484. (((x) & BIT_MASK_AC7_PKT_INFO_8822C) << BIT_SHIFT_AC7_PKT_INFO_8822C)
  10485. #define BITS_AC7_PKT_INFO_8822C \
  10486. (BIT_MASK_AC7_PKT_INFO_8822C << BIT_SHIFT_AC7_PKT_INFO_8822C)
  10487. #define BIT_CLEAR_AC7_PKT_INFO_8822C(x) ((x) & (~BITS_AC7_PKT_INFO_8822C))
  10488. #define BIT_GET_AC7_PKT_INFO_8822C(x) \
  10489. (((x) >> BIT_SHIFT_AC7_PKT_INFO_8822C) & BIT_MASK_AC7_PKT_INFO_8822C)
  10490. #define BIT_SET_AC7_PKT_INFO_8822C(x, v) \
  10491. (BIT_CLEAR_AC7_PKT_INFO_8822C(x) | BIT_AC7_PKT_INFO_8822C(v))
  10492. #define BIT_QUEUE_MACID_AC_NOT_THE_SAME_V1_8822C BIT(15)
  10493. #define BIT_SHIFT_GTAB_ID_V1_8822C 12
  10494. #define BIT_MASK_GTAB_ID_V1_8822C 0x7
  10495. #define BIT_GTAB_ID_V1_8822C(x) \
  10496. (((x) & BIT_MASK_GTAB_ID_V1_8822C) << BIT_SHIFT_GTAB_ID_V1_8822C)
  10497. #define BITS_GTAB_ID_V1_8822C \
  10498. (BIT_MASK_GTAB_ID_V1_8822C << BIT_SHIFT_GTAB_ID_V1_8822C)
  10499. #define BIT_CLEAR_GTAB_ID_V1_8822C(x) ((x) & (~BITS_GTAB_ID_V1_8822C))
  10500. #define BIT_GET_GTAB_ID_V1_8822C(x) \
  10501. (((x) >> BIT_SHIFT_GTAB_ID_V1_8822C) & BIT_MASK_GTAB_ID_V1_8822C)
  10502. #define BIT_SET_GTAB_ID_V1_8822C(x, v) \
  10503. (BIT_CLEAR_GTAB_ID_V1_8822C(x) | BIT_GTAB_ID_V1_8822C(v))
  10504. #define BIT_SHIFT_AC6_PKT_INFO_8822C 0
  10505. #define BIT_MASK_AC6_PKT_INFO_8822C 0xfff
  10506. #define BIT_AC6_PKT_INFO_8822C(x) \
  10507. (((x) & BIT_MASK_AC6_PKT_INFO_8822C) << BIT_SHIFT_AC6_PKT_INFO_8822C)
  10508. #define BITS_AC6_PKT_INFO_8822C \
  10509. (BIT_MASK_AC6_PKT_INFO_8822C << BIT_SHIFT_AC6_PKT_INFO_8822C)
  10510. #define BIT_CLEAR_AC6_PKT_INFO_8822C(x) ((x) & (~BITS_AC6_PKT_INFO_8822C))
  10511. #define BIT_GET_AC6_PKT_INFO_8822C(x) \
  10512. (((x) >> BIT_SHIFT_AC6_PKT_INFO_8822C) & BIT_MASK_AC6_PKT_INFO_8822C)
  10513. #define BIT_SET_AC6_PKT_INFO_8822C(x, v) \
  10514. (BIT_CLEAR_AC6_PKT_INFO_8822C(x) | BIT_AC6_PKT_INFO_8822C(v))
  10515. /* 2 REG_MGQ_HIQ_INFO_8822C */
  10516. #define BIT_SHIFT_HIQ_PKT_INFO_8822C 16
  10517. #define BIT_MASK_HIQ_PKT_INFO_8822C 0xfff
  10518. #define BIT_HIQ_PKT_INFO_8822C(x) \
  10519. (((x) & BIT_MASK_HIQ_PKT_INFO_8822C) << BIT_SHIFT_HIQ_PKT_INFO_8822C)
  10520. #define BITS_HIQ_PKT_INFO_8822C \
  10521. (BIT_MASK_HIQ_PKT_INFO_8822C << BIT_SHIFT_HIQ_PKT_INFO_8822C)
  10522. #define BIT_CLEAR_HIQ_PKT_INFO_8822C(x) ((x) & (~BITS_HIQ_PKT_INFO_8822C))
  10523. #define BIT_GET_HIQ_PKT_INFO_8822C(x) \
  10524. (((x) >> BIT_SHIFT_HIQ_PKT_INFO_8822C) & BIT_MASK_HIQ_PKT_INFO_8822C)
  10525. #define BIT_SET_HIQ_PKT_INFO_8822C(x, v) \
  10526. (BIT_CLEAR_HIQ_PKT_INFO_8822C(x) | BIT_HIQ_PKT_INFO_8822C(v))
  10527. #define BIT_SHIFT_MGQ_PKT_INFO_8822C 0
  10528. #define BIT_MASK_MGQ_PKT_INFO_8822C 0xfff
  10529. #define BIT_MGQ_PKT_INFO_8822C(x) \
  10530. (((x) & BIT_MASK_MGQ_PKT_INFO_8822C) << BIT_SHIFT_MGQ_PKT_INFO_8822C)
  10531. #define BITS_MGQ_PKT_INFO_8822C \
  10532. (BIT_MASK_MGQ_PKT_INFO_8822C << BIT_SHIFT_MGQ_PKT_INFO_8822C)
  10533. #define BIT_CLEAR_MGQ_PKT_INFO_8822C(x) ((x) & (~BITS_MGQ_PKT_INFO_8822C))
  10534. #define BIT_GET_MGQ_PKT_INFO_8822C(x) \
  10535. (((x) >> BIT_SHIFT_MGQ_PKT_INFO_8822C) & BIT_MASK_MGQ_PKT_INFO_8822C)
  10536. #define BIT_SET_MGQ_PKT_INFO_8822C(x, v) \
  10537. (BIT_CLEAR_MGQ_PKT_INFO_8822C(x) | BIT_MGQ_PKT_INFO_8822C(v))
  10538. /* 2 REG_CMDQ_BCNQ_INFO_8822C */
  10539. #define BIT_SHIFT_CMDQ_PKT_INFO_8822C 16
  10540. #define BIT_MASK_CMDQ_PKT_INFO_8822C 0xfff
  10541. #define BIT_CMDQ_PKT_INFO_8822C(x) \
  10542. (((x) & BIT_MASK_CMDQ_PKT_INFO_8822C) << BIT_SHIFT_CMDQ_PKT_INFO_8822C)
  10543. #define BITS_CMDQ_PKT_INFO_8822C \
  10544. (BIT_MASK_CMDQ_PKT_INFO_8822C << BIT_SHIFT_CMDQ_PKT_INFO_8822C)
  10545. #define BIT_CLEAR_CMDQ_PKT_INFO_8822C(x) ((x) & (~BITS_CMDQ_PKT_INFO_8822C))
  10546. #define BIT_GET_CMDQ_PKT_INFO_8822C(x) \
  10547. (((x) >> BIT_SHIFT_CMDQ_PKT_INFO_8822C) & BIT_MASK_CMDQ_PKT_INFO_8822C)
  10548. #define BIT_SET_CMDQ_PKT_INFO_8822C(x, v) \
  10549. (BIT_CLEAR_CMDQ_PKT_INFO_8822C(x) | BIT_CMDQ_PKT_INFO_8822C(v))
  10550. #define BIT_SHIFT_BCNQ_PKT_INFO_8822C 0
  10551. #define BIT_MASK_BCNQ_PKT_INFO_8822C 0xfff
  10552. #define BIT_BCNQ_PKT_INFO_8822C(x) \
  10553. (((x) & BIT_MASK_BCNQ_PKT_INFO_8822C) << BIT_SHIFT_BCNQ_PKT_INFO_8822C)
  10554. #define BITS_BCNQ_PKT_INFO_8822C \
  10555. (BIT_MASK_BCNQ_PKT_INFO_8822C << BIT_SHIFT_BCNQ_PKT_INFO_8822C)
  10556. #define BIT_CLEAR_BCNQ_PKT_INFO_8822C(x) ((x) & (~BITS_BCNQ_PKT_INFO_8822C))
  10557. #define BIT_GET_BCNQ_PKT_INFO_8822C(x) \
  10558. (((x) >> BIT_SHIFT_BCNQ_PKT_INFO_8822C) & BIT_MASK_BCNQ_PKT_INFO_8822C)
  10559. #define BIT_SET_BCNQ_PKT_INFO_8822C(x, v) \
  10560. (BIT_CLEAR_BCNQ_PKT_INFO_8822C(x) | BIT_BCNQ_PKT_INFO_8822C(v))
  10561. /* 2 REG_LOOPBACK_OPTION_8822C */
  10562. #define BIT_LOOPACK_FAST_EDCA_EN_8822C BIT(24)
  10563. /* 2 REG_AESIV_SETTING_8822C */
  10564. #define BIT_SHIFT_AESIV_OFFSET_8822C 0
  10565. #define BIT_MASK_AESIV_OFFSET_8822C 0xfff
  10566. #define BIT_AESIV_OFFSET_8822C(x) \
  10567. (((x) & BIT_MASK_AESIV_OFFSET_8822C) << BIT_SHIFT_AESIV_OFFSET_8822C)
  10568. #define BITS_AESIV_OFFSET_8822C \
  10569. (BIT_MASK_AESIV_OFFSET_8822C << BIT_SHIFT_AESIV_OFFSET_8822C)
  10570. #define BIT_CLEAR_AESIV_OFFSET_8822C(x) ((x) & (~BITS_AESIV_OFFSET_8822C))
  10571. #define BIT_GET_AESIV_OFFSET_8822C(x) \
  10572. (((x) >> BIT_SHIFT_AESIV_OFFSET_8822C) & BIT_MASK_AESIV_OFFSET_8822C)
  10573. #define BIT_SET_AESIV_OFFSET_8822C(x, v) \
  10574. (BIT_CLEAR_AESIV_OFFSET_8822C(x) | BIT_AESIV_OFFSET_8822C(v))
  10575. /* 2 REG_BF0_TIME_SETTING_8822C */
  10576. #define BIT_BF0_TIMER_SET_8822C BIT(31)
  10577. #define BIT_BF0_TIMER_CLR_8822C BIT(30)
  10578. #define BIT_BF0_UPDATE_EN_8822C BIT(29)
  10579. #define BIT_BF0_TIMER_EN_8822C BIT(28)
  10580. #define BIT_SHIFT_BF0_PRETIME_OVER_8822C 16
  10581. #define BIT_MASK_BF0_PRETIME_OVER_8822C 0xfff
  10582. #define BIT_BF0_PRETIME_OVER_8822C(x) \
  10583. (((x) & BIT_MASK_BF0_PRETIME_OVER_8822C) \
  10584. << BIT_SHIFT_BF0_PRETIME_OVER_8822C)
  10585. #define BITS_BF0_PRETIME_OVER_8822C \
  10586. (BIT_MASK_BF0_PRETIME_OVER_8822C << BIT_SHIFT_BF0_PRETIME_OVER_8822C)
  10587. #define BIT_CLEAR_BF0_PRETIME_OVER_8822C(x) \
  10588. ((x) & (~BITS_BF0_PRETIME_OVER_8822C))
  10589. #define BIT_GET_BF0_PRETIME_OVER_8822C(x) \
  10590. (((x) >> BIT_SHIFT_BF0_PRETIME_OVER_8822C) & \
  10591. BIT_MASK_BF0_PRETIME_OVER_8822C)
  10592. #define BIT_SET_BF0_PRETIME_OVER_8822C(x, v) \
  10593. (BIT_CLEAR_BF0_PRETIME_OVER_8822C(x) | BIT_BF0_PRETIME_OVER_8822C(v))
  10594. #define BIT_SHIFT_BF0_LIFETIME_8822C 0
  10595. #define BIT_MASK_BF0_LIFETIME_8822C 0xffff
  10596. #define BIT_BF0_LIFETIME_8822C(x) \
  10597. (((x) & BIT_MASK_BF0_LIFETIME_8822C) << BIT_SHIFT_BF0_LIFETIME_8822C)
  10598. #define BITS_BF0_LIFETIME_8822C \
  10599. (BIT_MASK_BF0_LIFETIME_8822C << BIT_SHIFT_BF0_LIFETIME_8822C)
  10600. #define BIT_CLEAR_BF0_LIFETIME_8822C(x) ((x) & (~BITS_BF0_LIFETIME_8822C))
  10601. #define BIT_GET_BF0_LIFETIME_8822C(x) \
  10602. (((x) >> BIT_SHIFT_BF0_LIFETIME_8822C) & BIT_MASK_BF0_LIFETIME_8822C)
  10603. #define BIT_SET_BF0_LIFETIME_8822C(x, v) \
  10604. (BIT_CLEAR_BF0_LIFETIME_8822C(x) | BIT_BF0_LIFETIME_8822C(v))
  10605. /* 2 REG_BF1_TIME_SETTING_8822C */
  10606. #define BIT_BF1_TIMER_SET_8822C BIT(31)
  10607. #define BIT_BF1_TIMER_CLR_8822C BIT(30)
  10608. #define BIT_BF1_UPDATE_EN_8822C BIT(29)
  10609. #define BIT_BF1_TIMER_EN_8822C BIT(28)
  10610. #define BIT_SHIFT_BF1_PRETIME_OVER_8822C 16
  10611. #define BIT_MASK_BF1_PRETIME_OVER_8822C 0xfff
  10612. #define BIT_BF1_PRETIME_OVER_8822C(x) \
  10613. (((x) & BIT_MASK_BF1_PRETIME_OVER_8822C) \
  10614. << BIT_SHIFT_BF1_PRETIME_OVER_8822C)
  10615. #define BITS_BF1_PRETIME_OVER_8822C \
  10616. (BIT_MASK_BF1_PRETIME_OVER_8822C << BIT_SHIFT_BF1_PRETIME_OVER_8822C)
  10617. #define BIT_CLEAR_BF1_PRETIME_OVER_8822C(x) \
  10618. ((x) & (~BITS_BF1_PRETIME_OVER_8822C))
  10619. #define BIT_GET_BF1_PRETIME_OVER_8822C(x) \
  10620. (((x) >> BIT_SHIFT_BF1_PRETIME_OVER_8822C) & \
  10621. BIT_MASK_BF1_PRETIME_OVER_8822C)
  10622. #define BIT_SET_BF1_PRETIME_OVER_8822C(x, v) \
  10623. (BIT_CLEAR_BF1_PRETIME_OVER_8822C(x) | BIT_BF1_PRETIME_OVER_8822C(v))
  10624. #define BIT_SHIFT_BF1_LIFETIME_8822C 0
  10625. #define BIT_MASK_BF1_LIFETIME_8822C 0xffff
  10626. #define BIT_BF1_LIFETIME_8822C(x) \
  10627. (((x) & BIT_MASK_BF1_LIFETIME_8822C) << BIT_SHIFT_BF1_LIFETIME_8822C)
  10628. #define BITS_BF1_LIFETIME_8822C \
  10629. (BIT_MASK_BF1_LIFETIME_8822C << BIT_SHIFT_BF1_LIFETIME_8822C)
  10630. #define BIT_CLEAR_BF1_LIFETIME_8822C(x) ((x) & (~BITS_BF1_LIFETIME_8822C))
  10631. #define BIT_GET_BF1_LIFETIME_8822C(x) \
  10632. (((x) >> BIT_SHIFT_BF1_LIFETIME_8822C) & BIT_MASK_BF1_LIFETIME_8822C)
  10633. #define BIT_SET_BF1_LIFETIME_8822C(x, v) \
  10634. (BIT_CLEAR_BF1_LIFETIME_8822C(x) | BIT_BF1_LIFETIME_8822C(v))
  10635. /* 2 REG_BF_TIMEOUT_EN_8822C */
  10636. #define BIT_EN_VHT_LDPC_8822C BIT(9)
  10637. #define BIT_EN_HT_LDPC_8822C BIT(8)
  10638. #define BIT_BF1_TIMEOUT_EN_8822C BIT(1)
  10639. #define BIT_BF0_TIMEOUT_EN_8822C BIT(0)
  10640. /* 2 REG_MACID_RELEASE0_8822C */
  10641. #define BIT_SHIFT_MACID31_0_RELEASE_8822C 0
  10642. #define BIT_MASK_MACID31_0_RELEASE_8822C 0xffffffffL
  10643. #define BIT_MACID31_0_RELEASE_8822C(x) \
  10644. (((x) & BIT_MASK_MACID31_0_RELEASE_8822C) \
  10645. << BIT_SHIFT_MACID31_0_RELEASE_8822C)
  10646. #define BITS_MACID31_0_RELEASE_8822C \
  10647. (BIT_MASK_MACID31_0_RELEASE_8822C << BIT_SHIFT_MACID31_0_RELEASE_8822C)
  10648. #define BIT_CLEAR_MACID31_0_RELEASE_8822C(x) \
  10649. ((x) & (~BITS_MACID31_0_RELEASE_8822C))
  10650. #define BIT_GET_MACID31_0_RELEASE_8822C(x) \
  10651. (((x) >> BIT_SHIFT_MACID31_0_RELEASE_8822C) & \
  10652. BIT_MASK_MACID31_0_RELEASE_8822C)
  10653. #define BIT_SET_MACID31_0_RELEASE_8822C(x, v) \
  10654. (BIT_CLEAR_MACID31_0_RELEASE_8822C(x) | BIT_MACID31_0_RELEASE_8822C(v))
  10655. /* 2 REG_MACID_RELEASE1_8822C */
  10656. #define BIT_SHIFT_MACID63_32_RELEASE_8822C 0
  10657. #define BIT_MASK_MACID63_32_RELEASE_8822C 0xffffffffL
  10658. #define BIT_MACID63_32_RELEASE_8822C(x) \
  10659. (((x) & BIT_MASK_MACID63_32_RELEASE_8822C) \
  10660. << BIT_SHIFT_MACID63_32_RELEASE_8822C)
  10661. #define BITS_MACID63_32_RELEASE_8822C \
  10662. (BIT_MASK_MACID63_32_RELEASE_8822C \
  10663. << BIT_SHIFT_MACID63_32_RELEASE_8822C)
  10664. #define BIT_CLEAR_MACID63_32_RELEASE_8822C(x) \
  10665. ((x) & (~BITS_MACID63_32_RELEASE_8822C))
  10666. #define BIT_GET_MACID63_32_RELEASE_8822C(x) \
  10667. (((x) >> BIT_SHIFT_MACID63_32_RELEASE_8822C) & \
  10668. BIT_MASK_MACID63_32_RELEASE_8822C)
  10669. #define BIT_SET_MACID63_32_RELEASE_8822C(x, v) \
  10670. (BIT_CLEAR_MACID63_32_RELEASE_8822C(x) | \
  10671. BIT_MACID63_32_RELEASE_8822C(v))
  10672. /* 2 REG_MACID_RELEASE2_8822C */
  10673. #define BIT_SHIFT_MACID95_64_RELEASE_8822C 0
  10674. #define BIT_MASK_MACID95_64_RELEASE_8822C 0xffffffffL
  10675. #define BIT_MACID95_64_RELEASE_8822C(x) \
  10676. (((x) & BIT_MASK_MACID95_64_RELEASE_8822C) \
  10677. << BIT_SHIFT_MACID95_64_RELEASE_8822C)
  10678. #define BITS_MACID95_64_RELEASE_8822C \
  10679. (BIT_MASK_MACID95_64_RELEASE_8822C \
  10680. << BIT_SHIFT_MACID95_64_RELEASE_8822C)
  10681. #define BIT_CLEAR_MACID95_64_RELEASE_8822C(x) \
  10682. ((x) & (~BITS_MACID95_64_RELEASE_8822C))
  10683. #define BIT_GET_MACID95_64_RELEASE_8822C(x) \
  10684. (((x) >> BIT_SHIFT_MACID95_64_RELEASE_8822C) & \
  10685. BIT_MASK_MACID95_64_RELEASE_8822C)
  10686. #define BIT_SET_MACID95_64_RELEASE_8822C(x, v) \
  10687. (BIT_CLEAR_MACID95_64_RELEASE_8822C(x) | \
  10688. BIT_MACID95_64_RELEASE_8822C(v))
  10689. /* 2 REG_MACID_RELEASE3_8822C */
  10690. #define BIT_SHIFT_MACID127_96_RELEASE_8822C 0
  10691. #define BIT_MASK_MACID127_96_RELEASE_8822C 0xffffffffL
  10692. #define BIT_MACID127_96_RELEASE_8822C(x) \
  10693. (((x) & BIT_MASK_MACID127_96_RELEASE_8822C) \
  10694. << BIT_SHIFT_MACID127_96_RELEASE_8822C)
  10695. #define BITS_MACID127_96_RELEASE_8822C \
  10696. (BIT_MASK_MACID127_96_RELEASE_8822C \
  10697. << BIT_SHIFT_MACID127_96_RELEASE_8822C)
  10698. #define BIT_CLEAR_MACID127_96_RELEASE_8822C(x) \
  10699. ((x) & (~BITS_MACID127_96_RELEASE_8822C))
  10700. #define BIT_GET_MACID127_96_RELEASE_8822C(x) \
  10701. (((x) >> BIT_SHIFT_MACID127_96_RELEASE_8822C) & \
  10702. BIT_MASK_MACID127_96_RELEASE_8822C)
  10703. #define BIT_SET_MACID127_96_RELEASE_8822C(x, v) \
  10704. (BIT_CLEAR_MACID127_96_RELEASE_8822C(x) | \
  10705. BIT_MACID127_96_RELEASE_8822C(v))
  10706. /* 2 REG_MACID_RELEASE_SETTING_8822C */
  10707. #define BIT_MACID_VALUE_8822C BIT(7)
  10708. #define BIT_SHIFT_MACID_OFFSET_8822C 0
  10709. #define BIT_MASK_MACID_OFFSET_8822C 0x7f
  10710. #define BIT_MACID_OFFSET_8822C(x) \
  10711. (((x) & BIT_MASK_MACID_OFFSET_8822C) << BIT_SHIFT_MACID_OFFSET_8822C)
  10712. #define BITS_MACID_OFFSET_8822C \
  10713. (BIT_MASK_MACID_OFFSET_8822C << BIT_SHIFT_MACID_OFFSET_8822C)
  10714. #define BIT_CLEAR_MACID_OFFSET_8822C(x) ((x) & (~BITS_MACID_OFFSET_8822C))
  10715. #define BIT_GET_MACID_OFFSET_8822C(x) \
  10716. (((x) >> BIT_SHIFT_MACID_OFFSET_8822C) & BIT_MASK_MACID_OFFSET_8822C)
  10717. #define BIT_SET_MACID_OFFSET_8822C(x, v) \
  10718. (BIT_CLEAR_MACID_OFFSET_8822C(x) | BIT_MACID_OFFSET_8822C(v))
  10719. /* 2 REG_FAST_EDCA_VOVI_SETTING_8822C */
  10720. #define BIT_SHIFT_VI_FAST_EDCA_TO_8822C 24
  10721. #define BIT_MASK_VI_FAST_EDCA_TO_8822C 0xff
  10722. #define BIT_VI_FAST_EDCA_TO_8822C(x) \
  10723. (((x) & BIT_MASK_VI_FAST_EDCA_TO_8822C) \
  10724. << BIT_SHIFT_VI_FAST_EDCA_TO_8822C)
  10725. #define BITS_VI_FAST_EDCA_TO_8822C \
  10726. (BIT_MASK_VI_FAST_EDCA_TO_8822C << BIT_SHIFT_VI_FAST_EDCA_TO_8822C)
  10727. #define BIT_CLEAR_VI_FAST_EDCA_TO_8822C(x) ((x) & (~BITS_VI_FAST_EDCA_TO_8822C))
  10728. #define BIT_GET_VI_FAST_EDCA_TO_8822C(x) \
  10729. (((x) >> BIT_SHIFT_VI_FAST_EDCA_TO_8822C) & \
  10730. BIT_MASK_VI_FAST_EDCA_TO_8822C)
  10731. #define BIT_SET_VI_FAST_EDCA_TO_8822C(x, v) \
  10732. (BIT_CLEAR_VI_FAST_EDCA_TO_8822C(x) | BIT_VI_FAST_EDCA_TO_8822C(v))
  10733. #define BIT_VI_THRESHOLD_SEL_8822C BIT(23)
  10734. #define BIT_SHIFT_VI_FAST_EDCA_PKT_TH_8822C 16
  10735. #define BIT_MASK_VI_FAST_EDCA_PKT_TH_8822C 0x7f
  10736. #define BIT_VI_FAST_EDCA_PKT_TH_8822C(x) \
  10737. (((x) & BIT_MASK_VI_FAST_EDCA_PKT_TH_8822C) \
  10738. << BIT_SHIFT_VI_FAST_EDCA_PKT_TH_8822C)
  10739. #define BITS_VI_FAST_EDCA_PKT_TH_8822C \
  10740. (BIT_MASK_VI_FAST_EDCA_PKT_TH_8822C \
  10741. << BIT_SHIFT_VI_FAST_EDCA_PKT_TH_8822C)
  10742. #define BIT_CLEAR_VI_FAST_EDCA_PKT_TH_8822C(x) \
  10743. ((x) & (~BITS_VI_FAST_EDCA_PKT_TH_8822C))
  10744. #define BIT_GET_VI_FAST_EDCA_PKT_TH_8822C(x) \
  10745. (((x) >> BIT_SHIFT_VI_FAST_EDCA_PKT_TH_8822C) & \
  10746. BIT_MASK_VI_FAST_EDCA_PKT_TH_8822C)
  10747. #define BIT_SET_VI_FAST_EDCA_PKT_TH_8822C(x, v) \
  10748. (BIT_CLEAR_VI_FAST_EDCA_PKT_TH_8822C(x) | \
  10749. BIT_VI_FAST_EDCA_PKT_TH_8822C(v))
  10750. #define BIT_SHIFT_VO_FAST_EDCA_TO_8822C 8
  10751. #define BIT_MASK_VO_FAST_EDCA_TO_8822C 0xff
  10752. #define BIT_VO_FAST_EDCA_TO_8822C(x) \
  10753. (((x) & BIT_MASK_VO_FAST_EDCA_TO_8822C) \
  10754. << BIT_SHIFT_VO_FAST_EDCA_TO_8822C)
  10755. #define BITS_VO_FAST_EDCA_TO_8822C \
  10756. (BIT_MASK_VO_FAST_EDCA_TO_8822C << BIT_SHIFT_VO_FAST_EDCA_TO_8822C)
  10757. #define BIT_CLEAR_VO_FAST_EDCA_TO_8822C(x) ((x) & (~BITS_VO_FAST_EDCA_TO_8822C))
  10758. #define BIT_GET_VO_FAST_EDCA_TO_8822C(x) \
  10759. (((x) >> BIT_SHIFT_VO_FAST_EDCA_TO_8822C) & \
  10760. BIT_MASK_VO_FAST_EDCA_TO_8822C)
  10761. #define BIT_SET_VO_FAST_EDCA_TO_8822C(x, v) \
  10762. (BIT_CLEAR_VO_FAST_EDCA_TO_8822C(x) | BIT_VO_FAST_EDCA_TO_8822C(v))
  10763. #define BIT_VO_THRESHOLD_SEL_8822C BIT(7)
  10764. #define BIT_SHIFT_VO_FAST_EDCA_PKT_TH_8822C 0
  10765. #define BIT_MASK_VO_FAST_EDCA_PKT_TH_8822C 0x7f
  10766. #define BIT_VO_FAST_EDCA_PKT_TH_8822C(x) \
  10767. (((x) & BIT_MASK_VO_FAST_EDCA_PKT_TH_8822C) \
  10768. << BIT_SHIFT_VO_FAST_EDCA_PKT_TH_8822C)
  10769. #define BITS_VO_FAST_EDCA_PKT_TH_8822C \
  10770. (BIT_MASK_VO_FAST_EDCA_PKT_TH_8822C \
  10771. << BIT_SHIFT_VO_FAST_EDCA_PKT_TH_8822C)
  10772. #define BIT_CLEAR_VO_FAST_EDCA_PKT_TH_8822C(x) \
  10773. ((x) & (~BITS_VO_FAST_EDCA_PKT_TH_8822C))
  10774. #define BIT_GET_VO_FAST_EDCA_PKT_TH_8822C(x) \
  10775. (((x) >> BIT_SHIFT_VO_FAST_EDCA_PKT_TH_8822C) & \
  10776. BIT_MASK_VO_FAST_EDCA_PKT_TH_8822C)
  10777. #define BIT_SET_VO_FAST_EDCA_PKT_TH_8822C(x, v) \
  10778. (BIT_CLEAR_VO_FAST_EDCA_PKT_TH_8822C(x) | \
  10779. BIT_VO_FAST_EDCA_PKT_TH_8822C(v))
  10780. /* 2 REG_FAST_EDCA_BEBK_SETTING_8822C */
  10781. #define BIT_SHIFT_BK_FAST_EDCA_TO_8822C 24
  10782. #define BIT_MASK_BK_FAST_EDCA_TO_8822C 0xff
  10783. #define BIT_BK_FAST_EDCA_TO_8822C(x) \
  10784. (((x) & BIT_MASK_BK_FAST_EDCA_TO_8822C) \
  10785. << BIT_SHIFT_BK_FAST_EDCA_TO_8822C)
  10786. #define BITS_BK_FAST_EDCA_TO_8822C \
  10787. (BIT_MASK_BK_FAST_EDCA_TO_8822C << BIT_SHIFT_BK_FAST_EDCA_TO_8822C)
  10788. #define BIT_CLEAR_BK_FAST_EDCA_TO_8822C(x) ((x) & (~BITS_BK_FAST_EDCA_TO_8822C))
  10789. #define BIT_GET_BK_FAST_EDCA_TO_8822C(x) \
  10790. (((x) >> BIT_SHIFT_BK_FAST_EDCA_TO_8822C) & \
  10791. BIT_MASK_BK_FAST_EDCA_TO_8822C)
  10792. #define BIT_SET_BK_FAST_EDCA_TO_8822C(x, v) \
  10793. (BIT_CLEAR_BK_FAST_EDCA_TO_8822C(x) | BIT_BK_FAST_EDCA_TO_8822C(v))
  10794. #define BIT_BK_THRESHOLD_SEL_8822C BIT(23)
  10795. #define BIT_SHIFT_BK_FAST_EDCA_PKT_TH_8822C 16
  10796. #define BIT_MASK_BK_FAST_EDCA_PKT_TH_8822C 0x7f
  10797. #define BIT_BK_FAST_EDCA_PKT_TH_8822C(x) \
  10798. (((x) & BIT_MASK_BK_FAST_EDCA_PKT_TH_8822C) \
  10799. << BIT_SHIFT_BK_FAST_EDCA_PKT_TH_8822C)
  10800. #define BITS_BK_FAST_EDCA_PKT_TH_8822C \
  10801. (BIT_MASK_BK_FAST_EDCA_PKT_TH_8822C \
  10802. << BIT_SHIFT_BK_FAST_EDCA_PKT_TH_8822C)
  10803. #define BIT_CLEAR_BK_FAST_EDCA_PKT_TH_8822C(x) \
  10804. ((x) & (~BITS_BK_FAST_EDCA_PKT_TH_8822C))
  10805. #define BIT_GET_BK_FAST_EDCA_PKT_TH_8822C(x) \
  10806. (((x) >> BIT_SHIFT_BK_FAST_EDCA_PKT_TH_8822C) & \
  10807. BIT_MASK_BK_FAST_EDCA_PKT_TH_8822C)
  10808. #define BIT_SET_BK_FAST_EDCA_PKT_TH_8822C(x, v) \
  10809. (BIT_CLEAR_BK_FAST_EDCA_PKT_TH_8822C(x) | \
  10810. BIT_BK_FAST_EDCA_PKT_TH_8822C(v))
  10811. #define BIT_SHIFT_BE_FAST_EDCA_TO_8822C 8
  10812. #define BIT_MASK_BE_FAST_EDCA_TO_8822C 0xff
  10813. #define BIT_BE_FAST_EDCA_TO_8822C(x) \
  10814. (((x) & BIT_MASK_BE_FAST_EDCA_TO_8822C) \
  10815. << BIT_SHIFT_BE_FAST_EDCA_TO_8822C)
  10816. #define BITS_BE_FAST_EDCA_TO_8822C \
  10817. (BIT_MASK_BE_FAST_EDCA_TO_8822C << BIT_SHIFT_BE_FAST_EDCA_TO_8822C)
  10818. #define BIT_CLEAR_BE_FAST_EDCA_TO_8822C(x) ((x) & (~BITS_BE_FAST_EDCA_TO_8822C))
  10819. #define BIT_GET_BE_FAST_EDCA_TO_8822C(x) \
  10820. (((x) >> BIT_SHIFT_BE_FAST_EDCA_TO_8822C) & \
  10821. BIT_MASK_BE_FAST_EDCA_TO_8822C)
  10822. #define BIT_SET_BE_FAST_EDCA_TO_8822C(x, v) \
  10823. (BIT_CLEAR_BE_FAST_EDCA_TO_8822C(x) | BIT_BE_FAST_EDCA_TO_8822C(v))
  10824. #define BIT_BE_THRESHOLD_SEL_8822C BIT(7)
  10825. #define BIT_SHIFT_BE_FAST_EDCA_PKT_TH_8822C 0
  10826. #define BIT_MASK_BE_FAST_EDCA_PKT_TH_8822C 0x7f
  10827. #define BIT_BE_FAST_EDCA_PKT_TH_8822C(x) \
  10828. (((x) & BIT_MASK_BE_FAST_EDCA_PKT_TH_8822C) \
  10829. << BIT_SHIFT_BE_FAST_EDCA_PKT_TH_8822C)
  10830. #define BITS_BE_FAST_EDCA_PKT_TH_8822C \
  10831. (BIT_MASK_BE_FAST_EDCA_PKT_TH_8822C \
  10832. << BIT_SHIFT_BE_FAST_EDCA_PKT_TH_8822C)
  10833. #define BIT_CLEAR_BE_FAST_EDCA_PKT_TH_8822C(x) \
  10834. ((x) & (~BITS_BE_FAST_EDCA_PKT_TH_8822C))
  10835. #define BIT_GET_BE_FAST_EDCA_PKT_TH_8822C(x) \
  10836. (((x) >> BIT_SHIFT_BE_FAST_EDCA_PKT_TH_8822C) & \
  10837. BIT_MASK_BE_FAST_EDCA_PKT_TH_8822C)
  10838. #define BIT_SET_BE_FAST_EDCA_PKT_TH_8822C(x, v) \
  10839. (BIT_CLEAR_BE_FAST_EDCA_PKT_TH_8822C(x) | \
  10840. BIT_BE_FAST_EDCA_PKT_TH_8822C(v))
  10841. /* 2 REG_MACID_DROP0_8822C */
  10842. #define BIT_SHIFT_MACID31_0_DROP_8822C 0
  10843. #define BIT_MASK_MACID31_0_DROP_8822C 0xffffffffL
  10844. #define BIT_MACID31_0_DROP_8822C(x) \
  10845. (((x) & BIT_MASK_MACID31_0_DROP_8822C) \
  10846. << BIT_SHIFT_MACID31_0_DROP_8822C)
  10847. #define BITS_MACID31_0_DROP_8822C \
  10848. (BIT_MASK_MACID31_0_DROP_8822C << BIT_SHIFT_MACID31_0_DROP_8822C)
  10849. #define BIT_CLEAR_MACID31_0_DROP_8822C(x) ((x) & (~BITS_MACID31_0_DROP_8822C))
  10850. #define BIT_GET_MACID31_0_DROP_8822C(x) \
  10851. (((x) >> BIT_SHIFT_MACID31_0_DROP_8822C) & \
  10852. BIT_MASK_MACID31_0_DROP_8822C)
  10853. #define BIT_SET_MACID31_0_DROP_8822C(x, v) \
  10854. (BIT_CLEAR_MACID31_0_DROP_8822C(x) | BIT_MACID31_0_DROP_8822C(v))
  10855. /* 2 REG_MACID_DROP1_8822C */
  10856. #define BIT_SHIFT_MACID63_32_DROP_8822C 0
  10857. #define BIT_MASK_MACID63_32_DROP_8822C 0xffffffffL
  10858. #define BIT_MACID63_32_DROP_8822C(x) \
  10859. (((x) & BIT_MASK_MACID63_32_DROP_8822C) \
  10860. << BIT_SHIFT_MACID63_32_DROP_8822C)
  10861. #define BITS_MACID63_32_DROP_8822C \
  10862. (BIT_MASK_MACID63_32_DROP_8822C << BIT_SHIFT_MACID63_32_DROP_8822C)
  10863. #define BIT_CLEAR_MACID63_32_DROP_8822C(x) ((x) & (~BITS_MACID63_32_DROP_8822C))
  10864. #define BIT_GET_MACID63_32_DROP_8822C(x) \
  10865. (((x) >> BIT_SHIFT_MACID63_32_DROP_8822C) & \
  10866. BIT_MASK_MACID63_32_DROP_8822C)
  10867. #define BIT_SET_MACID63_32_DROP_8822C(x, v) \
  10868. (BIT_CLEAR_MACID63_32_DROP_8822C(x) | BIT_MACID63_32_DROP_8822C(v))
  10869. /* 2 REG_MACID_DROP2_8822C */
  10870. #define BIT_SHIFT_MACID95_64_DROP_8822C 0
  10871. #define BIT_MASK_MACID95_64_DROP_8822C 0xffffffffL
  10872. #define BIT_MACID95_64_DROP_8822C(x) \
  10873. (((x) & BIT_MASK_MACID95_64_DROP_8822C) \
  10874. << BIT_SHIFT_MACID95_64_DROP_8822C)
  10875. #define BITS_MACID95_64_DROP_8822C \
  10876. (BIT_MASK_MACID95_64_DROP_8822C << BIT_SHIFT_MACID95_64_DROP_8822C)
  10877. #define BIT_CLEAR_MACID95_64_DROP_8822C(x) ((x) & (~BITS_MACID95_64_DROP_8822C))
  10878. #define BIT_GET_MACID95_64_DROP_8822C(x) \
  10879. (((x) >> BIT_SHIFT_MACID95_64_DROP_8822C) & \
  10880. BIT_MASK_MACID95_64_DROP_8822C)
  10881. #define BIT_SET_MACID95_64_DROP_8822C(x, v) \
  10882. (BIT_CLEAR_MACID95_64_DROP_8822C(x) | BIT_MACID95_64_DROP_8822C(v))
  10883. /* 2 REG_MACID_DROP3_8822C */
  10884. #define BIT_SHIFT_MACID127_96_DROP_8822C 0
  10885. #define BIT_MASK_MACID127_96_DROP_8822C 0xffffffffL
  10886. #define BIT_MACID127_96_DROP_8822C(x) \
  10887. (((x) & BIT_MASK_MACID127_96_DROP_8822C) \
  10888. << BIT_SHIFT_MACID127_96_DROP_8822C)
  10889. #define BITS_MACID127_96_DROP_8822C \
  10890. (BIT_MASK_MACID127_96_DROP_8822C << BIT_SHIFT_MACID127_96_DROP_8822C)
  10891. #define BIT_CLEAR_MACID127_96_DROP_8822C(x) \
  10892. ((x) & (~BITS_MACID127_96_DROP_8822C))
  10893. #define BIT_GET_MACID127_96_DROP_8822C(x) \
  10894. (((x) >> BIT_SHIFT_MACID127_96_DROP_8822C) & \
  10895. BIT_MASK_MACID127_96_DROP_8822C)
  10896. #define BIT_SET_MACID127_96_DROP_8822C(x, v) \
  10897. (BIT_CLEAR_MACID127_96_DROP_8822C(x) | BIT_MACID127_96_DROP_8822C(v))
  10898. /* 2 REG_R_MACID_RELEASE_SUCCESS_0_8822C */
  10899. #define BIT_SHIFT_R_MACID_RELEASE_SUCCESS_0_8822C 0
  10900. #define BIT_MASK_R_MACID_RELEASE_SUCCESS_0_8822C 0xffffffffL
  10901. #define BIT_R_MACID_RELEASE_SUCCESS_0_8822C(x) \
  10902. (((x) & BIT_MASK_R_MACID_RELEASE_SUCCESS_0_8822C) \
  10903. << BIT_SHIFT_R_MACID_RELEASE_SUCCESS_0_8822C)
  10904. #define BITS_R_MACID_RELEASE_SUCCESS_0_8822C \
  10905. (BIT_MASK_R_MACID_RELEASE_SUCCESS_0_8822C \
  10906. << BIT_SHIFT_R_MACID_RELEASE_SUCCESS_0_8822C)
  10907. #define BIT_CLEAR_R_MACID_RELEASE_SUCCESS_0_8822C(x) \
  10908. ((x) & (~BITS_R_MACID_RELEASE_SUCCESS_0_8822C))
  10909. #define BIT_GET_R_MACID_RELEASE_SUCCESS_0_8822C(x) \
  10910. (((x) >> BIT_SHIFT_R_MACID_RELEASE_SUCCESS_0_8822C) & \
  10911. BIT_MASK_R_MACID_RELEASE_SUCCESS_0_8822C)
  10912. #define BIT_SET_R_MACID_RELEASE_SUCCESS_0_8822C(x, v) \
  10913. (BIT_CLEAR_R_MACID_RELEASE_SUCCESS_0_8822C(x) | \
  10914. BIT_R_MACID_RELEASE_SUCCESS_0_8822C(v))
  10915. /* 2 REG_R_MACID_RELEASE_SUCCESS_1_8822C */
  10916. #define BIT_SHIFT_R_MACID_RELEASE_SUCCESS_1_8822C 0
  10917. #define BIT_MASK_R_MACID_RELEASE_SUCCESS_1_8822C 0xffffffffL
  10918. #define BIT_R_MACID_RELEASE_SUCCESS_1_8822C(x) \
  10919. (((x) & BIT_MASK_R_MACID_RELEASE_SUCCESS_1_8822C) \
  10920. << BIT_SHIFT_R_MACID_RELEASE_SUCCESS_1_8822C)
  10921. #define BITS_R_MACID_RELEASE_SUCCESS_1_8822C \
  10922. (BIT_MASK_R_MACID_RELEASE_SUCCESS_1_8822C \
  10923. << BIT_SHIFT_R_MACID_RELEASE_SUCCESS_1_8822C)
  10924. #define BIT_CLEAR_R_MACID_RELEASE_SUCCESS_1_8822C(x) \
  10925. ((x) & (~BITS_R_MACID_RELEASE_SUCCESS_1_8822C))
  10926. #define BIT_GET_R_MACID_RELEASE_SUCCESS_1_8822C(x) \
  10927. (((x) >> BIT_SHIFT_R_MACID_RELEASE_SUCCESS_1_8822C) & \
  10928. BIT_MASK_R_MACID_RELEASE_SUCCESS_1_8822C)
  10929. #define BIT_SET_R_MACID_RELEASE_SUCCESS_1_8822C(x, v) \
  10930. (BIT_CLEAR_R_MACID_RELEASE_SUCCESS_1_8822C(x) | \
  10931. BIT_R_MACID_RELEASE_SUCCESS_1_8822C(v))
  10932. /* 2 REG_R_MACID_RELEASE_SUCCESS_2_8822C */
  10933. #define BIT_SHIFT_R_MACID_RELEASE_SUCCESS_2_8822C 0
  10934. #define BIT_MASK_R_MACID_RELEASE_SUCCESS_2_8822C 0xffffffffL
  10935. #define BIT_R_MACID_RELEASE_SUCCESS_2_8822C(x) \
  10936. (((x) & BIT_MASK_R_MACID_RELEASE_SUCCESS_2_8822C) \
  10937. << BIT_SHIFT_R_MACID_RELEASE_SUCCESS_2_8822C)
  10938. #define BITS_R_MACID_RELEASE_SUCCESS_2_8822C \
  10939. (BIT_MASK_R_MACID_RELEASE_SUCCESS_2_8822C \
  10940. << BIT_SHIFT_R_MACID_RELEASE_SUCCESS_2_8822C)
  10941. #define BIT_CLEAR_R_MACID_RELEASE_SUCCESS_2_8822C(x) \
  10942. ((x) & (~BITS_R_MACID_RELEASE_SUCCESS_2_8822C))
  10943. #define BIT_GET_R_MACID_RELEASE_SUCCESS_2_8822C(x) \
  10944. (((x) >> BIT_SHIFT_R_MACID_RELEASE_SUCCESS_2_8822C) & \
  10945. BIT_MASK_R_MACID_RELEASE_SUCCESS_2_8822C)
  10946. #define BIT_SET_R_MACID_RELEASE_SUCCESS_2_8822C(x, v) \
  10947. (BIT_CLEAR_R_MACID_RELEASE_SUCCESS_2_8822C(x) | \
  10948. BIT_R_MACID_RELEASE_SUCCESS_2_8822C(v))
  10949. /* 2 REG_R_MACID_RELEASE_SUCCESS_3_8822C */
  10950. #define BIT_SHIFT_R_MACID_RELEASE_SUCCESS_3_8822C 0
  10951. #define BIT_MASK_R_MACID_RELEASE_SUCCESS_3_8822C 0xffffffffL
  10952. #define BIT_R_MACID_RELEASE_SUCCESS_3_8822C(x) \
  10953. (((x) & BIT_MASK_R_MACID_RELEASE_SUCCESS_3_8822C) \
  10954. << BIT_SHIFT_R_MACID_RELEASE_SUCCESS_3_8822C)
  10955. #define BITS_R_MACID_RELEASE_SUCCESS_3_8822C \
  10956. (BIT_MASK_R_MACID_RELEASE_SUCCESS_3_8822C \
  10957. << BIT_SHIFT_R_MACID_RELEASE_SUCCESS_3_8822C)
  10958. #define BIT_CLEAR_R_MACID_RELEASE_SUCCESS_3_8822C(x) \
  10959. ((x) & (~BITS_R_MACID_RELEASE_SUCCESS_3_8822C))
  10960. #define BIT_GET_R_MACID_RELEASE_SUCCESS_3_8822C(x) \
  10961. (((x) >> BIT_SHIFT_R_MACID_RELEASE_SUCCESS_3_8822C) & \
  10962. BIT_MASK_R_MACID_RELEASE_SUCCESS_3_8822C)
  10963. #define BIT_SET_R_MACID_RELEASE_SUCCESS_3_8822C(x, v) \
  10964. (BIT_CLEAR_R_MACID_RELEASE_SUCCESS_3_8822C(x) | \
  10965. BIT_R_MACID_RELEASE_SUCCESS_3_8822C(v))
  10966. /* 2 REG_MGQ_FIFO_WRITE_POINTER_8822C */
  10967. #define BIT_MGQ_FIFO_OV_8822C BIT(7)
  10968. #define BIT_MGQ_FIFO_WPTR_ERROR_8822C BIT(6)
  10969. #define BIT_EN_MGQ_FIFO_LIFETIME_8822C BIT(5)
  10970. #define BIT_SHIFT_MGQ_FIFO_WPTR_8822C 0
  10971. #define BIT_MASK_MGQ_FIFO_WPTR_8822C 0x1f
  10972. #define BIT_MGQ_FIFO_WPTR_8822C(x) \
  10973. (((x) & BIT_MASK_MGQ_FIFO_WPTR_8822C) << BIT_SHIFT_MGQ_FIFO_WPTR_8822C)
  10974. #define BITS_MGQ_FIFO_WPTR_8822C \
  10975. (BIT_MASK_MGQ_FIFO_WPTR_8822C << BIT_SHIFT_MGQ_FIFO_WPTR_8822C)
  10976. #define BIT_CLEAR_MGQ_FIFO_WPTR_8822C(x) ((x) & (~BITS_MGQ_FIFO_WPTR_8822C))
  10977. #define BIT_GET_MGQ_FIFO_WPTR_8822C(x) \
  10978. (((x) >> BIT_SHIFT_MGQ_FIFO_WPTR_8822C) & BIT_MASK_MGQ_FIFO_WPTR_8822C)
  10979. #define BIT_SET_MGQ_FIFO_WPTR_8822C(x, v) \
  10980. (BIT_CLEAR_MGQ_FIFO_WPTR_8822C(x) | BIT_MGQ_FIFO_WPTR_8822C(v))
  10981. /* 2 REG_MGQ_FIFO_READ_POINTER_8822C */
  10982. #define BIT_SHIFT_MGQ_FIFO_SIZE_8822C 14
  10983. #define BIT_MASK_MGQ_FIFO_SIZE_8822C 0x3
  10984. #define BIT_MGQ_FIFO_SIZE_8822C(x) \
  10985. (((x) & BIT_MASK_MGQ_FIFO_SIZE_8822C) << BIT_SHIFT_MGQ_FIFO_SIZE_8822C)
  10986. #define BITS_MGQ_FIFO_SIZE_8822C \
  10987. (BIT_MASK_MGQ_FIFO_SIZE_8822C << BIT_SHIFT_MGQ_FIFO_SIZE_8822C)
  10988. #define BIT_CLEAR_MGQ_FIFO_SIZE_8822C(x) ((x) & (~BITS_MGQ_FIFO_SIZE_8822C))
  10989. #define BIT_GET_MGQ_FIFO_SIZE_8822C(x) \
  10990. (((x) >> BIT_SHIFT_MGQ_FIFO_SIZE_8822C) & BIT_MASK_MGQ_FIFO_SIZE_8822C)
  10991. #define BIT_SET_MGQ_FIFO_SIZE_8822C(x, v) \
  10992. (BIT_CLEAR_MGQ_FIFO_SIZE_8822C(x) | BIT_MGQ_FIFO_SIZE_8822C(v))
  10993. #define BIT_MGQ_FIFO_PAUSE_8822C BIT(13)
  10994. #define BIT_SHIFT_MGQ_FIFO_RPTR_8822C 8
  10995. #define BIT_MASK_MGQ_FIFO_RPTR_8822C 0x1f
  10996. #define BIT_MGQ_FIFO_RPTR_8822C(x) \
  10997. (((x) & BIT_MASK_MGQ_FIFO_RPTR_8822C) << BIT_SHIFT_MGQ_FIFO_RPTR_8822C)
  10998. #define BITS_MGQ_FIFO_RPTR_8822C \
  10999. (BIT_MASK_MGQ_FIFO_RPTR_8822C << BIT_SHIFT_MGQ_FIFO_RPTR_8822C)
  11000. #define BIT_CLEAR_MGQ_FIFO_RPTR_8822C(x) ((x) & (~BITS_MGQ_FIFO_RPTR_8822C))
  11001. #define BIT_GET_MGQ_FIFO_RPTR_8822C(x) \
  11002. (((x) >> BIT_SHIFT_MGQ_FIFO_RPTR_8822C) & BIT_MASK_MGQ_FIFO_RPTR_8822C)
  11003. #define BIT_SET_MGQ_FIFO_RPTR_8822C(x, v) \
  11004. (BIT_CLEAR_MGQ_FIFO_RPTR_8822C(x) | BIT_MGQ_FIFO_RPTR_8822C(v))
  11005. /* 2 REG_MGQ_FIFO_ENABLE_8822C */
  11006. #define BIT_MGQ_FIFO_EN_8822C BIT(15)
  11007. #define BIT_SHIFT_MGQ_FIFO_PG_SIZE_8822C 12
  11008. #define BIT_MASK_MGQ_FIFO_PG_SIZE_8822C 0x7
  11009. #define BIT_MGQ_FIFO_PG_SIZE_8822C(x) \
  11010. (((x) & BIT_MASK_MGQ_FIFO_PG_SIZE_8822C) \
  11011. << BIT_SHIFT_MGQ_FIFO_PG_SIZE_8822C)
  11012. #define BITS_MGQ_FIFO_PG_SIZE_8822C \
  11013. (BIT_MASK_MGQ_FIFO_PG_SIZE_8822C << BIT_SHIFT_MGQ_FIFO_PG_SIZE_8822C)
  11014. #define BIT_CLEAR_MGQ_FIFO_PG_SIZE_8822C(x) \
  11015. ((x) & (~BITS_MGQ_FIFO_PG_SIZE_8822C))
  11016. #define BIT_GET_MGQ_FIFO_PG_SIZE_8822C(x) \
  11017. (((x) >> BIT_SHIFT_MGQ_FIFO_PG_SIZE_8822C) & \
  11018. BIT_MASK_MGQ_FIFO_PG_SIZE_8822C)
  11019. #define BIT_SET_MGQ_FIFO_PG_SIZE_8822C(x, v) \
  11020. (BIT_CLEAR_MGQ_FIFO_PG_SIZE_8822C(x) | BIT_MGQ_FIFO_PG_SIZE_8822C(v))
  11021. #define BIT_SHIFT_MGQ_FIFO_START_PG_8822C 0
  11022. #define BIT_MASK_MGQ_FIFO_START_PG_8822C 0xfff
  11023. #define BIT_MGQ_FIFO_START_PG_8822C(x) \
  11024. (((x) & BIT_MASK_MGQ_FIFO_START_PG_8822C) \
  11025. << BIT_SHIFT_MGQ_FIFO_START_PG_8822C)
  11026. #define BITS_MGQ_FIFO_START_PG_8822C \
  11027. (BIT_MASK_MGQ_FIFO_START_PG_8822C << BIT_SHIFT_MGQ_FIFO_START_PG_8822C)
  11028. #define BIT_CLEAR_MGQ_FIFO_START_PG_8822C(x) \
  11029. ((x) & (~BITS_MGQ_FIFO_START_PG_8822C))
  11030. #define BIT_GET_MGQ_FIFO_START_PG_8822C(x) \
  11031. (((x) >> BIT_SHIFT_MGQ_FIFO_START_PG_8822C) & \
  11032. BIT_MASK_MGQ_FIFO_START_PG_8822C)
  11033. #define BIT_SET_MGQ_FIFO_START_PG_8822C(x, v) \
  11034. (BIT_CLEAR_MGQ_FIFO_START_PG_8822C(x) | BIT_MGQ_FIFO_START_PG_8822C(v))
  11035. /* 2 REG_MGQ_FIFO_RELEASE_INT_MASK_8822C */
  11036. #define BIT_SHIFT_MGQ_FIFO_REL_INT_MASK_8822C 0
  11037. #define BIT_MASK_MGQ_FIFO_REL_INT_MASK_8822C 0xffff
  11038. #define BIT_MGQ_FIFO_REL_INT_MASK_8822C(x) \
  11039. (((x) & BIT_MASK_MGQ_FIFO_REL_INT_MASK_8822C) \
  11040. << BIT_SHIFT_MGQ_FIFO_REL_INT_MASK_8822C)
  11041. #define BITS_MGQ_FIFO_REL_INT_MASK_8822C \
  11042. (BIT_MASK_MGQ_FIFO_REL_INT_MASK_8822C \
  11043. << BIT_SHIFT_MGQ_FIFO_REL_INT_MASK_8822C)
  11044. #define BIT_CLEAR_MGQ_FIFO_REL_INT_MASK_8822C(x) \
  11045. ((x) & (~BITS_MGQ_FIFO_REL_INT_MASK_8822C))
  11046. #define BIT_GET_MGQ_FIFO_REL_INT_MASK_8822C(x) \
  11047. (((x) >> BIT_SHIFT_MGQ_FIFO_REL_INT_MASK_8822C) & \
  11048. BIT_MASK_MGQ_FIFO_REL_INT_MASK_8822C)
  11049. #define BIT_SET_MGQ_FIFO_REL_INT_MASK_8822C(x, v) \
  11050. (BIT_CLEAR_MGQ_FIFO_REL_INT_MASK_8822C(x) | \
  11051. BIT_MGQ_FIFO_REL_INT_MASK_8822C(v))
  11052. /* 2 REG_MGQ_FIFO_RELEASE_INT_FLAG_8822C */
  11053. #define BIT_SHIFT_MGQ_FIFO_REL_INT_FLAG_8822C 0
  11054. #define BIT_MASK_MGQ_FIFO_REL_INT_FLAG_8822C 0xffff
  11055. #define BIT_MGQ_FIFO_REL_INT_FLAG_8822C(x) \
  11056. (((x) & BIT_MASK_MGQ_FIFO_REL_INT_FLAG_8822C) \
  11057. << BIT_SHIFT_MGQ_FIFO_REL_INT_FLAG_8822C)
  11058. #define BITS_MGQ_FIFO_REL_INT_FLAG_8822C \
  11059. (BIT_MASK_MGQ_FIFO_REL_INT_FLAG_8822C \
  11060. << BIT_SHIFT_MGQ_FIFO_REL_INT_FLAG_8822C)
  11061. #define BIT_CLEAR_MGQ_FIFO_REL_INT_FLAG_8822C(x) \
  11062. ((x) & (~BITS_MGQ_FIFO_REL_INT_FLAG_8822C))
  11063. #define BIT_GET_MGQ_FIFO_REL_INT_FLAG_8822C(x) \
  11064. (((x) >> BIT_SHIFT_MGQ_FIFO_REL_INT_FLAG_8822C) & \
  11065. BIT_MASK_MGQ_FIFO_REL_INT_FLAG_8822C)
  11066. #define BIT_SET_MGQ_FIFO_REL_INT_FLAG_8822C(x, v) \
  11067. (BIT_CLEAR_MGQ_FIFO_REL_INT_FLAG_8822C(x) | \
  11068. BIT_MGQ_FIFO_REL_INT_FLAG_8822C(v))
  11069. /* 2 REG_MGQ_FIFO_VALID_MAP_8822C */
  11070. #define BIT_SHIFT_MGQ_FIFO_PKT_VALID_MAP_8822C 0
  11071. #define BIT_MASK_MGQ_FIFO_PKT_VALID_MAP_8822C 0xffff
  11072. #define BIT_MGQ_FIFO_PKT_VALID_MAP_8822C(x) \
  11073. (((x) & BIT_MASK_MGQ_FIFO_PKT_VALID_MAP_8822C) \
  11074. << BIT_SHIFT_MGQ_FIFO_PKT_VALID_MAP_8822C)
  11075. #define BITS_MGQ_FIFO_PKT_VALID_MAP_8822C \
  11076. (BIT_MASK_MGQ_FIFO_PKT_VALID_MAP_8822C \
  11077. << BIT_SHIFT_MGQ_FIFO_PKT_VALID_MAP_8822C)
  11078. #define BIT_CLEAR_MGQ_FIFO_PKT_VALID_MAP_8822C(x) \
  11079. ((x) & (~BITS_MGQ_FIFO_PKT_VALID_MAP_8822C))
  11080. #define BIT_GET_MGQ_FIFO_PKT_VALID_MAP_8822C(x) \
  11081. (((x) >> BIT_SHIFT_MGQ_FIFO_PKT_VALID_MAP_8822C) & \
  11082. BIT_MASK_MGQ_FIFO_PKT_VALID_MAP_8822C)
  11083. #define BIT_SET_MGQ_FIFO_PKT_VALID_MAP_8822C(x, v) \
  11084. (BIT_CLEAR_MGQ_FIFO_PKT_VALID_MAP_8822C(x) | \
  11085. BIT_MGQ_FIFO_PKT_VALID_MAP_8822C(v))
  11086. /* 2 REG_MGQ_FIFO_LIFETIME_8822C */
  11087. #define BIT_SHIFT_MGQ_FIFO_LIFETIME_8822C 0
  11088. #define BIT_MASK_MGQ_FIFO_LIFETIME_8822C 0xffff
  11089. #define BIT_MGQ_FIFO_LIFETIME_8822C(x) \
  11090. (((x) & BIT_MASK_MGQ_FIFO_LIFETIME_8822C) \
  11091. << BIT_SHIFT_MGQ_FIFO_LIFETIME_8822C)
  11092. #define BITS_MGQ_FIFO_LIFETIME_8822C \
  11093. (BIT_MASK_MGQ_FIFO_LIFETIME_8822C << BIT_SHIFT_MGQ_FIFO_LIFETIME_8822C)
  11094. #define BIT_CLEAR_MGQ_FIFO_LIFETIME_8822C(x) \
  11095. ((x) & (~BITS_MGQ_FIFO_LIFETIME_8822C))
  11096. #define BIT_GET_MGQ_FIFO_LIFETIME_8822C(x) \
  11097. (((x) >> BIT_SHIFT_MGQ_FIFO_LIFETIME_8822C) & \
  11098. BIT_MASK_MGQ_FIFO_LIFETIME_8822C)
  11099. #define BIT_SET_MGQ_FIFO_LIFETIME_8822C(x, v) \
  11100. (BIT_CLEAR_MGQ_FIFO_LIFETIME_8822C(x) | BIT_MGQ_FIFO_LIFETIME_8822C(v))
  11101. /* 2 REG_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8822C */
  11102. #define BIT_SHIFT_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8822C 0
  11103. #define BIT_MASK_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8822C 0x7f
  11104. #define BIT_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8822C(x) \
  11105. (((x) & BIT_MASK_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8822C) \
  11106. << BIT_SHIFT_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8822C)
  11107. #define BITS_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8822C \
  11108. (BIT_MASK_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8822C \
  11109. << BIT_SHIFT_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8822C)
  11110. #define BIT_CLEAR_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8822C(x) \
  11111. ((x) & (~BITS_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8822C))
  11112. #define BIT_GET_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8822C(x) \
  11113. (((x) >> BIT_SHIFT_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8822C) & \
  11114. BIT_MASK_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8822C)
  11115. #define BIT_SET_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8822C(x, v) \
  11116. (BIT_CLEAR_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8822C(x) | \
  11117. BIT_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8822C(v))
  11118. /* 2 REG_SHCUT_SETTING_8822C */
  11119. /* 2 REG_SHCUT_LLC_ETH_TYPE0_8822C */
  11120. /* 2 REG_SHCUT_LLC_ETH_TYPE1_8822C */
  11121. /* 2 REG_SHCUT_LLC_OUI0_8822C */
  11122. /* 2 REG_SHCUT_LLC_OUI1_8822C */
  11123. /* 2 REG_SHCUT_LLC_OUI2_8822C */
  11124. /* 2 REG_MU_TX_CTL_8822C */
  11125. #define BIT_R_MU_P1_WAIT_STATE_EN_8822C BIT(16)
  11126. #define BIT_SHIFT_R_MU_RL_8822C 12
  11127. #define BIT_MASK_R_MU_RL_8822C 0xf
  11128. #define BIT_R_MU_RL_8822C(x) \
  11129. (((x) & BIT_MASK_R_MU_RL_8822C) << BIT_SHIFT_R_MU_RL_8822C)
  11130. #define BITS_R_MU_RL_8822C (BIT_MASK_R_MU_RL_8822C << BIT_SHIFT_R_MU_RL_8822C)
  11131. #define BIT_CLEAR_R_MU_RL_8822C(x) ((x) & (~BITS_R_MU_RL_8822C))
  11132. #define BIT_GET_R_MU_RL_8822C(x) \
  11133. (((x) >> BIT_SHIFT_R_MU_RL_8822C) & BIT_MASK_R_MU_RL_8822C)
  11134. #define BIT_SET_R_MU_RL_8822C(x, v) \
  11135. (BIT_CLEAR_R_MU_RL_8822C(x) | BIT_R_MU_RL_8822C(v))
  11136. #define BIT_R_FORCE_P1_RATEDOWN_8822C BIT(11)
  11137. #define BIT_SHIFT_R_MU_TAB_SEL_8822C 8
  11138. #define BIT_MASK_R_MU_TAB_SEL_8822C 0x7
  11139. #define BIT_R_MU_TAB_SEL_8822C(x) \
  11140. (((x) & BIT_MASK_R_MU_TAB_SEL_8822C) << BIT_SHIFT_R_MU_TAB_SEL_8822C)
  11141. #define BITS_R_MU_TAB_SEL_8822C \
  11142. (BIT_MASK_R_MU_TAB_SEL_8822C << BIT_SHIFT_R_MU_TAB_SEL_8822C)
  11143. #define BIT_CLEAR_R_MU_TAB_SEL_8822C(x) ((x) & (~BITS_R_MU_TAB_SEL_8822C))
  11144. #define BIT_GET_R_MU_TAB_SEL_8822C(x) \
  11145. (((x) >> BIT_SHIFT_R_MU_TAB_SEL_8822C) & BIT_MASK_R_MU_TAB_SEL_8822C)
  11146. #define BIT_SET_R_MU_TAB_SEL_8822C(x, v) \
  11147. (BIT_CLEAR_R_MU_TAB_SEL_8822C(x) | BIT_R_MU_TAB_SEL_8822C(v))
  11148. #define BIT_R_EN_MU_MIMO_8822C BIT(7)
  11149. #define BIT_R_EN_REVERS_GTAB_8822C BIT(6)
  11150. #define BIT_SHIFT_R_MU_TABLE_VALID_8822C 0
  11151. #define BIT_MASK_R_MU_TABLE_VALID_8822C 0x3f
  11152. #define BIT_R_MU_TABLE_VALID_8822C(x) \
  11153. (((x) & BIT_MASK_R_MU_TABLE_VALID_8822C) \
  11154. << BIT_SHIFT_R_MU_TABLE_VALID_8822C)
  11155. #define BITS_R_MU_TABLE_VALID_8822C \
  11156. (BIT_MASK_R_MU_TABLE_VALID_8822C << BIT_SHIFT_R_MU_TABLE_VALID_8822C)
  11157. #define BIT_CLEAR_R_MU_TABLE_VALID_8822C(x) \
  11158. ((x) & (~BITS_R_MU_TABLE_VALID_8822C))
  11159. #define BIT_GET_R_MU_TABLE_VALID_8822C(x) \
  11160. (((x) >> BIT_SHIFT_R_MU_TABLE_VALID_8822C) & \
  11161. BIT_MASK_R_MU_TABLE_VALID_8822C)
  11162. #define BIT_SET_R_MU_TABLE_VALID_8822C(x, v) \
  11163. (BIT_CLEAR_R_MU_TABLE_VALID_8822C(x) | BIT_R_MU_TABLE_VALID_8822C(v))
  11164. /* 2 REG_MU_STA_GID_VLD_8822C */
  11165. #define BIT_SHIFT_R_MU_STA_GTAB_VALID_8822C 0
  11166. #define BIT_MASK_R_MU_STA_GTAB_VALID_8822C 0xffffffffL
  11167. #define BIT_R_MU_STA_GTAB_VALID_8822C(x) \
  11168. (((x) & BIT_MASK_R_MU_STA_GTAB_VALID_8822C) \
  11169. << BIT_SHIFT_R_MU_STA_GTAB_VALID_8822C)
  11170. #define BITS_R_MU_STA_GTAB_VALID_8822C \
  11171. (BIT_MASK_R_MU_STA_GTAB_VALID_8822C \
  11172. << BIT_SHIFT_R_MU_STA_GTAB_VALID_8822C)
  11173. #define BIT_CLEAR_R_MU_STA_GTAB_VALID_8822C(x) \
  11174. ((x) & (~BITS_R_MU_STA_GTAB_VALID_8822C))
  11175. #define BIT_GET_R_MU_STA_GTAB_VALID_8822C(x) \
  11176. (((x) >> BIT_SHIFT_R_MU_STA_GTAB_VALID_8822C) & \
  11177. BIT_MASK_R_MU_STA_GTAB_VALID_8822C)
  11178. #define BIT_SET_R_MU_STA_GTAB_VALID_8822C(x, v) \
  11179. (BIT_CLEAR_R_MU_STA_GTAB_VALID_8822C(x) | \
  11180. BIT_R_MU_STA_GTAB_VALID_8822C(v))
  11181. /* 2 REG_MU_STA_USER_POS_INFO_8822C */
  11182. #define BIT_SHIFT_R_MU_STA_GTAB_POSITION_L_8822C 0
  11183. #define BIT_MASK_R_MU_STA_GTAB_POSITION_L_8822C 0xffffffffL
  11184. #define BIT_R_MU_STA_GTAB_POSITION_L_8822C(x) \
  11185. (((x) & BIT_MASK_R_MU_STA_GTAB_POSITION_L_8822C) \
  11186. << BIT_SHIFT_R_MU_STA_GTAB_POSITION_L_8822C)
  11187. #define BITS_R_MU_STA_GTAB_POSITION_L_8822C \
  11188. (BIT_MASK_R_MU_STA_GTAB_POSITION_L_8822C \
  11189. << BIT_SHIFT_R_MU_STA_GTAB_POSITION_L_8822C)
  11190. #define BIT_CLEAR_R_MU_STA_GTAB_POSITION_L_8822C(x) \
  11191. ((x) & (~BITS_R_MU_STA_GTAB_POSITION_L_8822C))
  11192. #define BIT_GET_R_MU_STA_GTAB_POSITION_L_8822C(x) \
  11193. (((x) >> BIT_SHIFT_R_MU_STA_GTAB_POSITION_L_8822C) & \
  11194. BIT_MASK_R_MU_STA_GTAB_POSITION_L_8822C)
  11195. #define BIT_SET_R_MU_STA_GTAB_POSITION_L_8822C(x, v) \
  11196. (BIT_CLEAR_R_MU_STA_GTAB_POSITION_L_8822C(x) | \
  11197. BIT_R_MU_STA_GTAB_POSITION_L_8822C(v))
  11198. /* 2 REG_MU_STA_USER_POS_INFO_H_8822C */
  11199. #define BIT_SHIFT_R_MU_STA_GTAB_POSITION_H_8822C 0
  11200. #define BIT_MASK_R_MU_STA_GTAB_POSITION_H_8822C 0xffffffffL
  11201. #define BIT_R_MU_STA_GTAB_POSITION_H_8822C(x) \
  11202. (((x) & BIT_MASK_R_MU_STA_GTAB_POSITION_H_8822C) \
  11203. << BIT_SHIFT_R_MU_STA_GTAB_POSITION_H_8822C)
  11204. #define BITS_R_MU_STA_GTAB_POSITION_H_8822C \
  11205. (BIT_MASK_R_MU_STA_GTAB_POSITION_H_8822C \
  11206. << BIT_SHIFT_R_MU_STA_GTAB_POSITION_H_8822C)
  11207. #define BIT_CLEAR_R_MU_STA_GTAB_POSITION_H_8822C(x) \
  11208. ((x) & (~BITS_R_MU_STA_GTAB_POSITION_H_8822C))
  11209. #define BIT_GET_R_MU_STA_GTAB_POSITION_H_8822C(x) \
  11210. (((x) >> BIT_SHIFT_R_MU_STA_GTAB_POSITION_H_8822C) & \
  11211. BIT_MASK_R_MU_STA_GTAB_POSITION_H_8822C)
  11212. #define BIT_SET_R_MU_STA_GTAB_POSITION_H_8822C(x, v) \
  11213. (BIT_CLEAR_R_MU_STA_GTAB_POSITION_H_8822C(x) | \
  11214. BIT_R_MU_STA_GTAB_POSITION_H_8822C(v))
  11215. /* 2 REG_CHNL_INFO_CTRL_8822C */
  11216. #define BIT_CHNL_REF_RXNAV_8822C BIT(7)
  11217. #define BIT_CHNL_REF_VBON_8822C BIT(6)
  11218. #define BIT_CHNL_REF_EDCA_8822C BIT(5)
  11219. #define BIT_CHNL_REF_CCA_8822C BIT(4)
  11220. #define BIT_RST_CHNL_BUSY_8822C BIT(3)
  11221. #define BIT_RST_CHNL_IDLE_8822C BIT(2)
  11222. #define BIT_CHNL_INFO_RST_8822C BIT(1)
  11223. #define BIT_ATM_AIRTIME_EN_8822C BIT(0)
  11224. /* 2 REG_CHNL_IDLE_TIME_8822C */
  11225. #define BIT_SHIFT_CHNL_IDLE_TIME_8822C 0
  11226. #define BIT_MASK_CHNL_IDLE_TIME_8822C 0xffffffffL
  11227. #define BIT_CHNL_IDLE_TIME_8822C(x) \
  11228. (((x) & BIT_MASK_CHNL_IDLE_TIME_8822C) \
  11229. << BIT_SHIFT_CHNL_IDLE_TIME_8822C)
  11230. #define BITS_CHNL_IDLE_TIME_8822C \
  11231. (BIT_MASK_CHNL_IDLE_TIME_8822C << BIT_SHIFT_CHNL_IDLE_TIME_8822C)
  11232. #define BIT_CLEAR_CHNL_IDLE_TIME_8822C(x) ((x) & (~BITS_CHNL_IDLE_TIME_8822C))
  11233. #define BIT_GET_CHNL_IDLE_TIME_8822C(x) \
  11234. (((x) >> BIT_SHIFT_CHNL_IDLE_TIME_8822C) & \
  11235. BIT_MASK_CHNL_IDLE_TIME_8822C)
  11236. #define BIT_SET_CHNL_IDLE_TIME_8822C(x, v) \
  11237. (BIT_CLEAR_CHNL_IDLE_TIME_8822C(x) | BIT_CHNL_IDLE_TIME_8822C(v))
  11238. /* 2 REG_CHNL_BUSY_TIME_8822C */
  11239. #define BIT_SHIFT_CHNL_BUSY_TIME_8822C 0
  11240. #define BIT_MASK_CHNL_BUSY_TIME_8822C 0xffffffffL
  11241. #define BIT_CHNL_BUSY_TIME_8822C(x) \
  11242. (((x) & BIT_MASK_CHNL_BUSY_TIME_8822C) \
  11243. << BIT_SHIFT_CHNL_BUSY_TIME_8822C)
  11244. #define BITS_CHNL_BUSY_TIME_8822C \
  11245. (BIT_MASK_CHNL_BUSY_TIME_8822C << BIT_SHIFT_CHNL_BUSY_TIME_8822C)
  11246. #define BIT_CLEAR_CHNL_BUSY_TIME_8822C(x) ((x) & (~BITS_CHNL_BUSY_TIME_8822C))
  11247. #define BIT_GET_CHNL_BUSY_TIME_8822C(x) \
  11248. (((x) >> BIT_SHIFT_CHNL_BUSY_TIME_8822C) & \
  11249. BIT_MASK_CHNL_BUSY_TIME_8822C)
  11250. #define BIT_SET_CHNL_BUSY_TIME_8822C(x, v) \
  11251. (BIT_CLEAR_CHNL_BUSY_TIME_8822C(x) | BIT_CHNL_BUSY_TIME_8822C(v))
  11252. /* 2 REG_MU_TRX_DBG_CNT_V1_8822C */
  11253. #define BIT_MU_DNGCNT_RST_8822C BIT(20)
  11254. #define BIT_SHIFT_MU_DNGCNT_SEL_8822C 16
  11255. #define BIT_MASK_MU_DNGCNT_SEL_8822C 0xf
  11256. #define BIT_MU_DNGCNT_SEL_8822C(x) \
  11257. (((x) & BIT_MASK_MU_DNGCNT_SEL_8822C) << BIT_SHIFT_MU_DNGCNT_SEL_8822C)
  11258. #define BITS_MU_DNGCNT_SEL_8822C \
  11259. (BIT_MASK_MU_DNGCNT_SEL_8822C << BIT_SHIFT_MU_DNGCNT_SEL_8822C)
  11260. #define BIT_CLEAR_MU_DNGCNT_SEL_8822C(x) ((x) & (~BITS_MU_DNGCNT_SEL_8822C))
  11261. #define BIT_GET_MU_DNGCNT_SEL_8822C(x) \
  11262. (((x) >> BIT_SHIFT_MU_DNGCNT_SEL_8822C) & BIT_MASK_MU_DNGCNT_SEL_8822C)
  11263. #define BIT_SET_MU_DNGCNT_SEL_8822C(x, v) \
  11264. (BIT_CLEAR_MU_DNGCNT_SEL_8822C(x) | BIT_MU_DNGCNT_SEL_8822C(v))
  11265. #define BIT_SHIFT_MU_DNGCNT_8822C 0
  11266. #define BIT_MASK_MU_DNGCNT_8822C 0xffff
  11267. #define BIT_MU_DNGCNT_8822C(x) \
  11268. (((x) & BIT_MASK_MU_DNGCNT_8822C) << BIT_SHIFT_MU_DNGCNT_8822C)
  11269. #define BITS_MU_DNGCNT_8822C \
  11270. (BIT_MASK_MU_DNGCNT_8822C << BIT_SHIFT_MU_DNGCNT_8822C)
  11271. #define BIT_CLEAR_MU_DNGCNT_8822C(x) ((x) & (~BITS_MU_DNGCNT_8822C))
  11272. #define BIT_GET_MU_DNGCNT_8822C(x) \
  11273. (((x) >> BIT_SHIFT_MU_DNGCNT_8822C) & BIT_MASK_MU_DNGCNT_8822C)
  11274. #define BIT_SET_MU_DNGCNT_8822C(x, v) \
  11275. (BIT_CLEAR_MU_DNGCNT_8822C(x) | BIT_MU_DNGCNT_8822C(v))
  11276. /* 2 REG_NOT_VALID_8822C */
  11277. /* 2 REG_EDCA_VO_PARAM_8822C */
  11278. #define BIT_SHIFT_TXOPLIMIT_8822C 16
  11279. #define BIT_MASK_TXOPLIMIT_8822C 0x7ff
  11280. #define BIT_TXOPLIMIT_8822C(x) \
  11281. (((x) & BIT_MASK_TXOPLIMIT_8822C) << BIT_SHIFT_TXOPLIMIT_8822C)
  11282. #define BITS_TXOPLIMIT_8822C \
  11283. (BIT_MASK_TXOPLIMIT_8822C << BIT_SHIFT_TXOPLIMIT_8822C)
  11284. #define BIT_CLEAR_TXOPLIMIT_8822C(x) ((x) & (~BITS_TXOPLIMIT_8822C))
  11285. #define BIT_GET_TXOPLIMIT_8822C(x) \
  11286. (((x) >> BIT_SHIFT_TXOPLIMIT_8822C) & BIT_MASK_TXOPLIMIT_8822C)
  11287. #define BIT_SET_TXOPLIMIT_8822C(x, v) \
  11288. (BIT_CLEAR_TXOPLIMIT_8822C(x) | BIT_TXOPLIMIT_8822C(v))
  11289. #define BIT_SHIFT_CW_8822C 8
  11290. #define BIT_MASK_CW_8822C 0xff
  11291. #define BIT_CW_8822C(x) (((x) & BIT_MASK_CW_8822C) << BIT_SHIFT_CW_8822C)
  11292. #define BITS_CW_8822C (BIT_MASK_CW_8822C << BIT_SHIFT_CW_8822C)
  11293. #define BIT_CLEAR_CW_8822C(x) ((x) & (~BITS_CW_8822C))
  11294. #define BIT_GET_CW_8822C(x) (((x) >> BIT_SHIFT_CW_8822C) & BIT_MASK_CW_8822C)
  11295. #define BIT_SET_CW_8822C(x, v) (BIT_CLEAR_CW_8822C(x) | BIT_CW_8822C(v))
  11296. #define BIT_SHIFT_AIFS_8822C 0
  11297. #define BIT_MASK_AIFS_8822C 0xff
  11298. #define BIT_AIFS_8822C(x) (((x) & BIT_MASK_AIFS_8822C) << BIT_SHIFT_AIFS_8822C)
  11299. #define BITS_AIFS_8822C (BIT_MASK_AIFS_8822C << BIT_SHIFT_AIFS_8822C)
  11300. #define BIT_CLEAR_AIFS_8822C(x) ((x) & (~BITS_AIFS_8822C))
  11301. #define BIT_GET_AIFS_8822C(x) \
  11302. (((x) >> BIT_SHIFT_AIFS_8822C) & BIT_MASK_AIFS_8822C)
  11303. #define BIT_SET_AIFS_8822C(x, v) (BIT_CLEAR_AIFS_8822C(x) | BIT_AIFS_8822C(v))
  11304. /* 2 REG_EDCA_VI_PARAM_8822C */
  11305. /* 2 REG_NOT_VALID_8822C */
  11306. #define BIT_SHIFT_TXOPLIMIT_8822C 16
  11307. #define BIT_MASK_TXOPLIMIT_8822C 0x7ff
  11308. #define BIT_TXOPLIMIT_8822C(x) \
  11309. (((x) & BIT_MASK_TXOPLIMIT_8822C) << BIT_SHIFT_TXOPLIMIT_8822C)
  11310. #define BITS_TXOPLIMIT_8822C \
  11311. (BIT_MASK_TXOPLIMIT_8822C << BIT_SHIFT_TXOPLIMIT_8822C)
  11312. #define BIT_CLEAR_TXOPLIMIT_8822C(x) ((x) & (~BITS_TXOPLIMIT_8822C))
  11313. #define BIT_GET_TXOPLIMIT_8822C(x) \
  11314. (((x) >> BIT_SHIFT_TXOPLIMIT_8822C) & BIT_MASK_TXOPLIMIT_8822C)
  11315. #define BIT_SET_TXOPLIMIT_8822C(x, v) \
  11316. (BIT_CLEAR_TXOPLIMIT_8822C(x) | BIT_TXOPLIMIT_8822C(v))
  11317. #define BIT_SHIFT_CW_8822C 8
  11318. #define BIT_MASK_CW_8822C 0xff
  11319. #define BIT_CW_8822C(x) (((x) & BIT_MASK_CW_8822C) << BIT_SHIFT_CW_8822C)
  11320. #define BITS_CW_8822C (BIT_MASK_CW_8822C << BIT_SHIFT_CW_8822C)
  11321. #define BIT_CLEAR_CW_8822C(x) ((x) & (~BITS_CW_8822C))
  11322. #define BIT_GET_CW_8822C(x) (((x) >> BIT_SHIFT_CW_8822C) & BIT_MASK_CW_8822C)
  11323. #define BIT_SET_CW_8822C(x, v) (BIT_CLEAR_CW_8822C(x) | BIT_CW_8822C(v))
  11324. #define BIT_SHIFT_AIFS_8822C 0
  11325. #define BIT_MASK_AIFS_8822C 0xff
  11326. #define BIT_AIFS_8822C(x) (((x) & BIT_MASK_AIFS_8822C) << BIT_SHIFT_AIFS_8822C)
  11327. #define BITS_AIFS_8822C (BIT_MASK_AIFS_8822C << BIT_SHIFT_AIFS_8822C)
  11328. #define BIT_CLEAR_AIFS_8822C(x) ((x) & (~BITS_AIFS_8822C))
  11329. #define BIT_GET_AIFS_8822C(x) \
  11330. (((x) >> BIT_SHIFT_AIFS_8822C) & BIT_MASK_AIFS_8822C)
  11331. #define BIT_SET_AIFS_8822C(x, v) (BIT_CLEAR_AIFS_8822C(x) | BIT_AIFS_8822C(v))
  11332. /* 2 REG_EDCA_BE_PARAM_8822C */
  11333. /* 2 REG_NOT_VALID_8822C */
  11334. #define BIT_SHIFT_TXOPLIMIT_8822C 16
  11335. #define BIT_MASK_TXOPLIMIT_8822C 0x7ff
  11336. #define BIT_TXOPLIMIT_8822C(x) \
  11337. (((x) & BIT_MASK_TXOPLIMIT_8822C) << BIT_SHIFT_TXOPLIMIT_8822C)
  11338. #define BITS_TXOPLIMIT_8822C \
  11339. (BIT_MASK_TXOPLIMIT_8822C << BIT_SHIFT_TXOPLIMIT_8822C)
  11340. #define BIT_CLEAR_TXOPLIMIT_8822C(x) ((x) & (~BITS_TXOPLIMIT_8822C))
  11341. #define BIT_GET_TXOPLIMIT_8822C(x) \
  11342. (((x) >> BIT_SHIFT_TXOPLIMIT_8822C) & BIT_MASK_TXOPLIMIT_8822C)
  11343. #define BIT_SET_TXOPLIMIT_8822C(x, v) \
  11344. (BIT_CLEAR_TXOPLIMIT_8822C(x) | BIT_TXOPLIMIT_8822C(v))
  11345. #define BIT_SHIFT_CW_8822C 8
  11346. #define BIT_MASK_CW_8822C 0xff
  11347. #define BIT_CW_8822C(x) (((x) & BIT_MASK_CW_8822C) << BIT_SHIFT_CW_8822C)
  11348. #define BITS_CW_8822C (BIT_MASK_CW_8822C << BIT_SHIFT_CW_8822C)
  11349. #define BIT_CLEAR_CW_8822C(x) ((x) & (~BITS_CW_8822C))
  11350. #define BIT_GET_CW_8822C(x) (((x) >> BIT_SHIFT_CW_8822C) & BIT_MASK_CW_8822C)
  11351. #define BIT_SET_CW_8822C(x, v) (BIT_CLEAR_CW_8822C(x) | BIT_CW_8822C(v))
  11352. #define BIT_SHIFT_AIFS_8822C 0
  11353. #define BIT_MASK_AIFS_8822C 0xff
  11354. #define BIT_AIFS_8822C(x) (((x) & BIT_MASK_AIFS_8822C) << BIT_SHIFT_AIFS_8822C)
  11355. #define BITS_AIFS_8822C (BIT_MASK_AIFS_8822C << BIT_SHIFT_AIFS_8822C)
  11356. #define BIT_CLEAR_AIFS_8822C(x) ((x) & (~BITS_AIFS_8822C))
  11357. #define BIT_GET_AIFS_8822C(x) \
  11358. (((x) >> BIT_SHIFT_AIFS_8822C) & BIT_MASK_AIFS_8822C)
  11359. #define BIT_SET_AIFS_8822C(x, v) (BIT_CLEAR_AIFS_8822C(x) | BIT_AIFS_8822C(v))
  11360. /* 2 REG_EDCA_BK_PARAM_8822C */
  11361. /* 2 REG_NOT_VALID_8822C */
  11362. #define BIT_SHIFT_TXOPLIMIT_8822C 16
  11363. #define BIT_MASK_TXOPLIMIT_8822C 0x7ff
  11364. #define BIT_TXOPLIMIT_8822C(x) \
  11365. (((x) & BIT_MASK_TXOPLIMIT_8822C) << BIT_SHIFT_TXOPLIMIT_8822C)
  11366. #define BITS_TXOPLIMIT_8822C \
  11367. (BIT_MASK_TXOPLIMIT_8822C << BIT_SHIFT_TXOPLIMIT_8822C)
  11368. #define BIT_CLEAR_TXOPLIMIT_8822C(x) ((x) & (~BITS_TXOPLIMIT_8822C))
  11369. #define BIT_GET_TXOPLIMIT_8822C(x) \
  11370. (((x) >> BIT_SHIFT_TXOPLIMIT_8822C) & BIT_MASK_TXOPLIMIT_8822C)
  11371. #define BIT_SET_TXOPLIMIT_8822C(x, v) \
  11372. (BIT_CLEAR_TXOPLIMIT_8822C(x) | BIT_TXOPLIMIT_8822C(v))
  11373. #define BIT_SHIFT_CW_8822C 8
  11374. #define BIT_MASK_CW_8822C 0xff
  11375. #define BIT_CW_8822C(x) (((x) & BIT_MASK_CW_8822C) << BIT_SHIFT_CW_8822C)
  11376. #define BITS_CW_8822C (BIT_MASK_CW_8822C << BIT_SHIFT_CW_8822C)
  11377. #define BIT_CLEAR_CW_8822C(x) ((x) & (~BITS_CW_8822C))
  11378. #define BIT_GET_CW_8822C(x) (((x) >> BIT_SHIFT_CW_8822C) & BIT_MASK_CW_8822C)
  11379. #define BIT_SET_CW_8822C(x, v) (BIT_CLEAR_CW_8822C(x) | BIT_CW_8822C(v))
  11380. #define BIT_SHIFT_AIFS_8822C 0
  11381. #define BIT_MASK_AIFS_8822C 0xff
  11382. #define BIT_AIFS_8822C(x) (((x) & BIT_MASK_AIFS_8822C) << BIT_SHIFT_AIFS_8822C)
  11383. #define BITS_AIFS_8822C (BIT_MASK_AIFS_8822C << BIT_SHIFT_AIFS_8822C)
  11384. #define BIT_CLEAR_AIFS_8822C(x) ((x) & (~BITS_AIFS_8822C))
  11385. #define BIT_GET_AIFS_8822C(x) \
  11386. (((x) >> BIT_SHIFT_AIFS_8822C) & BIT_MASK_AIFS_8822C)
  11387. #define BIT_SET_AIFS_8822C(x, v) (BIT_CLEAR_AIFS_8822C(x) | BIT_AIFS_8822C(v))
  11388. /* 2 REG_BCNTCFG_8822C */
  11389. #define BIT_SHIFT_BCNCW_MAX_8822C 12
  11390. #define BIT_MASK_BCNCW_MAX_8822C 0xf
  11391. #define BIT_BCNCW_MAX_8822C(x) \
  11392. (((x) & BIT_MASK_BCNCW_MAX_8822C) << BIT_SHIFT_BCNCW_MAX_8822C)
  11393. #define BITS_BCNCW_MAX_8822C \
  11394. (BIT_MASK_BCNCW_MAX_8822C << BIT_SHIFT_BCNCW_MAX_8822C)
  11395. #define BIT_CLEAR_BCNCW_MAX_8822C(x) ((x) & (~BITS_BCNCW_MAX_8822C))
  11396. #define BIT_GET_BCNCW_MAX_8822C(x) \
  11397. (((x) >> BIT_SHIFT_BCNCW_MAX_8822C) & BIT_MASK_BCNCW_MAX_8822C)
  11398. #define BIT_SET_BCNCW_MAX_8822C(x, v) \
  11399. (BIT_CLEAR_BCNCW_MAX_8822C(x) | BIT_BCNCW_MAX_8822C(v))
  11400. #define BIT_SHIFT_BCNCW_MIN_8822C 8
  11401. #define BIT_MASK_BCNCW_MIN_8822C 0xf
  11402. #define BIT_BCNCW_MIN_8822C(x) \
  11403. (((x) & BIT_MASK_BCNCW_MIN_8822C) << BIT_SHIFT_BCNCW_MIN_8822C)
  11404. #define BITS_BCNCW_MIN_8822C \
  11405. (BIT_MASK_BCNCW_MIN_8822C << BIT_SHIFT_BCNCW_MIN_8822C)
  11406. #define BIT_CLEAR_BCNCW_MIN_8822C(x) ((x) & (~BITS_BCNCW_MIN_8822C))
  11407. #define BIT_GET_BCNCW_MIN_8822C(x) \
  11408. (((x) >> BIT_SHIFT_BCNCW_MIN_8822C) & BIT_MASK_BCNCW_MIN_8822C)
  11409. #define BIT_SET_BCNCW_MIN_8822C(x, v) \
  11410. (BIT_CLEAR_BCNCW_MIN_8822C(x) | BIT_BCNCW_MIN_8822C(v))
  11411. #define BIT_SHIFT_BCNIFS_8822C 0
  11412. #define BIT_MASK_BCNIFS_8822C 0xff
  11413. #define BIT_BCNIFS_8822C(x) \
  11414. (((x) & BIT_MASK_BCNIFS_8822C) << BIT_SHIFT_BCNIFS_8822C)
  11415. #define BITS_BCNIFS_8822C (BIT_MASK_BCNIFS_8822C << BIT_SHIFT_BCNIFS_8822C)
  11416. #define BIT_CLEAR_BCNIFS_8822C(x) ((x) & (~BITS_BCNIFS_8822C))
  11417. #define BIT_GET_BCNIFS_8822C(x) \
  11418. (((x) >> BIT_SHIFT_BCNIFS_8822C) & BIT_MASK_BCNIFS_8822C)
  11419. #define BIT_SET_BCNIFS_8822C(x, v) \
  11420. (BIT_CLEAR_BCNIFS_8822C(x) | BIT_BCNIFS_8822C(v))
  11421. /* 2 REG_NOT_VALID_8822C */
  11422. /* 2 REG_PIFS_8822C */
  11423. #define BIT_SHIFT_PIFS_8822C 0
  11424. #define BIT_MASK_PIFS_8822C 0xff
  11425. #define BIT_PIFS_8822C(x) (((x) & BIT_MASK_PIFS_8822C) << BIT_SHIFT_PIFS_8822C)
  11426. #define BITS_PIFS_8822C (BIT_MASK_PIFS_8822C << BIT_SHIFT_PIFS_8822C)
  11427. #define BIT_CLEAR_PIFS_8822C(x) ((x) & (~BITS_PIFS_8822C))
  11428. #define BIT_GET_PIFS_8822C(x) \
  11429. (((x) >> BIT_SHIFT_PIFS_8822C) & BIT_MASK_PIFS_8822C)
  11430. #define BIT_SET_PIFS_8822C(x, v) (BIT_CLEAR_PIFS_8822C(x) | BIT_PIFS_8822C(v))
  11431. /* 2 REG_RDG_PIFS_8822C */
  11432. #define BIT_SHIFT_RDG_PIFS_8822C 0
  11433. #define BIT_MASK_RDG_PIFS_8822C 0xff
  11434. #define BIT_RDG_PIFS_8822C(x) \
  11435. (((x) & BIT_MASK_RDG_PIFS_8822C) << BIT_SHIFT_RDG_PIFS_8822C)
  11436. #define BITS_RDG_PIFS_8822C \
  11437. (BIT_MASK_RDG_PIFS_8822C << BIT_SHIFT_RDG_PIFS_8822C)
  11438. #define BIT_CLEAR_RDG_PIFS_8822C(x) ((x) & (~BITS_RDG_PIFS_8822C))
  11439. #define BIT_GET_RDG_PIFS_8822C(x) \
  11440. (((x) >> BIT_SHIFT_RDG_PIFS_8822C) & BIT_MASK_RDG_PIFS_8822C)
  11441. #define BIT_SET_RDG_PIFS_8822C(x, v) \
  11442. (BIT_CLEAR_RDG_PIFS_8822C(x) | BIT_RDG_PIFS_8822C(v))
  11443. /* 2 REG_SIFS_8822C */
  11444. #define BIT_SHIFT_SIFS_OFDM_TRX_8822C 24
  11445. #define BIT_MASK_SIFS_OFDM_TRX_8822C 0xff
  11446. #define BIT_SIFS_OFDM_TRX_8822C(x) \
  11447. (((x) & BIT_MASK_SIFS_OFDM_TRX_8822C) << BIT_SHIFT_SIFS_OFDM_TRX_8822C)
  11448. #define BITS_SIFS_OFDM_TRX_8822C \
  11449. (BIT_MASK_SIFS_OFDM_TRX_8822C << BIT_SHIFT_SIFS_OFDM_TRX_8822C)
  11450. #define BIT_CLEAR_SIFS_OFDM_TRX_8822C(x) ((x) & (~BITS_SIFS_OFDM_TRX_8822C))
  11451. #define BIT_GET_SIFS_OFDM_TRX_8822C(x) \
  11452. (((x) >> BIT_SHIFT_SIFS_OFDM_TRX_8822C) & BIT_MASK_SIFS_OFDM_TRX_8822C)
  11453. #define BIT_SET_SIFS_OFDM_TRX_8822C(x, v) \
  11454. (BIT_CLEAR_SIFS_OFDM_TRX_8822C(x) | BIT_SIFS_OFDM_TRX_8822C(v))
  11455. #define BIT_SHIFT_SIFS_CCK_TRX_8822C 16
  11456. #define BIT_MASK_SIFS_CCK_TRX_8822C 0xff
  11457. #define BIT_SIFS_CCK_TRX_8822C(x) \
  11458. (((x) & BIT_MASK_SIFS_CCK_TRX_8822C) << BIT_SHIFT_SIFS_CCK_TRX_8822C)
  11459. #define BITS_SIFS_CCK_TRX_8822C \
  11460. (BIT_MASK_SIFS_CCK_TRX_8822C << BIT_SHIFT_SIFS_CCK_TRX_8822C)
  11461. #define BIT_CLEAR_SIFS_CCK_TRX_8822C(x) ((x) & (~BITS_SIFS_CCK_TRX_8822C))
  11462. #define BIT_GET_SIFS_CCK_TRX_8822C(x) \
  11463. (((x) >> BIT_SHIFT_SIFS_CCK_TRX_8822C) & BIT_MASK_SIFS_CCK_TRX_8822C)
  11464. #define BIT_SET_SIFS_CCK_TRX_8822C(x, v) \
  11465. (BIT_CLEAR_SIFS_CCK_TRX_8822C(x) | BIT_SIFS_CCK_TRX_8822C(v))
  11466. #define BIT_SHIFT_SIFS_OFDM_CTX_8822C 8
  11467. #define BIT_MASK_SIFS_OFDM_CTX_8822C 0xff
  11468. #define BIT_SIFS_OFDM_CTX_8822C(x) \
  11469. (((x) & BIT_MASK_SIFS_OFDM_CTX_8822C) << BIT_SHIFT_SIFS_OFDM_CTX_8822C)
  11470. #define BITS_SIFS_OFDM_CTX_8822C \
  11471. (BIT_MASK_SIFS_OFDM_CTX_8822C << BIT_SHIFT_SIFS_OFDM_CTX_8822C)
  11472. #define BIT_CLEAR_SIFS_OFDM_CTX_8822C(x) ((x) & (~BITS_SIFS_OFDM_CTX_8822C))
  11473. #define BIT_GET_SIFS_OFDM_CTX_8822C(x) \
  11474. (((x) >> BIT_SHIFT_SIFS_OFDM_CTX_8822C) & BIT_MASK_SIFS_OFDM_CTX_8822C)
  11475. #define BIT_SET_SIFS_OFDM_CTX_8822C(x, v) \
  11476. (BIT_CLEAR_SIFS_OFDM_CTX_8822C(x) | BIT_SIFS_OFDM_CTX_8822C(v))
  11477. #define BIT_SHIFT_SIFS_CCK_CTX_8822C 0
  11478. #define BIT_MASK_SIFS_CCK_CTX_8822C 0xff
  11479. #define BIT_SIFS_CCK_CTX_8822C(x) \
  11480. (((x) & BIT_MASK_SIFS_CCK_CTX_8822C) << BIT_SHIFT_SIFS_CCK_CTX_8822C)
  11481. #define BITS_SIFS_CCK_CTX_8822C \
  11482. (BIT_MASK_SIFS_CCK_CTX_8822C << BIT_SHIFT_SIFS_CCK_CTX_8822C)
  11483. #define BIT_CLEAR_SIFS_CCK_CTX_8822C(x) ((x) & (~BITS_SIFS_CCK_CTX_8822C))
  11484. #define BIT_GET_SIFS_CCK_CTX_8822C(x) \
  11485. (((x) >> BIT_SHIFT_SIFS_CCK_CTX_8822C) & BIT_MASK_SIFS_CCK_CTX_8822C)
  11486. #define BIT_SET_SIFS_CCK_CTX_8822C(x, v) \
  11487. (BIT_CLEAR_SIFS_CCK_CTX_8822C(x) | BIT_SIFS_CCK_CTX_8822C(v))
  11488. /* 2 REG_TSFTR_SYN_OFFSET_8822C */
  11489. #define BIT_SHIFT_TSFTR_SNC_OFFSET_8822C 0
  11490. #define BIT_MASK_TSFTR_SNC_OFFSET_8822C 0xffff
  11491. #define BIT_TSFTR_SNC_OFFSET_8822C(x) \
  11492. (((x) & BIT_MASK_TSFTR_SNC_OFFSET_8822C) \
  11493. << BIT_SHIFT_TSFTR_SNC_OFFSET_8822C)
  11494. #define BITS_TSFTR_SNC_OFFSET_8822C \
  11495. (BIT_MASK_TSFTR_SNC_OFFSET_8822C << BIT_SHIFT_TSFTR_SNC_OFFSET_8822C)
  11496. #define BIT_CLEAR_TSFTR_SNC_OFFSET_8822C(x) \
  11497. ((x) & (~BITS_TSFTR_SNC_OFFSET_8822C))
  11498. #define BIT_GET_TSFTR_SNC_OFFSET_8822C(x) \
  11499. (((x) >> BIT_SHIFT_TSFTR_SNC_OFFSET_8822C) & \
  11500. BIT_MASK_TSFTR_SNC_OFFSET_8822C)
  11501. #define BIT_SET_TSFTR_SNC_OFFSET_8822C(x, v) \
  11502. (BIT_CLEAR_TSFTR_SNC_OFFSET_8822C(x) | BIT_TSFTR_SNC_OFFSET_8822C(v))
  11503. /* 2 REG_AGGR_BREAK_TIME_8822C */
  11504. #define BIT_SHIFT_AGGR_BK_TIME_8822C 0
  11505. #define BIT_MASK_AGGR_BK_TIME_8822C 0xff
  11506. #define BIT_AGGR_BK_TIME_8822C(x) \
  11507. (((x) & BIT_MASK_AGGR_BK_TIME_8822C) << BIT_SHIFT_AGGR_BK_TIME_8822C)
  11508. #define BITS_AGGR_BK_TIME_8822C \
  11509. (BIT_MASK_AGGR_BK_TIME_8822C << BIT_SHIFT_AGGR_BK_TIME_8822C)
  11510. #define BIT_CLEAR_AGGR_BK_TIME_8822C(x) ((x) & (~BITS_AGGR_BK_TIME_8822C))
  11511. #define BIT_GET_AGGR_BK_TIME_8822C(x) \
  11512. (((x) >> BIT_SHIFT_AGGR_BK_TIME_8822C) & BIT_MASK_AGGR_BK_TIME_8822C)
  11513. #define BIT_SET_AGGR_BK_TIME_8822C(x, v) \
  11514. (BIT_CLEAR_AGGR_BK_TIME_8822C(x) | BIT_AGGR_BK_TIME_8822C(v))
  11515. /* 2 REG_SLOT_8822C */
  11516. #define BIT_SHIFT_SLOT_8822C 0
  11517. #define BIT_MASK_SLOT_8822C 0xff
  11518. #define BIT_SLOT_8822C(x) (((x) & BIT_MASK_SLOT_8822C) << BIT_SHIFT_SLOT_8822C)
  11519. #define BITS_SLOT_8822C (BIT_MASK_SLOT_8822C << BIT_SHIFT_SLOT_8822C)
  11520. #define BIT_CLEAR_SLOT_8822C(x) ((x) & (~BITS_SLOT_8822C))
  11521. #define BIT_GET_SLOT_8822C(x) \
  11522. (((x) >> BIT_SHIFT_SLOT_8822C) & BIT_MASK_SLOT_8822C)
  11523. #define BIT_SET_SLOT_8822C(x, v) (BIT_CLEAR_SLOT_8822C(x) | BIT_SLOT_8822C(v))
  11524. /* 2 REG_NOA_ON_ERLY_TIME_8822C */
  11525. #define BIT_SHIFT__NOA_ON_ERLY_TIME_8822C 0
  11526. #define BIT_MASK__NOA_ON_ERLY_TIME_8822C 0xff
  11527. #define BIT__NOA_ON_ERLY_TIME_8822C(x) \
  11528. (((x) & BIT_MASK__NOA_ON_ERLY_TIME_8822C) \
  11529. << BIT_SHIFT__NOA_ON_ERLY_TIME_8822C)
  11530. #define BITS__NOA_ON_ERLY_TIME_8822C \
  11531. (BIT_MASK__NOA_ON_ERLY_TIME_8822C << BIT_SHIFT__NOA_ON_ERLY_TIME_8822C)
  11532. #define BIT_CLEAR__NOA_ON_ERLY_TIME_8822C(x) \
  11533. ((x) & (~BITS__NOA_ON_ERLY_TIME_8822C))
  11534. #define BIT_GET__NOA_ON_ERLY_TIME_8822C(x) \
  11535. (((x) >> BIT_SHIFT__NOA_ON_ERLY_TIME_8822C) & \
  11536. BIT_MASK__NOA_ON_ERLY_TIME_8822C)
  11537. #define BIT_SET__NOA_ON_ERLY_TIME_8822C(x, v) \
  11538. (BIT_CLEAR__NOA_ON_ERLY_TIME_8822C(x) | BIT__NOA_ON_ERLY_TIME_8822C(v))
  11539. /* 2 REG_NOA_OFF_ERLY_TIME_8822C */
  11540. #define BIT_SHIFT__NOA_OFF_ERLY_TIME_8822C 0
  11541. #define BIT_MASK__NOA_OFF_ERLY_TIME_8822C 0xff
  11542. #define BIT__NOA_OFF_ERLY_TIME_8822C(x) \
  11543. (((x) & BIT_MASK__NOA_OFF_ERLY_TIME_8822C) \
  11544. << BIT_SHIFT__NOA_OFF_ERLY_TIME_8822C)
  11545. #define BITS__NOA_OFF_ERLY_TIME_8822C \
  11546. (BIT_MASK__NOA_OFF_ERLY_TIME_8822C \
  11547. << BIT_SHIFT__NOA_OFF_ERLY_TIME_8822C)
  11548. #define BIT_CLEAR__NOA_OFF_ERLY_TIME_8822C(x) \
  11549. ((x) & (~BITS__NOA_OFF_ERLY_TIME_8822C))
  11550. #define BIT_GET__NOA_OFF_ERLY_TIME_8822C(x) \
  11551. (((x) >> BIT_SHIFT__NOA_OFF_ERLY_TIME_8822C) & \
  11552. BIT_MASK__NOA_OFF_ERLY_TIME_8822C)
  11553. #define BIT_SET__NOA_OFF_ERLY_TIME_8822C(x, v) \
  11554. (BIT_CLEAR__NOA_OFF_ERLY_TIME_8822C(x) | \
  11555. BIT__NOA_OFF_ERLY_TIME_8822C(v))
  11556. /* 2 REG_NOT_VALID_8822C */
  11557. /* 2 REG_NOT_VALID_8822C */
  11558. /* 2 REG_TX_PTCL_CTRL_8822C */
  11559. #define BIT_DIS_EDCCA_8822C BIT(15)
  11560. #define BIT_DIS_CCA_8822C BIT(14)
  11561. #define BIT_LSIG_TXOP_TXCMD_NAV_8822C BIT(13)
  11562. #define BIT_SIFS_BK_EN_8822C BIT(12)
  11563. #define BIT_SHIFT_TXQ_NAV_MSK_8822C 8
  11564. #define BIT_MASK_TXQ_NAV_MSK_8822C 0xf
  11565. #define BIT_TXQ_NAV_MSK_8822C(x) \
  11566. (((x) & BIT_MASK_TXQ_NAV_MSK_8822C) << BIT_SHIFT_TXQ_NAV_MSK_8822C)
  11567. #define BITS_TXQ_NAV_MSK_8822C \
  11568. (BIT_MASK_TXQ_NAV_MSK_8822C << BIT_SHIFT_TXQ_NAV_MSK_8822C)
  11569. #define BIT_CLEAR_TXQ_NAV_MSK_8822C(x) ((x) & (~BITS_TXQ_NAV_MSK_8822C))
  11570. #define BIT_GET_TXQ_NAV_MSK_8822C(x) \
  11571. (((x) >> BIT_SHIFT_TXQ_NAV_MSK_8822C) & BIT_MASK_TXQ_NAV_MSK_8822C)
  11572. #define BIT_SET_TXQ_NAV_MSK_8822C(x, v) \
  11573. (BIT_CLEAR_TXQ_NAV_MSK_8822C(x) | BIT_TXQ_NAV_MSK_8822C(v))
  11574. #define BIT_DIS_CW_8822C BIT(7)
  11575. #define BIT_NAV_END_TXOP_8822C BIT(6)
  11576. #define BIT_RDG_END_TXOP_8822C BIT(5)
  11577. #define BIT_AC_INBCN_HOLD_8822C BIT(4)
  11578. #define BIT_MGTQ_TXOP_EN_8822C BIT(3)
  11579. #define BIT_MGTQ_RTSMF_EN_8822C BIT(2)
  11580. #define BIT_HIQ_RTSMF_EN_8822C BIT(1)
  11581. #define BIT_BCN_RTSMF_EN_8822C BIT(0)
  11582. /* 2 REG_TXPAUSE_8822C */
  11583. #define BIT_STOP_BCN_HI_MGT_8822C BIT(7)
  11584. #define BIT_MAC_STOPBCNQ_8822C BIT(6)
  11585. #define BIT_MAC_STOPHIQ_8822C BIT(5)
  11586. #define BIT_MAC_STOPMGQ_8822C BIT(4)
  11587. #define BIT_MAC_STOPBK_8822C BIT(3)
  11588. #define BIT_MAC_STOPBE_8822C BIT(2)
  11589. #define BIT_MAC_STOPVI_8822C BIT(1)
  11590. #define BIT_MAC_STOPVO_8822C BIT(0)
  11591. /* 2 REG_DIS_TXREQ_CLR_8822C */
  11592. #define BIT_DIS_BT_CCA_8822C BIT(7)
  11593. #define BIT_DIS_TXREQ_CLR_HI_8822C BIT(5)
  11594. #define BIT_DIS_TXREQ_CLR_MGQ_8822C BIT(4)
  11595. #define BIT_DIS_TXREQ_CLR_VO_8822C BIT(3)
  11596. #define BIT_DIS_TXREQ_CLR_VI_8822C BIT(2)
  11597. #define BIT_DIS_TXREQ_CLR_BE_8822C BIT(1)
  11598. #define BIT_DIS_TXREQ_CLR_BK_8822C BIT(0)
  11599. /* 2 REG_RD_CTRL_8822C */
  11600. #define BIT_EN_CLR_TXREQ_INCCA_8822C BIT(15)
  11601. #define BIT_DIS_TX_OVER_BCNQ_8822C BIT(14)
  11602. #define BIT_EN_BCNERR_INCCCA_8822C BIT(13)
  11603. #define BIT_EDCCA_MSK_CNTDOWN_EN_8822C BIT(11)
  11604. #define BIT_DIS_TXOP_CFE_8822C BIT(10)
  11605. #define BIT_DIS_LSIG_CFE_8822C BIT(9)
  11606. #define BIT_DIS_STBC_CFE_8822C BIT(8)
  11607. #define BIT_BKQ_RD_INIT_EN_8822C BIT(7)
  11608. #define BIT_BEQ_RD_INIT_EN_8822C BIT(6)
  11609. #define BIT_VIQ_RD_INIT_EN_8822C BIT(5)
  11610. #define BIT_VOQ_RD_INIT_EN_8822C BIT(4)
  11611. #define BIT_BKQ_RD_RESP_EN_8822C BIT(3)
  11612. #define BIT_BEQ_RD_RESP_EN_8822C BIT(2)
  11613. #define BIT_VIQ_RD_RESP_EN_8822C BIT(1)
  11614. #define BIT_VOQ_RD_RESP_EN_8822C BIT(0)
  11615. /* 2 REG_MBSSID_CTRL_8822C */
  11616. #define BIT_MBID_BCNQ7_EN_8822C BIT(7)
  11617. #define BIT_MBID_BCNQ6_EN_8822C BIT(6)
  11618. #define BIT_MBID_BCNQ5_EN_8822C BIT(5)
  11619. #define BIT_MBID_BCNQ4_EN_8822C BIT(4)
  11620. #define BIT_MBID_BCNQ3_EN_8822C BIT(3)
  11621. #define BIT_MBID_BCNQ2_EN_8822C BIT(2)
  11622. #define BIT_MBID_BCNQ1_EN_8822C BIT(1)
  11623. #define BIT_MBID_BCNQ0_EN_8822C BIT(0)
  11624. /* 2 REG_P2PPS_CTRL_8822C */
  11625. #define BIT_P2P_CTW_ALLSTASLEEP_8822C BIT(7)
  11626. #define BIT_P2P_OFF_DISTX_EN_8822C BIT(6)
  11627. #define BIT_PWR_MGT_EN_8822C BIT(5)
  11628. #define BIT_P2P_NOA1_EN_8822C BIT(2)
  11629. #define BIT_P2P_NOA0_EN_8822C BIT(1)
  11630. /* 2 REG_PKT_LIFETIME_CTRL_8822C */
  11631. #define BIT_EN_P2P_CTWND1_8822C BIT(23)
  11632. #define BIT_EN_BKF_CLR_TXREQ_8822C BIT(22)
  11633. #define BIT_EN_TSFBIT32_RST_P2P_8822C BIT(21)
  11634. #define BIT_EN_BCN_TX_BTCCA_8822C BIT(20)
  11635. #define BIT_DIS_PKT_TX_ATIM_8822C BIT(19)
  11636. #define BIT_DIS_BCN_DIS_CTN_8822C BIT(18)
  11637. #define BIT_EN_NAVEND_RST_TXOP_8822C BIT(17)
  11638. #define BIT_EN_FILTER_CCA_8822C BIT(16)
  11639. #define BIT_SHIFT_CCA_FILTER_THRS_8822C 8
  11640. #define BIT_MASK_CCA_FILTER_THRS_8822C 0xff
  11641. #define BIT_CCA_FILTER_THRS_8822C(x) \
  11642. (((x) & BIT_MASK_CCA_FILTER_THRS_8822C) \
  11643. << BIT_SHIFT_CCA_FILTER_THRS_8822C)
  11644. #define BITS_CCA_FILTER_THRS_8822C \
  11645. (BIT_MASK_CCA_FILTER_THRS_8822C << BIT_SHIFT_CCA_FILTER_THRS_8822C)
  11646. #define BIT_CLEAR_CCA_FILTER_THRS_8822C(x) ((x) & (~BITS_CCA_FILTER_THRS_8822C))
  11647. #define BIT_GET_CCA_FILTER_THRS_8822C(x) \
  11648. (((x) >> BIT_SHIFT_CCA_FILTER_THRS_8822C) & \
  11649. BIT_MASK_CCA_FILTER_THRS_8822C)
  11650. #define BIT_SET_CCA_FILTER_THRS_8822C(x, v) \
  11651. (BIT_CLEAR_CCA_FILTER_THRS_8822C(x) | BIT_CCA_FILTER_THRS_8822C(v))
  11652. #define BIT_SHIFT_EDCCA_THRS_8822C 0
  11653. #define BIT_MASK_EDCCA_THRS_8822C 0xff
  11654. #define BIT_EDCCA_THRS_8822C(x) \
  11655. (((x) & BIT_MASK_EDCCA_THRS_8822C) << BIT_SHIFT_EDCCA_THRS_8822C)
  11656. #define BITS_EDCCA_THRS_8822C \
  11657. (BIT_MASK_EDCCA_THRS_8822C << BIT_SHIFT_EDCCA_THRS_8822C)
  11658. #define BIT_CLEAR_EDCCA_THRS_8822C(x) ((x) & (~BITS_EDCCA_THRS_8822C))
  11659. #define BIT_GET_EDCCA_THRS_8822C(x) \
  11660. (((x) >> BIT_SHIFT_EDCCA_THRS_8822C) & BIT_MASK_EDCCA_THRS_8822C)
  11661. #define BIT_SET_EDCCA_THRS_8822C(x, v) \
  11662. (BIT_CLEAR_EDCCA_THRS_8822C(x) | BIT_EDCCA_THRS_8822C(v))
  11663. /* 2 REG_P2PPS_SPEC_STATE_8822C */
  11664. #define BIT_SPEC_POWER_STATE_8822C BIT(7)
  11665. #define BIT_SPEC_CTWINDOW_ON_8822C BIT(6)
  11666. #define BIT_SPEC_BEACON_AREA_ON_8822C BIT(5)
  11667. #define BIT_SPEC_CTWIN_EARLY_DISTX_8822C BIT(4)
  11668. #define BIT_SPEC_NOA1_OFF_PERIOD_8822C BIT(3)
  11669. #define BIT_SPEC_FORCE_DOZE1_8822C BIT(2)
  11670. #define BIT_SPEC_NOA0_OFF_PERIOD_8822C BIT(1)
  11671. #define BIT_SPEC_FORCE_DOZE0_8822C BIT(0)
  11672. /* 2 REG_TXOP_LIMIT_CTRL_8822C */
  11673. #define BIT_SHIFT_TXOP_TBTT_CNT_8822C 24
  11674. #define BIT_MASK_TXOP_TBTT_CNT_8822C 0xff
  11675. #define BIT_TXOP_TBTT_CNT_8822C(x) \
  11676. (((x) & BIT_MASK_TXOP_TBTT_CNT_8822C) << BIT_SHIFT_TXOP_TBTT_CNT_8822C)
  11677. #define BITS_TXOP_TBTT_CNT_8822C \
  11678. (BIT_MASK_TXOP_TBTT_CNT_8822C << BIT_SHIFT_TXOP_TBTT_CNT_8822C)
  11679. #define BIT_CLEAR_TXOP_TBTT_CNT_8822C(x) ((x) & (~BITS_TXOP_TBTT_CNT_8822C))
  11680. #define BIT_GET_TXOP_TBTT_CNT_8822C(x) \
  11681. (((x) >> BIT_SHIFT_TXOP_TBTT_CNT_8822C) & BIT_MASK_TXOP_TBTT_CNT_8822C)
  11682. #define BIT_SET_TXOP_TBTT_CNT_8822C(x, v) \
  11683. (BIT_CLEAR_TXOP_TBTT_CNT_8822C(x) | BIT_TXOP_TBTT_CNT_8822C(v))
  11684. #define BIT_SHIFT_TXOP_TBTT_CNT_SEL_8822C 20
  11685. #define BIT_MASK_TXOP_TBTT_CNT_SEL_8822C 0xf
  11686. #define BIT_TXOP_TBTT_CNT_SEL_8822C(x) \
  11687. (((x) & BIT_MASK_TXOP_TBTT_CNT_SEL_8822C) \
  11688. << BIT_SHIFT_TXOP_TBTT_CNT_SEL_8822C)
  11689. #define BITS_TXOP_TBTT_CNT_SEL_8822C \
  11690. (BIT_MASK_TXOP_TBTT_CNT_SEL_8822C << BIT_SHIFT_TXOP_TBTT_CNT_SEL_8822C)
  11691. #define BIT_CLEAR_TXOP_TBTT_CNT_SEL_8822C(x) \
  11692. ((x) & (~BITS_TXOP_TBTT_CNT_SEL_8822C))
  11693. #define BIT_GET_TXOP_TBTT_CNT_SEL_8822C(x) \
  11694. (((x) >> BIT_SHIFT_TXOP_TBTT_CNT_SEL_8822C) & \
  11695. BIT_MASK_TXOP_TBTT_CNT_SEL_8822C)
  11696. #define BIT_SET_TXOP_TBTT_CNT_SEL_8822C(x, v) \
  11697. (BIT_CLEAR_TXOP_TBTT_CNT_SEL_8822C(x) | BIT_TXOP_TBTT_CNT_SEL_8822C(v))
  11698. #define BIT_SHIFT_TXOP_LMT_EN_8822C 16
  11699. #define BIT_MASK_TXOP_LMT_EN_8822C 0xf
  11700. #define BIT_TXOP_LMT_EN_8822C(x) \
  11701. (((x) & BIT_MASK_TXOP_LMT_EN_8822C) << BIT_SHIFT_TXOP_LMT_EN_8822C)
  11702. #define BITS_TXOP_LMT_EN_8822C \
  11703. (BIT_MASK_TXOP_LMT_EN_8822C << BIT_SHIFT_TXOP_LMT_EN_8822C)
  11704. #define BIT_CLEAR_TXOP_LMT_EN_8822C(x) ((x) & (~BITS_TXOP_LMT_EN_8822C))
  11705. #define BIT_GET_TXOP_LMT_EN_8822C(x) \
  11706. (((x) >> BIT_SHIFT_TXOP_LMT_EN_8822C) & BIT_MASK_TXOP_LMT_EN_8822C)
  11707. #define BIT_SET_TXOP_LMT_EN_8822C(x, v) \
  11708. (BIT_CLEAR_TXOP_LMT_EN_8822C(x) | BIT_TXOP_LMT_EN_8822C(v))
  11709. #define BIT_SHIFT_TXOP_LMT_TX_TIME_8822C 8
  11710. #define BIT_MASK_TXOP_LMT_TX_TIME_8822C 0xff
  11711. #define BIT_TXOP_LMT_TX_TIME_8822C(x) \
  11712. (((x) & BIT_MASK_TXOP_LMT_TX_TIME_8822C) \
  11713. << BIT_SHIFT_TXOP_LMT_TX_TIME_8822C)
  11714. #define BITS_TXOP_LMT_TX_TIME_8822C \
  11715. (BIT_MASK_TXOP_LMT_TX_TIME_8822C << BIT_SHIFT_TXOP_LMT_TX_TIME_8822C)
  11716. #define BIT_CLEAR_TXOP_LMT_TX_TIME_8822C(x) \
  11717. ((x) & (~BITS_TXOP_LMT_TX_TIME_8822C))
  11718. #define BIT_GET_TXOP_LMT_TX_TIME_8822C(x) \
  11719. (((x) >> BIT_SHIFT_TXOP_LMT_TX_TIME_8822C) & \
  11720. BIT_MASK_TXOP_LMT_TX_TIME_8822C)
  11721. #define BIT_SET_TXOP_LMT_TX_TIME_8822C(x, v) \
  11722. (BIT_CLEAR_TXOP_LMT_TX_TIME_8822C(x) | BIT_TXOP_LMT_TX_TIME_8822C(v))
  11723. #define BIT_TXOP_CNT_TRIGGER_RESET_8822C BIT(7)
  11724. #define BIT_SHIFT_TXOP_LMT_PKT_NUM_8822C 0
  11725. #define BIT_MASK_TXOP_LMT_PKT_NUM_8822C 0x3f
  11726. #define BIT_TXOP_LMT_PKT_NUM_8822C(x) \
  11727. (((x) & BIT_MASK_TXOP_LMT_PKT_NUM_8822C) \
  11728. << BIT_SHIFT_TXOP_LMT_PKT_NUM_8822C)
  11729. #define BITS_TXOP_LMT_PKT_NUM_8822C \
  11730. (BIT_MASK_TXOP_LMT_PKT_NUM_8822C << BIT_SHIFT_TXOP_LMT_PKT_NUM_8822C)
  11731. #define BIT_CLEAR_TXOP_LMT_PKT_NUM_8822C(x) \
  11732. ((x) & (~BITS_TXOP_LMT_PKT_NUM_8822C))
  11733. #define BIT_GET_TXOP_LMT_PKT_NUM_8822C(x) \
  11734. (((x) >> BIT_SHIFT_TXOP_LMT_PKT_NUM_8822C) & \
  11735. BIT_MASK_TXOP_LMT_PKT_NUM_8822C)
  11736. #define BIT_SET_TXOP_LMT_PKT_NUM_8822C(x, v) \
  11737. (BIT_CLEAR_TXOP_LMT_PKT_NUM_8822C(x) | BIT_TXOP_LMT_PKT_NUM_8822C(v))
  11738. /* 2 REG_BAR_TX_CTRL_8822C */
  11739. /* 2 REG_P2PON_DIS_TXTIME_8822C */
  11740. #define BIT_SHIFT_P2PON_DIS_TXTIME_8822C 0
  11741. #define BIT_MASK_P2PON_DIS_TXTIME_8822C 0xff
  11742. #define BIT_P2PON_DIS_TXTIME_8822C(x) \
  11743. (((x) & BIT_MASK_P2PON_DIS_TXTIME_8822C) \
  11744. << BIT_SHIFT_P2PON_DIS_TXTIME_8822C)
  11745. #define BITS_P2PON_DIS_TXTIME_8822C \
  11746. (BIT_MASK_P2PON_DIS_TXTIME_8822C << BIT_SHIFT_P2PON_DIS_TXTIME_8822C)
  11747. #define BIT_CLEAR_P2PON_DIS_TXTIME_8822C(x) \
  11748. ((x) & (~BITS_P2PON_DIS_TXTIME_8822C))
  11749. #define BIT_GET_P2PON_DIS_TXTIME_8822C(x) \
  11750. (((x) >> BIT_SHIFT_P2PON_DIS_TXTIME_8822C) & \
  11751. BIT_MASK_P2PON_DIS_TXTIME_8822C)
  11752. #define BIT_SET_P2PON_DIS_TXTIME_8822C(x, v) \
  11753. (BIT_CLEAR_P2PON_DIS_TXTIME_8822C(x) | BIT_P2PON_DIS_TXTIME_8822C(v))
  11754. /* 2 REG_NOT_VALID_8822C */
  11755. /* 2 REG_NOT_VALID_8822C */
  11756. /* 2 REG_CCA_TXEN_CNT_8822C */
  11757. #define BIT_ENABLE_STOP_UPDATE_NAV_8822C BIT(21)
  11758. #define BIT_ENABLE_GEN_RANDON_SLOT_TX_8822C BIT(20)
  11759. #define BIT_ENABLE_RANDOM_SHIFT_TX_8822C BIT(19)
  11760. #define BIT_ENABLE_EDCA_REF_FUNCTION_8822C BIT(18)
  11761. #define BIT_CCA_TXEN_CNT_SWITCH_8822C BIT(17)
  11762. #define BIT_CCA_TXEN_CNT_EN_8822C BIT(16)
  11763. #define BIT_SHIFT_CCA_TXEN_BIG_CNT_8822C 8
  11764. #define BIT_MASK_CCA_TXEN_BIG_CNT_8822C 0xff
  11765. #define BIT_CCA_TXEN_BIG_CNT_8822C(x) \
  11766. (((x) & BIT_MASK_CCA_TXEN_BIG_CNT_8822C) \
  11767. << BIT_SHIFT_CCA_TXEN_BIG_CNT_8822C)
  11768. #define BITS_CCA_TXEN_BIG_CNT_8822C \
  11769. (BIT_MASK_CCA_TXEN_BIG_CNT_8822C << BIT_SHIFT_CCA_TXEN_BIG_CNT_8822C)
  11770. #define BIT_CLEAR_CCA_TXEN_BIG_CNT_8822C(x) \
  11771. ((x) & (~BITS_CCA_TXEN_BIG_CNT_8822C))
  11772. #define BIT_GET_CCA_TXEN_BIG_CNT_8822C(x) \
  11773. (((x) >> BIT_SHIFT_CCA_TXEN_BIG_CNT_8822C) & \
  11774. BIT_MASK_CCA_TXEN_BIG_CNT_8822C)
  11775. #define BIT_SET_CCA_TXEN_BIG_CNT_8822C(x, v) \
  11776. (BIT_CLEAR_CCA_TXEN_BIG_CNT_8822C(x) | BIT_CCA_TXEN_BIG_CNT_8822C(v))
  11777. #define BIT_SHIFT_CCA_TXEN_SMALL_CNT_8822C 0
  11778. #define BIT_MASK_CCA_TXEN_SMALL_CNT_8822C 0xff
  11779. #define BIT_CCA_TXEN_SMALL_CNT_8822C(x) \
  11780. (((x) & BIT_MASK_CCA_TXEN_SMALL_CNT_8822C) \
  11781. << BIT_SHIFT_CCA_TXEN_SMALL_CNT_8822C)
  11782. #define BITS_CCA_TXEN_SMALL_CNT_8822C \
  11783. (BIT_MASK_CCA_TXEN_SMALL_CNT_8822C \
  11784. << BIT_SHIFT_CCA_TXEN_SMALL_CNT_8822C)
  11785. #define BIT_CLEAR_CCA_TXEN_SMALL_CNT_8822C(x) \
  11786. ((x) & (~BITS_CCA_TXEN_SMALL_CNT_8822C))
  11787. #define BIT_GET_CCA_TXEN_SMALL_CNT_8822C(x) \
  11788. (((x) >> BIT_SHIFT_CCA_TXEN_SMALL_CNT_8822C) & \
  11789. BIT_MASK_CCA_TXEN_SMALL_CNT_8822C)
  11790. #define BIT_SET_CCA_TXEN_SMALL_CNT_8822C(x, v) \
  11791. (BIT_CLEAR_CCA_TXEN_SMALL_CNT_8822C(x) | \
  11792. BIT_CCA_TXEN_SMALL_CNT_8822C(v))
  11793. /* 2 REG_MAX_INTER_COLLISION_8822C */
  11794. #define BIT_SHIFT_MAX_INTER_COLLISION_BK_8822C 24
  11795. #define BIT_MASK_MAX_INTER_COLLISION_BK_8822C 0xff
  11796. #define BIT_MAX_INTER_COLLISION_BK_8822C(x) \
  11797. (((x) & BIT_MASK_MAX_INTER_COLLISION_BK_8822C) \
  11798. << BIT_SHIFT_MAX_INTER_COLLISION_BK_8822C)
  11799. #define BITS_MAX_INTER_COLLISION_BK_8822C \
  11800. (BIT_MASK_MAX_INTER_COLLISION_BK_8822C \
  11801. << BIT_SHIFT_MAX_INTER_COLLISION_BK_8822C)
  11802. #define BIT_CLEAR_MAX_INTER_COLLISION_BK_8822C(x) \
  11803. ((x) & (~BITS_MAX_INTER_COLLISION_BK_8822C))
  11804. #define BIT_GET_MAX_INTER_COLLISION_BK_8822C(x) \
  11805. (((x) >> BIT_SHIFT_MAX_INTER_COLLISION_BK_8822C) & \
  11806. BIT_MASK_MAX_INTER_COLLISION_BK_8822C)
  11807. #define BIT_SET_MAX_INTER_COLLISION_BK_8822C(x, v) \
  11808. (BIT_CLEAR_MAX_INTER_COLLISION_BK_8822C(x) | \
  11809. BIT_MAX_INTER_COLLISION_BK_8822C(v))
  11810. #define BIT_SHIFT_MAX_INTER_COLLISION_BE_8822C 16
  11811. #define BIT_MASK_MAX_INTER_COLLISION_BE_8822C 0xff
  11812. #define BIT_MAX_INTER_COLLISION_BE_8822C(x) \
  11813. (((x) & BIT_MASK_MAX_INTER_COLLISION_BE_8822C) \
  11814. << BIT_SHIFT_MAX_INTER_COLLISION_BE_8822C)
  11815. #define BITS_MAX_INTER_COLLISION_BE_8822C \
  11816. (BIT_MASK_MAX_INTER_COLLISION_BE_8822C \
  11817. << BIT_SHIFT_MAX_INTER_COLLISION_BE_8822C)
  11818. #define BIT_CLEAR_MAX_INTER_COLLISION_BE_8822C(x) \
  11819. ((x) & (~BITS_MAX_INTER_COLLISION_BE_8822C))
  11820. #define BIT_GET_MAX_INTER_COLLISION_BE_8822C(x) \
  11821. (((x) >> BIT_SHIFT_MAX_INTER_COLLISION_BE_8822C) & \
  11822. BIT_MASK_MAX_INTER_COLLISION_BE_8822C)
  11823. #define BIT_SET_MAX_INTER_COLLISION_BE_8822C(x, v) \
  11824. (BIT_CLEAR_MAX_INTER_COLLISION_BE_8822C(x) | \
  11825. BIT_MAX_INTER_COLLISION_BE_8822C(v))
  11826. #define BIT_SHIFT_MAX_INTER_COLLISION_VI_8822C 8
  11827. #define BIT_MASK_MAX_INTER_COLLISION_VI_8822C 0xff
  11828. #define BIT_MAX_INTER_COLLISION_VI_8822C(x) \
  11829. (((x) & BIT_MASK_MAX_INTER_COLLISION_VI_8822C) \
  11830. << BIT_SHIFT_MAX_INTER_COLLISION_VI_8822C)
  11831. #define BITS_MAX_INTER_COLLISION_VI_8822C \
  11832. (BIT_MASK_MAX_INTER_COLLISION_VI_8822C \
  11833. << BIT_SHIFT_MAX_INTER_COLLISION_VI_8822C)
  11834. #define BIT_CLEAR_MAX_INTER_COLLISION_VI_8822C(x) \
  11835. ((x) & (~BITS_MAX_INTER_COLLISION_VI_8822C))
  11836. #define BIT_GET_MAX_INTER_COLLISION_VI_8822C(x) \
  11837. (((x) >> BIT_SHIFT_MAX_INTER_COLLISION_VI_8822C) & \
  11838. BIT_MASK_MAX_INTER_COLLISION_VI_8822C)
  11839. #define BIT_SET_MAX_INTER_COLLISION_VI_8822C(x, v) \
  11840. (BIT_CLEAR_MAX_INTER_COLLISION_VI_8822C(x) | \
  11841. BIT_MAX_INTER_COLLISION_VI_8822C(v))
  11842. #define BIT_SHIFT_MAX_INTER_COLLISION_VO_8822C 0
  11843. #define BIT_MASK_MAX_INTER_COLLISION_VO_8822C 0xff
  11844. #define BIT_MAX_INTER_COLLISION_VO_8822C(x) \
  11845. (((x) & BIT_MASK_MAX_INTER_COLLISION_VO_8822C) \
  11846. << BIT_SHIFT_MAX_INTER_COLLISION_VO_8822C)
  11847. #define BITS_MAX_INTER_COLLISION_VO_8822C \
  11848. (BIT_MASK_MAX_INTER_COLLISION_VO_8822C \
  11849. << BIT_SHIFT_MAX_INTER_COLLISION_VO_8822C)
  11850. #define BIT_CLEAR_MAX_INTER_COLLISION_VO_8822C(x) \
  11851. ((x) & (~BITS_MAX_INTER_COLLISION_VO_8822C))
  11852. #define BIT_GET_MAX_INTER_COLLISION_VO_8822C(x) \
  11853. (((x) >> BIT_SHIFT_MAX_INTER_COLLISION_VO_8822C) & \
  11854. BIT_MASK_MAX_INTER_COLLISION_VO_8822C)
  11855. #define BIT_SET_MAX_INTER_COLLISION_VO_8822C(x, v) \
  11856. (BIT_CLEAR_MAX_INTER_COLLISION_VO_8822C(x) | \
  11857. BIT_MAX_INTER_COLLISION_VO_8822C(v))
  11858. /* 2 REG_MAX_INTER_COLLISION_CNT_8822C */
  11859. #define BIT_MAX_INTER_COLLISION_EN_8822C BIT(16)
  11860. #define BIT_SHIFT_MAX_INTER_COLLISION_CNT_BK_8822C 12
  11861. #define BIT_MASK_MAX_INTER_COLLISION_CNT_BK_8822C 0xf
  11862. #define BIT_MAX_INTER_COLLISION_CNT_BK_8822C(x) \
  11863. (((x) & BIT_MASK_MAX_INTER_COLLISION_CNT_BK_8822C) \
  11864. << BIT_SHIFT_MAX_INTER_COLLISION_CNT_BK_8822C)
  11865. #define BITS_MAX_INTER_COLLISION_CNT_BK_8822C \
  11866. (BIT_MASK_MAX_INTER_COLLISION_CNT_BK_8822C \
  11867. << BIT_SHIFT_MAX_INTER_COLLISION_CNT_BK_8822C)
  11868. #define BIT_CLEAR_MAX_INTER_COLLISION_CNT_BK_8822C(x) \
  11869. ((x) & (~BITS_MAX_INTER_COLLISION_CNT_BK_8822C))
  11870. #define BIT_GET_MAX_INTER_COLLISION_CNT_BK_8822C(x) \
  11871. (((x) >> BIT_SHIFT_MAX_INTER_COLLISION_CNT_BK_8822C) & \
  11872. BIT_MASK_MAX_INTER_COLLISION_CNT_BK_8822C)
  11873. #define BIT_SET_MAX_INTER_COLLISION_CNT_BK_8822C(x, v) \
  11874. (BIT_CLEAR_MAX_INTER_COLLISION_CNT_BK_8822C(x) | \
  11875. BIT_MAX_INTER_COLLISION_CNT_BK_8822C(v))
  11876. #define BIT_SHIFT_MAX_INTER_COLLISION_CNT_BE_8822C 8
  11877. #define BIT_MASK_MAX_INTER_COLLISION_CNT_BE_8822C 0xf
  11878. #define BIT_MAX_INTER_COLLISION_CNT_BE_8822C(x) \
  11879. (((x) & BIT_MASK_MAX_INTER_COLLISION_CNT_BE_8822C) \
  11880. << BIT_SHIFT_MAX_INTER_COLLISION_CNT_BE_8822C)
  11881. #define BITS_MAX_INTER_COLLISION_CNT_BE_8822C \
  11882. (BIT_MASK_MAX_INTER_COLLISION_CNT_BE_8822C \
  11883. << BIT_SHIFT_MAX_INTER_COLLISION_CNT_BE_8822C)
  11884. #define BIT_CLEAR_MAX_INTER_COLLISION_CNT_BE_8822C(x) \
  11885. ((x) & (~BITS_MAX_INTER_COLLISION_CNT_BE_8822C))
  11886. #define BIT_GET_MAX_INTER_COLLISION_CNT_BE_8822C(x) \
  11887. (((x) >> BIT_SHIFT_MAX_INTER_COLLISION_CNT_BE_8822C) & \
  11888. BIT_MASK_MAX_INTER_COLLISION_CNT_BE_8822C)
  11889. #define BIT_SET_MAX_INTER_COLLISION_CNT_BE_8822C(x, v) \
  11890. (BIT_CLEAR_MAX_INTER_COLLISION_CNT_BE_8822C(x) | \
  11891. BIT_MAX_INTER_COLLISION_CNT_BE_8822C(v))
  11892. #define BIT_SHIFT_MAX_INTER_COLLISION_CNT_VI_8822C 4
  11893. #define BIT_MASK_MAX_INTER_COLLISION_CNT_VI_8822C 0xf
  11894. #define BIT_MAX_INTER_COLLISION_CNT_VI_8822C(x) \
  11895. (((x) & BIT_MASK_MAX_INTER_COLLISION_CNT_VI_8822C) \
  11896. << BIT_SHIFT_MAX_INTER_COLLISION_CNT_VI_8822C)
  11897. #define BITS_MAX_INTER_COLLISION_CNT_VI_8822C \
  11898. (BIT_MASK_MAX_INTER_COLLISION_CNT_VI_8822C \
  11899. << BIT_SHIFT_MAX_INTER_COLLISION_CNT_VI_8822C)
  11900. #define BIT_CLEAR_MAX_INTER_COLLISION_CNT_VI_8822C(x) \
  11901. ((x) & (~BITS_MAX_INTER_COLLISION_CNT_VI_8822C))
  11902. #define BIT_GET_MAX_INTER_COLLISION_CNT_VI_8822C(x) \
  11903. (((x) >> BIT_SHIFT_MAX_INTER_COLLISION_CNT_VI_8822C) & \
  11904. BIT_MASK_MAX_INTER_COLLISION_CNT_VI_8822C)
  11905. #define BIT_SET_MAX_INTER_COLLISION_CNT_VI_8822C(x, v) \
  11906. (BIT_CLEAR_MAX_INTER_COLLISION_CNT_VI_8822C(x) | \
  11907. BIT_MAX_INTER_COLLISION_CNT_VI_8822C(v))
  11908. #define BIT_SHIFT_MAX_INTER_COLLISION_CNT_VO_8822C 0
  11909. #define BIT_MASK_MAX_INTER_COLLISION_CNT_VO_8822C 0xf
  11910. #define BIT_MAX_INTER_COLLISION_CNT_VO_8822C(x) \
  11911. (((x) & BIT_MASK_MAX_INTER_COLLISION_CNT_VO_8822C) \
  11912. << BIT_SHIFT_MAX_INTER_COLLISION_CNT_VO_8822C)
  11913. #define BITS_MAX_INTER_COLLISION_CNT_VO_8822C \
  11914. (BIT_MASK_MAX_INTER_COLLISION_CNT_VO_8822C \
  11915. << BIT_SHIFT_MAX_INTER_COLLISION_CNT_VO_8822C)
  11916. #define BIT_CLEAR_MAX_INTER_COLLISION_CNT_VO_8822C(x) \
  11917. ((x) & (~BITS_MAX_INTER_COLLISION_CNT_VO_8822C))
  11918. #define BIT_GET_MAX_INTER_COLLISION_CNT_VO_8822C(x) \
  11919. (((x) >> BIT_SHIFT_MAX_INTER_COLLISION_CNT_VO_8822C) & \
  11920. BIT_MASK_MAX_INTER_COLLISION_CNT_VO_8822C)
  11921. #define BIT_SET_MAX_INTER_COLLISION_CNT_VO_8822C(x, v) \
  11922. (BIT_CLEAR_MAX_INTER_COLLISION_CNT_VO_8822C(x) | \
  11923. BIT_MAX_INTER_COLLISION_CNT_VO_8822C(v))
  11924. /* 2 REG_TBTT_PROHIBIT_8822C */
  11925. #define BIT_SHIFT_TBTT_HOLD_TIME_AP_8822C 8
  11926. #define BIT_MASK_TBTT_HOLD_TIME_AP_8822C 0xfff
  11927. #define BIT_TBTT_HOLD_TIME_AP_8822C(x) \
  11928. (((x) & BIT_MASK_TBTT_HOLD_TIME_AP_8822C) \
  11929. << BIT_SHIFT_TBTT_HOLD_TIME_AP_8822C)
  11930. #define BITS_TBTT_HOLD_TIME_AP_8822C \
  11931. (BIT_MASK_TBTT_HOLD_TIME_AP_8822C << BIT_SHIFT_TBTT_HOLD_TIME_AP_8822C)
  11932. #define BIT_CLEAR_TBTT_HOLD_TIME_AP_8822C(x) \
  11933. ((x) & (~BITS_TBTT_HOLD_TIME_AP_8822C))
  11934. #define BIT_GET_TBTT_HOLD_TIME_AP_8822C(x) \
  11935. (((x) >> BIT_SHIFT_TBTT_HOLD_TIME_AP_8822C) & \
  11936. BIT_MASK_TBTT_HOLD_TIME_AP_8822C)
  11937. #define BIT_SET_TBTT_HOLD_TIME_AP_8822C(x, v) \
  11938. (BIT_CLEAR_TBTT_HOLD_TIME_AP_8822C(x) | BIT_TBTT_HOLD_TIME_AP_8822C(v))
  11939. #define BIT_SHIFT_TBTT_PROHIBIT_SETUP_8822C 0
  11940. #define BIT_MASK_TBTT_PROHIBIT_SETUP_8822C 0xf
  11941. #define BIT_TBTT_PROHIBIT_SETUP_8822C(x) \
  11942. (((x) & BIT_MASK_TBTT_PROHIBIT_SETUP_8822C) \
  11943. << BIT_SHIFT_TBTT_PROHIBIT_SETUP_8822C)
  11944. #define BITS_TBTT_PROHIBIT_SETUP_8822C \
  11945. (BIT_MASK_TBTT_PROHIBIT_SETUP_8822C \
  11946. << BIT_SHIFT_TBTT_PROHIBIT_SETUP_8822C)
  11947. #define BIT_CLEAR_TBTT_PROHIBIT_SETUP_8822C(x) \
  11948. ((x) & (~BITS_TBTT_PROHIBIT_SETUP_8822C))
  11949. #define BIT_GET_TBTT_PROHIBIT_SETUP_8822C(x) \
  11950. (((x) >> BIT_SHIFT_TBTT_PROHIBIT_SETUP_8822C) & \
  11951. BIT_MASK_TBTT_PROHIBIT_SETUP_8822C)
  11952. #define BIT_SET_TBTT_PROHIBIT_SETUP_8822C(x, v) \
  11953. (BIT_CLEAR_TBTT_PROHIBIT_SETUP_8822C(x) | \
  11954. BIT_TBTT_PROHIBIT_SETUP_8822C(v))
  11955. /* 2 REG_P2PPS_STATE_8822C */
  11956. #define BIT_POWER_STATE_8822C BIT(7)
  11957. #define BIT_CTWINDOW_ON_8822C BIT(6)
  11958. #define BIT_BEACON_AREA_ON_8822C BIT(5)
  11959. #define BIT_CTWIN_EARLY_DISTX_8822C BIT(4)
  11960. #define BIT_NOA1_OFF_PERIOD_8822C BIT(3)
  11961. #define BIT_FORCE_DOZE1_8822C BIT(2)
  11962. #define BIT_NOA0_OFF_PERIOD_8822C BIT(1)
  11963. #define BIT_FORCE_DOZE0_8822C BIT(0)
  11964. /* 2 REG_RD_NAV_NXT_8822C */
  11965. #define BIT_SHIFT_RD_NAV_PROT_NXT_8822C 0
  11966. #define BIT_MASK_RD_NAV_PROT_NXT_8822C 0xffff
  11967. #define BIT_RD_NAV_PROT_NXT_8822C(x) \
  11968. (((x) & BIT_MASK_RD_NAV_PROT_NXT_8822C) \
  11969. << BIT_SHIFT_RD_NAV_PROT_NXT_8822C)
  11970. #define BITS_RD_NAV_PROT_NXT_8822C \
  11971. (BIT_MASK_RD_NAV_PROT_NXT_8822C << BIT_SHIFT_RD_NAV_PROT_NXT_8822C)
  11972. #define BIT_CLEAR_RD_NAV_PROT_NXT_8822C(x) ((x) & (~BITS_RD_NAV_PROT_NXT_8822C))
  11973. #define BIT_GET_RD_NAV_PROT_NXT_8822C(x) \
  11974. (((x) >> BIT_SHIFT_RD_NAV_PROT_NXT_8822C) & \
  11975. BIT_MASK_RD_NAV_PROT_NXT_8822C)
  11976. #define BIT_SET_RD_NAV_PROT_NXT_8822C(x, v) \
  11977. (BIT_CLEAR_RD_NAV_PROT_NXT_8822C(x) | BIT_RD_NAV_PROT_NXT_8822C(v))
  11978. /* 2 REG_NAV_PROT_LEN_8822C */
  11979. #define BIT_SHIFT_NAV_PROT_LEN_8822C 0
  11980. #define BIT_MASK_NAV_PROT_LEN_8822C 0xffff
  11981. #define BIT_NAV_PROT_LEN_8822C(x) \
  11982. (((x) & BIT_MASK_NAV_PROT_LEN_8822C) << BIT_SHIFT_NAV_PROT_LEN_8822C)
  11983. #define BITS_NAV_PROT_LEN_8822C \
  11984. (BIT_MASK_NAV_PROT_LEN_8822C << BIT_SHIFT_NAV_PROT_LEN_8822C)
  11985. #define BIT_CLEAR_NAV_PROT_LEN_8822C(x) ((x) & (~BITS_NAV_PROT_LEN_8822C))
  11986. #define BIT_GET_NAV_PROT_LEN_8822C(x) \
  11987. (((x) >> BIT_SHIFT_NAV_PROT_LEN_8822C) & BIT_MASK_NAV_PROT_LEN_8822C)
  11988. #define BIT_SET_NAV_PROT_LEN_8822C(x, v) \
  11989. (BIT_CLEAR_NAV_PROT_LEN_8822C(x) | BIT_NAV_PROT_LEN_8822C(v))
  11990. /* 2 REG_FTM_PTT_8822C */
  11991. #define BIT_SHIFT_FTM_PTT_TSF_R2T_SEL_8822C 22
  11992. #define BIT_MASK_FTM_PTT_TSF_R2T_SEL_8822C 0x7
  11993. #define BIT_FTM_PTT_TSF_R2T_SEL_8822C(x) \
  11994. (((x) & BIT_MASK_FTM_PTT_TSF_R2T_SEL_8822C) \
  11995. << BIT_SHIFT_FTM_PTT_TSF_R2T_SEL_8822C)
  11996. #define BITS_FTM_PTT_TSF_R2T_SEL_8822C \
  11997. (BIT_MASK_FTM_PTT_TSF_R2T_SEL_8822C \
  11998. << BIT_SHIFT_FTM_PTT_TSF_R2T_SEL_8822C)
  11999. #define BIT_CLEAR_FTM_PTT_TSF_R2T_SEL_8822C(x) \
  12000. ((x) & (~BITS_FTM_PTT_TSF_R2T_SEL_8822C))
  12001. #define BIT_GET_FTM_PTT_TSF_R2T_SEL_8822C(x) \
  12002. (((x) >> BIT_SHIFT_FTM_PTT_TSF_R2T_SEL_8822C) & \
  12003. BIT_MASK_FTM_PTT_TSF_R2T_SEL_8822C)
  12004. #define BIT_SET_FTM_PTT_TSF_R2T_SEL_8822C(x, v) \
  12005. (BIT_CLEAR_FTM_PTT_TSF_R2T_SEL_8822C(x) | \
  12006. BIT_FTM_PTT_TSF_R2T_SEL_8822C(v))
  12007. #define BIT_SHIFT_FTM_PTT_TSF_T2R_SEL_8822C 19
  12008. #define BIT_MASK_FTM_PTT_TSF_T2R_SEL_8822C 0x7
  12009. #define BIT_FTM_PTT_TSF_T2R_SEL_8822C(x) \
  12010. (((x) & BIT_MASK_FTM_PTT_TSF_T2R_SEL_8822C) \
  12011. << BIT_SHIFT_FTM_PTT_TSF_T2R_SEL_8822C)
  12012. #define BITS_FTM_PTT_TSF_T2R_SEL_8822C \
  12013. (BIT_MASK_FTM_PTT_TSF_T2R_SEL_8822C \
  12014. << BIT_SHIFT_FTM_PTT_TSF_T2R_SEL_8822C)
  12015. #define BIT_CLEAR_FTM_PTT_TSF_T2R_SEL_8822C(x) \
  12016. ((x) & (~BITS_FTM_PTT_TSF_T2R_SEL_8822C))
  12017. #define BIT_GET_FTM_PTT_TSF_T2R_SEL_8822C(x) \
  12018. (((x) >> BIT_SHIFT_FTM_PTT_TSF_T2R_SEL_8822C) & \
  12019. BIT_MASK_FTM_PTT_TSF_T2R_SEL_8822C)
  12020. #define BIT_SET_FTM_PTT_TSF_T2R_SEL_8822C(x, v) \
  12021. (BIT_CLEAR_FTM_PTT_TSF_T2R_SEL_8822C(x) | \
  12022. BIT_FTM_PTT_TSF_T2R_SEL_8822C(v))
  12023. #define BIT_SHIFT_FTM_PTT_TSF_SEL_8822C 16
  12024. #define BIT_MASK_FTM_PTT_TSF_SEL_8822C 0x7
  12025. #define BIT_FTM_PTT_TSF_SEL_8822C(x) \
  12026. (((x) & BIT_MASK_FTM_PTT_TSF_SEL_8822C) \
  12027. << BIT_SHIFT_FTM_PTT_TSF_SEL_8822C)
  12028. #define BITS_FTM_PTT_TSF_SEL_8822C \
  12029. (BIT_MASK_FTM_PTT_TSF_SEL_8822C << BIT_SHIFT_FTM_PTT_TSF_SEL_8822C)
  12030. #define BIT_CLEAR_FTM_PTT_TSF_SEL_8822C(x) ((x) & (~BITS_FTM_PTT_TSF_SEL_8822C))
  12031. #define BIT_GET_FTM_PTT_TSF_SEL_8822C(x) \
  12032. (((x) >> BIT_SHIFT_FTM_PTT_TSF_SEL_8822C) & \
  12033. BIT_MASK_FTM_PTT_TSF_SEL_8822C)
  12034. #define BIT_SET_FTM_PTT_TSF_SEL_8822C(x, v) \
  12035. (BIT_CLEAR_FTM_PTT_TSF_SEL_8822C(x) | BIT_FTM_PTT_TSF_SEL_8822C(v))
  12036. #define BIT_SHIFT_FTM_PTT_VALUE_8822C 0
  12037. #define BIT_MASK_FTM_PTT_VALUE_8822C 0xffff
  12038. #define BIT_FTM_PTT_VALUE_8822C(x) \
  12039. (((x) & BIT_MASK_FTM_PTT_VALUE_8822C) << BIT_SHIFT_FTM_PTT_VALUE_8822C)
  12040. #define BITS_FTM_PTT_VALUE_8822C \
  12041. (BIT_MASK_FTM_PTT_VALUE_8822C << BIT_SHIFT_FTM_PTT_VALUE_8822C)
  12042. #define BIT_CLEAR_FTM_PTT_VALUE_8822C(x) ((x) & (~BITS_FTM_PTT_VALUE_8822C))
  12043. #define BIT_GET_FTM_PTT_VALUE_8822C(x) \
  12044. (((x) >> BIT_SHIFT_FTM_PTT_VALUE_8822C) & BIT_MASK_FTM_PTT_VALUE_8822C)
  12045. #define BIT_SET_FTM_PTT_VALUE_8822C(x, v) \
  12046. (BIT_CLEAR_FTM_PTT_VALUE_8822C(x) | BIT_FTM_PTT_VALUE_8822C(v))
  12047. /* 2 REG_FTM_TSF_8822C */
  12048. #define BIT_SHIFT_FTM_T2_TSF_8822C 16
  12049. #define BIT_MASK_FTM_T2_TSF_8822C 0xffff
  12050. #define BIT_FTM_T2_TSF_8822C(x) \
  12051. (((x) & BIT_MASK_FTM_T2_TSF_8822C) << BIT_SHIFT_FTM_T2_TSF_8822C)
  12052. #define BITS_FTM_T2_TSF_8822C \
  12053. (BIT_MASK_FTM_T2_TSF_8822C << BIT_SHIFT_FTM_T2_TSF_8822C)
  12054. #define BIT_CLEAR_FTM_T2_TSF_8822C(x) ((x) & (~BITS_FTM_T2_TSF_8822C))
  12055. #define BIT_GET_FTM_T2_TSF_8822C(x) \
  12056. (((x) >> BIT_SHIFT_FTM_T2_TSF_8822C) & BIT_MASK_FTM_T2_TSF_8822C)
  12057. #define BIT_SET_FTM_T2_TSF_8822C(x, v) \
  12058. (BIT_CLEAR_FTM_T2_TSF_8822C(x) | BIT_FTM_T2_TSF_8822C(v))
  12059. #define BIT_SHIFT_FTM_T1_TSF_8822C 0
  12060. #define BIT_MASK_FTM_T1_TSF_8822C 0xffff
  12061. #define BIT_FTM_T1_TSF_8822C(x) \
  12062. (((x) & BIT_MASK_FTM_T1_TSF_8822C) << BIT_SHIFT_FTM_T1_TSF_8822C)
  12063. #define BITS_FTM_T1_TSF_8822C \
  12064. (BIT_MASK_FTM_T1_TSF_8822C << BIT_SHIFT_FTM_T1_TSF_8822C)
  12065. #define BIT_CLEAR_FTM_T1_TSF_8822C(x) ((x) & (~BITS_FTM_T1_TSF_8822C))
  12066. #define BIT_GET_FTM_T1_TSF_8822C(x) \
  12067. (((x) >> BIT_SHIFT_FTM_T1_TSF_8822C) & BIT_MASK_FTM_T1_TSF_8822C)
  12068. #define BIT_SET_FTM_T1_TSF_8822C(x, v) \
  12069. (BIT_CLEAR_FTM_T1_TSF_8822C(x) | BIT_FTM_T1_TSF_8822C(v))
  12070. /* 2 REG_BCN_CTRL_8822C */
  12071. #define BIT_DIS_RX_BSSID_FIT_8822C BIT(6)
  12072. #define BIT_P0_EN_TXBCN_RPT_8822C BIT(5)
  12073. #define BIT_DIS_TSF_UDT_8822C BIT(4)
  12074. #define BIT_EN_BCN_FUNCTION_8822C BIT(3)
  12075. #define BIT_P0_EN_RXBCN_RPT_8822C BIT(2)
  12076. #define BIT_EN_P2P_CTWINDOW_8822C BIT(1)
  12077. #define BIT_EN_P2P_BCNQ_AREA_8822C BIT(0)
  12078. /* 2 REG_BCN_CTRL_CLINT0_8822C */
  12079. #define BIT_CLI0_DIS_RX_BSSID_FIT_8822C BIT(6)
  12080. #define BIT_CLI0_DIS_TSF_UDT_8822C BIT(4)
  12081. #define BIT_CLI0_EN_BCN_FUNCTION_8822C BIT(3)
  12082. #define BIT_CLI0_EN_RXBCN_RPT_8822C BIT(2)
  12083. #define BIT_CLI0_ENP2P_CTWINDOW_8822C BIT(1)
  12084. #define BIT_CLI0_ENP2P_BCNQ_AREA_8822C BIT(0)
  12085. /* 2 REG_MBID_NUM_8822C */
  12086. #define BIT_EN_PRE_DL_BEACON_8822C BIT(3)
  12087. #define BIT_SHIFT_MBID_BCN_NUM_8822C 0
  12088. #define BIT_MASK_MBID_BCN_NUM_8822C 0x7
  12089. #define BIT_MBID_BCN_NUM_8822C(x) \
  12090. (((x) & BIT_MASK_MBID_BCN_NUM_8822C) << BIT_SHIFT_MBID_BCN_NUM_8822C)
  12091. #define BITS_MBID_BCN_NUM_8822C \
  12092. (BIT_MASK_MBID_BCN_NUM_8822C << BIT_SHIFT_MBID_BCN_NUM_8822C)
  12093. #define BIT_CLEAR_MBID_BCN_NUM_8822C(x) ((x) & (~BITS_MBID_BCN_NUM_8822C))
  12094. #define BIT_GET_MBID_BCN_NUM_8822C(x) \
  12095. (((x) >> BIT_SHIFT_MBID_BCN_NUM_8822C) & BIT_MASK_MBID_BCN_NUM_8822C)
  12096. #define BIT_SET_MBID_BCN_NUM_8822C(x, v) \
  12097. (BIT_CLEAR_MBID_BCN_NUM_8822C(x) | BIT_MBID_BCN_NUM_8822C(v))
  12098. /* 2 REG_DUAL_TSF_RST_8822C */
  12099. #define BIT_FREECNT_RST_8822C BIT(5)
  12100. #define BIT_TSFTR_CLI3_RST_8822C BIT(4)
  12101. #define BIT_TSFTR_CLI2_RST_8822C BIT(3)
  12102. #define BIT_TSFTR_CLI1_RST_8822C BIT(2)
  12103. #define BIT_TSFTR_CLI0_RST_8822C BIT(1)
  12104. #define BIT_TSFTR_RST_8822C BIT(0)
  12105. /* 2 REG_MBSSID_BCN_SPACE_8822C */
  12106. #define BIT_SHIFT_BCN_TIMER_SEL_FWRD_8822C 28
  12107. #define BIT_MASK_BCN_TIMER_SEL_FWRD_8822C 0x7
  12108. #define BIT_BCN_TIMER_SEL_FWRD_8822C(x) \
  12109. (((x) & BIT_MASK_BCN_TIMER_SEL_FWRD_8822C) \
  12110. << BIT_SHIFT_BCN_TIMER_SEL_FWRD_8822C)
  12111. #define BITS_BCN_TIMER_SEL_FWRD_8822C \
  12112. (BIT_MASK_BCN_TIMER_SEL_FWRD_8822C \
  12113. << BIT_SHIFT_BCN_TIMER_SEL_FWRD_8822C)
  12114. #define BIT_CLEAR_BCN_TIMER_SEL_FWRD_8822C(x) \
  12115. ((x) & (~BITS_BCN_TIMER_SEL_FWRD_8822C))
  12116. #define BIT_GET_BCN_TIMER_SEL_FWRD_8822C(x) \
  12117. (((x) >> BIT_SHIFT_BCN_TIMER_SEL_FWRD_8822C) & \
  12118. BIT_MASK_BCN_TIMER_SEL_FWRD_8822C)
  12119. #define BIT_SET_BCN_TIMER_SEL_FWRD_8822C(x, v) \
  12120. (BIT_CLEAR_BCN_TIMER_SEL_FWRD_8822C(x) | \
  12121. BIT_BCN_TIMER_SEL_FWRD_8822C(v))
  12122. #define BIT_SHIFT_BCN_SPACE_CLINT0_8822C 16
  12123. #define BIT_MASK_BCN_SPACE_CLINT0_8822C 0xfff
  12124. #define BIT_BCN_SPACE_CLINT0_8822C(x) \
  12125. (((x) & BIT_MASK_BCN_SPACE_CLINT0_8822C) \
  12126. << BIT_SHIFT_BCN_SPACE_CLINT0_8822C)
  12127. #define BITS_BCN_SPACE_CLINT0_8822C \
  12128. (BIT_MASK_BCN_SPACE_CLINT0_8822C << BIT_SHIFT_BCN_SPACE_CLINT0_8822C)
  12129. #define BIT_CLEAR_BCN_SPACE_CLINT0_8822C(x) \
  12130. ((x) & (~BITS_BCN_SPACE_CLINT0_8822C))
  12131. #define BIT_GET_BCN_SPACE_CLINT0_8822C(x) \
  12132. (((x) >> BIT_SHIFT_BCN_SPACE_CLINT0_8822C) & \
  12133. BIT_MASK_BCN_SPACE_CLINT0_8822C)
  12134. #define BIT_SET_BCN_SPACE_CLINT0_8822C(x, v) \
  12135. (BIT_CLEAR_BCN_SPACE_CLINT0_8822C(x) | BIT_BCN_SPACE_CLINT0_8822C(v))
  12136. #define BIT_SHIFT_BCN_SPACE0_8822C 0
  12137. #define BIT_MASK_BCN_SPACE0_8822C 0xffff
  12138. #define BIT_BCN_SPACE0_8822C(x) \
  12139. (((x) & BIT_MASK_BCN_SPACE0_8822C) << BIT_SHIFT_BCN_SPACE0_8822C)
  12140. #define BITS_BCN_SPACE0_8822C \
  12141. (BIT_MASK_BCN_SPACE0_8822C << BIT_SHIFT_BCN_SPACE0_8822C)
  12142. #define BIT_CLEAR_BCN_SPACE0_8822C(x) ((x) & (~BITS_BCN_SPACE0_8822C))
  12143. #define BIT_GET_BCN_SPACE0_8822C(x) \
  12144. (((x) >> BIT_SHIFT_BCN_SPACE0_8822C) & BIT_MASK_BCN_SPACE0_8822C)
  12145. #define BIT_SET_BCN_SPACE0_8822C(x, v) \
  12146. (BIT_CLEAR_BCN_SPACE0_8822C(x) | BIT_BCN_SPACE0_8822C(v))
  12147. /* 2 REG_DRVERLYINT_8822C */
  12148. #define BIT_SHIFT_DRVERLYITV_8822C 0
  12149. #define BIT_MASK_DRVERLYITV_8822C 0xff
  12150. #define BIT_DRVERLYITV_8822C(x) \
  12151. (((x) & BIT_MASK_DRVERLYITV_8822C) << BIT_SHIFT_DRVERLYITV_8822C)
  12152. #define BITS_DRVERLYITV_8822C \
  12153. (BIT_MASK_DRVERLYITV_8822C << BIT_SHIFT_DRVERLYITV_8822C)
  12154. #define BIT_CLEAR_DRVERLYITV_8822C(x) ((x) & (~BITS_DRVERLYITV_8822C))
  12155. #define BIT_GET_DRVERLYITV_8822C(x) \
  12156. (((x) >> BIT_SHIFT_DRVERLYITV_8822C) & BIT_MASK_DRVERLYITV_8822C)
  12157. #define BIT_SET_DRVERLYITV_8822C(x, v) \
  12158. (BIT_CLEAR_DRVERLYITV_8822C(x) | BIT_DRVERLYITV_8822C(v))
  12159. /* 2 REG_BCNDMATIM_8822C */
  12160. #define BIT_SHIFT_BCNDMATIM_8822C 0
  12161. #define BIT_MASK_BCNDMATIM_8822C 0xff
  12162. #define BIT_BCNDMATIM_8822C(x) \
  12163. (((x) & BIT_MASK_BCNDMATIM_8822C) << BIT_SHIFT_BCNDMATIM_8822C)
  12164. #define BITS_BCNDMATIM_8822C \
  12165. (BIT_MASK_BCNDMATIM_8822C << BIT_SHIFT_BCNDMATIM_8822C)
  12166. #define BIT_CLEAR_BCNDMATIM_8822C(x) ((x) & (~BITS_BCNDMATIM_8822C))
  12167. #define BIT_GET_BCNDMATIM_8822C(x) \
  12168. (((x) >> BIT_SHIFT_BCNDMATIM_8822C) & BIT_MASK_BCNDMATIM_8822C)
  12169. #define BIT_SET_BCNDMATIM_8822C(x, v) \
  12170. (BIT_CLEAR_BCNDMATIM_8822C(x) | BIT_BCNDMATIM_8822C(v))
  12171. /* 2 REG_ATIMWND_8822C */
  12172. #define BIT_SHIFT_ATIMWND0_8822C 0
  12173. #define BIT_MASK_ATIMWND0_8822C 0xffff
  12174. #define BIT_ATIMWND0_8822C(x) \
  12175. (((x) & BIT_MASK_ATIMWND0_8822C) << BIT_SHIFT_ATIMWND0_8822C)
  12176. #define BITS_ATIMWND0_8822C \
  12177. (BIT_MASK_ATIMWND0_8822C << BIT_SHIFT_ATIMWND0_8822C)
  12178. #define BIT_CLEAR_ATIMWND0_8822C(x) ((x) & (~BITS_ATIMWND0_8822C))
  12179. #define BIT_GET_ATIMWND0_8822C(x) \
  12180. (((x) >> BIT_SHIFT_ATIMWND0_8822C) & BIT_MASK_ATIMWND0_8822C)
  12181. #define BIT_SET_ATIMWND0_8822C(x, v) \
  12182. (BIT_CLEAR_ATIMWND0_8822C(x) | BIT_ATIMWND0_8822C(v))
  12183. /* 2 REG_USTIME_TSF_8822C */
  12184. #define BIT_SHIFT_USTIME_TSF_V1_8822C 0
  12185. #define BIT_MASK_USTIME_TSF_V1_8822C 0xff
  12186. #define BIT_USTIME_TSF_V1_8822C(x) \
  12187. (((x) & BIT_MASK_USTIME_TSF_V1_8822C) << BIT_SHIFT_USTIME_TSF_V1_8822C)
  12188. #define BITS_USTIME_TSF_V1_8822C \
  12189. (BIT_MASK_USTIME_TSF_V1_8822C << BIT_SHIFT_USTIME_TSF_V1_8822C)
  12190. #define BIT_CLEAR_USTIME_TSF_V1_8822C(x) ((x) & (~BITS_USTIME_TSF_V1_8822C))
  12191. #define BIT_GET_USTIME_TSF_V1_8822C(x) \
  12192. (((x) >> BIT_SHIFT_USTIME_TSF_V1_8822C) & BIT_MASK_USTIME_TSF_V1_8822C)
  12193. #define BIT_SET_USTIME_TSF_V1_8822C(x, v) \
  12194. (BIT_CLEAR_USTIME_TSF_V1_8822C(x) | BIT_USTIME_TSF_V1_8822C(v))
  12195. /* 2 REG_BCN_MAX_ERR_8822C */
  12196. #define BIT_SHIFT_BCN_MAX_ERR_8822C 0
  12197. #define BIT_MASK_BCN_MAX_ERR_8822C 0xff
  12198. #define BIT_BCN_MAX_ERR_8822C(x) \
  12199. (((x) & BIT_MASK_BCN_MAX_ERR_8822C) << BIT_SHIFT_BCN_MAX_ERR_8822C)
  12200. #define BITS_BCN_MAX_ERR_8822C \
  12201. (BIT_MASK_BCN_MAX_ERR_8822C << BIT_SHIFT_BCN_MAX_ERR_8822C)
  12202. #define BIT_CLEAR_BCN_MAX_ERR_8822C(x) ((x) & (~BITS_BCN_MAX_ERR_8822C))
  12203. #define BIT_GET_BCN_MAX_ERR_8822C(x) \
  12204. (((x) >> BIT_SHIFT_BCN_MAX_ERR_8822C) & BIT_MASK_BCN_MAX_ERR_8822C)
  12205. #define BIT_SET_BCN_MAX_ERR_8822C(x, v) \
  12206. (BIT_CLEAR_BCN_MAX_ERR_8822C(x) | BIT_BCN_MAX_ERR_8822C(v))
  12207. /* 2 REG_RXTSF_OFFSET_CCK_8822C */
  12208. #define BIT_SHIFT_CCK_RXTSF_OFFSET_8822C 0
  12209. #define BIT_MASK_CCK_RXTSF_OFFSET_8822C 0xff
  12210. #define BIT_CCK_RXTSF_OFFSET_8822C(x) \
  12211. (((x) & BIT_MASK_CCK_RXTSF_OFFSET_8822C) \
  12212. << BIT_SHIFT_CCK_RXTSF_OFFSET_8822C)
  12213. #define BITS_CCK_RXTSF_OFFSET_8822C \
  12214. (BIT_MASK_CCK_RXTSF_OFFSET_8822C << BIT_SHIFT_CCK_RXTSF_OFFSET_8822C)
  12215. #define BIT_CLEAR_CCK_RXTSF_OFFSET_8822C(x) \
  12216. ((x) & (~BITS_CCK_RXTSF_OFFSET_8822C))
  12217. #define BIT_GET_CCK_RXTSF_OFFSET_8822C(x) \
  12218. (((x) >> BIT_SHIFT_CCK_RXTSF_OFFSET_8822C) & \
  12219. BIT_MASK_CCK_RXTSF_OFFSET_8822C)
  12220. #define BIT_SET_CCK_RXTSF_OFFSET_8822C(x, v) \
  12221. (BIT_CLEAR_CCK_RXTSF_OFFSET_8822C(x) | BIT_CCK_RXTSF_OFFSET_8822C(v))
  12222. /* 2 REG_RXTSF_OFFSET_OFDM_8822C */
  12223. #define BIT_SHIFT_OFDM_RXTSF_OFFSET_8822C 0
  12224. #define BIT_MASK_OFDM_RXTSF_OFFSET_8822C 0xff
  12225. #define BIT_OFDM_RXTSF_OFFSET_8822C(x) \
  12226. (((x) & BIT_MASK_OFDM_RXTSF_OFFSET_8822C) \
  12227. << BIT_SHIFT_OFDM_RXTSF_OFFSET_8822C)
  12228. #define BITS_OFDM_RXTSF_OFFSET_8822C \
  12229. (BIT_MASK_OFDM_RXTSF_OFFSET_8822C << BIT_SHIFT_OFDM_RXTSF_OFFSET_8822C)
  12230. #define BIT_CLEAR_OFDM_RXTSF_OFFSET_8822C(x) \
  12231. ((x) & (~BITS_OFDM_RXTSF_OFFSET_8822C))
  12232. #define BIT_GET_OFDM_RXTSF_OFFSET_8822C(x) \
  12233. (((x) >> BIT_SHIFT_OFDM_RXTSF_OFFSET_8822C) & \
  12234. BIT_MASK_OFDM_RXTSF_OFFSET_8822C)
  12235. #define BIT_SET_OFDM_RXTSF_OFFSET_8822C(x, v) \
  12236. (BIT_CLEAR_OFDM_RXTSF_OFFSET_8822C(x) | BIT_OFDM_RXTSF_OFFSET_8822C(v))
  12237. /* 2 REG_TSFTR_8822C */
  12238. #define BIT_SHIFT_TSF_TIMER_V1_8822C 0
  12239. #define BIT_MASK_TSF_TIMER_V1_8822C 0xffffffffL
  12240. #define BIT_TSF_TIMER_V1_8822C(x) \
  12241. (((x) & BIT_MASK_TSF_TIMER_V1_8822C) << BIT_SHIFT_TSF_TIMER_V1_8822C)
  12242. #define BITS_TSF_TIMER_V1_8822C \
  12243. (BIT_MASK_TSF_TIMER_V1_8822C << BIT_SHIFT_TSF_TIMER_V1_8822C)
  12244. #define BIT_CLEAR_TSF_TIMER_V1_8822C(x) ((x) & (~BITS_TSF_TIMER_V1_8822C))
  12245. #define BIT_GET_TSF_TIMER_V1_8822C(x) \
  12246. (((x) >> BIT_SHIFT_TSF_TIMER_V1_8822C) & BIT_MASK_TSF_TIMER_V1_8822C)
  12247. #define BIT_SET_TSF_TIMER_V1_8822C(x, v) \
  12248. (BIT_CLEAR_TSF_TIMER_V1_8822C(x) | BIT_TSF_TIMER_V1_8822C(v))
  12249. /* 2 REG_TSFTR_1_8822C */
  12250. #define BIT_SHIFT_TSF_TIMER_V2_8822C 0
  12251. #define BIT_MASK_TSF_TIMER_V2_8822C 0xffffffffL
  12252. #define BIT_TSF_TIMER_V2_8822C(x) \
  12253. (((x) & BIT_MASK_TSF_TIMER_V2_8822C) << BIT_SHIFT_TSF_TIMER_V2_8822C)
  12254. #define BITS_TSF_TIMER_V2_8822C \
  12255. (BIT_MASK_TSF_TIMER_V2_8822C << BIT_SHIFT_TSF_TIMER_V2_8822C)
  12256. #define BIT_CLEAR_TSF_TIMER_V2_8822C(x) ((x) & (~BITS_TSF_TIMER_V2_8822C))
  12257. #define BIT_GET_TSF_TIMER_V2_8822C(x) \
  12258. (((x) >> BIT_SHIFT_TSF_TIMER_V2_8822C) & BIT_MASK_TSF_TIMER_V2_8822C)
  12259. #define BIT_SET_TSF_TIMER_V2_8822C(x, v) \
  12260. (BIT_CLEAR_TSF_TIMER_V2_8822C(x) | BIT_TSF_TIMER_V2_8822C(v))
  12261. /* 2 REG_FREERUN_CNT_8822C */
  12262. #define BIT_SHIFT_FREERUN_CNT_V1_8822C 0
  12263. #define BIT_MASK_FREERUN_CNT_V1_8822C 0xffffffffL
  12264. #define BIT_FREERUN_CNT_V1_8822C(x) \
  12265. (((x) & BIT_MASK_FREERUN_CNT_V1_8822C) \
  12266. << BIT_SHIFT_FREERUN_CNT_V1_8822C)
  12267. #define BITS_FREERUN_CNT_V1_8822C \
  12268. (BIT_MASK_FREERUN_CNT_V1_8822C << BIT_SHIFT_FREERUN_CNT_V1_8822C)
  12269. #define BIT_CLEAR_FREERUN_CNT_V1_8822C(x) ((x) & (~BITS_FREERUN_CNT_V1_8822C))
  12270. #define BIT_GET_FREERUN_CNT_V1_8822C(x) \
  12271. (((x) >> BIT_SHIFT_FREERUN_CNT_V1_8822C) & \
  12272. BIT_MASK_FREERUN_CNT_V1_8822C)
  12273. #define BIT_SET_FREERUN_CNT_V1_8822C(x, v) \
  12274. (BIT_CLEAR_FREERUN_CNT_V1_8822C(x) | BIT_FREERUN_CNT_V1_8822C(v))
  12275. /* 2 REG_FREERUN_CNT_1_8822C */
  12276. #define BIT_SHIFT_FREERUN_CNT_V2_8822C 0
  12277. #define BIT_MASK_FREERUN_CNT_V2_8822C 0xffffffffL
  12278. #define BIT_FREERUN_CNT_V2_8822C(x) \
  12279. (((x) & BIT_MASK_FREERUN_CNT_V2_8822C) \
  12280. << BIT_SHIFT_FREERUN_CNT_V2_8822C)
  12281. #define BITS_FREERUN_CNT_V2_8822C \
  12282. (BIT_MASK_FREERUN_CNT_V2_8822C << BIT_SHIFT_FREERUN_CNT_V2_8822C)
  12283. #define BIT_CLEAR_FREERUN_CNT_V2_8822C(x) ((x) & (~BITS_FREERUN_CNT_V2_8822C))
  12284. #define BIT_GET_FREERUN_CNT_V2_8822C(x) \
  12285. (((x) >> BIT_SHIFT_FREERUN_CNT_V2_8822C) & \
  12286. BIT_MASK_FREERUN_CNT_V2_8822C)
  12287. #define BIT_SET_FREERUN_CNT_V2_8822C(x, v) \
  12288. (BIT_CLEAR_FREERUN_CNT_V2_8822C(x) | BIT_FREERUN_CNT_V2_8822C(v))
  12289. /* 2 REG_ATIMWND1_V1_8822C */
  12290. #define BIT_SHIFT_ATIMWND1_V1_8822C 0
  12291. #define BIT_MASK_ATIMWND1_V1_8822C 0xff
  12292. #define BIT_ATIMWND1_V1_8822C(x) \
  12293. (((x) & BIT_MASK_ATIMWND1_V1_8822C) << BIT_SHIFT_ATIMWND1_V1_8822C)
  12294. #define BITS_ATIMWND1_V1_8822C \
  12295. (BIT_MASK_ATIMWND1_V1_8822C << BIT_SHIFT_ATIMWND1_V1_8822C)
  12296. #define BIT_CLEAR_ATIMWND1_V1_8822C(x) ((x) & (~BITS_ATIMWND1_V1_8822C))
  12297. #define BIT_GET_ATIMWND1_V1_8822C(x) \
  12298. (((x) >> BIT_SHIFT_ATIMWND1_V1_8822C) & BIT_MASK_ATIMWND1_V1_8822C)
  12299. #define BIT_SET_ATIMWND1_V1_8822C(x, v) \
  12300. (BIT_CLEAR_ATIMWND1_V1_8822C(x) | BIT_ATIMWND1_V1_8822C(v))
  12301. /* 2 REG_TBTT_PROHIBIT_INFRA_8822C */
  12302. #define BIT_SHIFT_TBTT_PROHIBIT_INFRA_8822C 0
  12303. #define BIT_MASK_TBTT_PROHIBIT_INFRA_8822C 0xff
  12304. #define BIT_TBTT_PROHIBIT_INFRA_8822C(x) \
  12305. (((x) & BIT_MASK_TBTT_PROHIBIT_INFRA_8822C) \
  12306. << BIT_SHIFT_TBTT_PROHIBIT_INFRA_8822C)
  12307. #define BITS_TBTT_PROHIBIT_INFRA_8822C \
  12308. (BIT_MASK_TBTT_PROHIBIT_INFRA_8822C \
  12309. << BIT_SHIFT_TBTT_PROHIBIT_INFRA_8822C)
  12310. #define BIT_CLEAR_TBTT_PROHIBIT_INFRA_8822C(x) \
  12311. ((x) & (~BITS_TBTT_PROHIBIT_INFRA_8822C))
  12312. #define BIT_GET_TBTT_PROHIBIT_INFRA_8822C(x) \
  12313. (((x) >> BIT_SHIFT_TBTT_PROHIBIT_INFRA_8822C) & \
  12314. BIT_MASK_TBTT_PROHIBIT_INFRA_8822C)
  12315. #define BIT_SET_TBTT_PROHIBIT_INFRA_8822C(x, v) \
  12316. (BIT_CLEAR_TBTT_PROHIBIT_INFRA_8822C(x) | \
  12317. BIT_TBTT_PROHIBIT_INFRA_8822C(v))
  12318. /* 2 REG_CTWND_8822C */
  12319. #define BIT_SHIFT_CTWND_8822C 0
  12320. #define BIT_MASK_CTWND_8822C 0xff
  12321. #define BIT_CTWND_8822C(x) \
  12322. (((x) & BIT_MASK_CTWND_8822C) << BIT_SHIFT_CTWND_8822C)
  12323. #define BITS_CTWND_8822C (BIT_MASK_CTWND_8822C << BIT_SHIFT_CTWND_8822C)
  12324. #define BIT_CLEAR_CTWND_8822C(x) ((x) & (~BITS_CTWND_8822C))
  12325. #define BIT_GET_CTWND_8822C(x) \
  12326. (((x) >> BIT_SHIFT_CTWND_8822C) & BIT_MASK_CTWND_8822C)
  12327. #define BIT_SET_CTWND_8822C(x, v) \
  12328. (BIT_CLEAR_CTWND_8822C(x) | BIT_CTWND_8822C(v))
  12329. /* 2 REG_BCNIVLCUNT_8822C */
  12330. #define BIT_SHIFT_BCNIVLCUNT_8822C 0
  12331. #define BIT_MASK_BCNIVLCUNT_8822C 0x7f
  12332. #define BIT_BCNIVLCUNT_8822C(x) \
  12333. (((x) & BIT_MASK_BCNIVLCUNT_8822C) << BIT_SHIFT_BCNIVLCUNT_8822C)
  12334. #define BITS_BCNIVLCUNT_8822C \
  12335. (BIT_MASK_BCNIVLCUNT_8822C << BIT_SHIFT_BCNIVLCUNT_8822C)
  12336. #define BIT_CLEAR_BCNIVLCUNT_8822C(x) ((x) & (~BITS_BCNIVLCUNT_8822C))
  12337. #define BIT_GET_BCNIVLCUNT_8822C(x) \
  12338. (((x) >> BIT_SHIFT_BCNIVLCUNT_8822C) & BIT_MASK_BCNIVLCUNT_8822C)
  12339. #define BIT_SET_BCNIVLCUNT_8822C(x, v) \
  12340. (BIT_CLEAR_BCNIVLCUNT_8822C(x) | BIT_BCNIVLCUNT_8822C(v))
  12341. /* 2 REG_BCNDROPCTRL_8822C */
  12342. #define BIT_BEACON_DROP_EN_8822C BIT(7)
  12343. #define BIT_SHIFT_BEACON_DROP_IVL_8822C 0
  12344. #define BIT_MASK_BEACON_DROP_IVL_8822C 0x7f
  12345. #define BIT_BEACON_DROP_IVL_8822C(x) \
  12346. (((x) & BIT_MASK_BEACON_DROP_IVL_8822C) \
  12347. << BIT_SHIFT_BEACON_DROP_IVL_8822C)
  12348. #define BITS_BEACON_DROP_IVL_8822C \
  12349. (BIT_MASK_BEACON_DROP_IVL_8822C << BIT_SHIFT_BEACON_DROP_IVL_8822C)
  12350. #define BIT_CLEAR_BEACON_DROP_IVL_8822C(x) ((x) & (~BITS_BEACON_DROP_IVL_8822C))
  12351. #define BIT_GET_BEACON_DROP_IVL_8822C(x) \
  12352. (((x) >> BIT_SHIFT_BEACON_DROP_IVL_8822C) & \
  12353. BIT_MASK_BEACON_DROP_IVL_8822C)
  12354. #define BIT_SET_BEACON_DROP_IVL_8822C(x, v) \
  12355. (BIT_CLEAR_BEACON_DROP_IVL_8822C(x) | BIT_BEACON_DROP_IVL_8822C(v))
  12356. /* 2 REG_HGQ_TIMEOUT_PERIOD_8822C */
  12357. #define BIT_SHIFT_HGQ_TIMEOUT_PERIOD_8822C 0
  12358. #define BIT_MASK_HGQ_TIMEOUT_PERIOD_8822C 0xff
  12359. #define BIT_HGQ_TIMEOUT_PERIOD_8822C(x) \
  12360. (((x) & BIT_MASK_HGQ_TIMEOUT_PERIOD_8822C) \
  12361. << BIT_SHIFT_HGQ_TIMEOUT_PERIOD_8822C)
  12362. #define BITS_HGQ_TIMEOUT_PERIOD_8822C \
  12363. (BIT_MASK_HGQ_TIMEOUT_PERIOD_8822C \
  12364. << BIT_SHIFT_HGQ_TIMEOUT_PERIOD_8822C)
  12365. #define BIT_CLEAR_HGQ_TIMEOUT_PERIOD_8822C(x) \
  12366. ((x) & (~BITS_HGQ_TIMEOUT_PERIOD_8822C))
  12367. #define BIT_GET_HGQ_TIMEOUT_PERIOD_8822C(x) \
  12368. (((x) >> BIT_SHIFT_HGQ_TIMEOUT_PERIOD_8822C) & \
  12369. BIT_MASK_HGQ_TIMEOUT_PERIOD_8822C)
  12370. #define BIT_SET_HGQ_TIMEOUT_PERIOD_8822C(x, v) \
  12371. (BIT_CLEAR_HGQ_TIMEOUT_PERIOD_8822C(x) | \
  12372. BIT_HGQ_TIMEOUT_PERIOD_8822C(v))
  12373. /* 2 REG_TXCMD_TIMEOUT_PERIOD_8822C */
  12374. #define BIT_SHIFT_TXCMD_TIMEOUT_PERIOD_8822C 0
  12375. #define BIT_MASK_TXCMD_TIMEOUT_PERIOD_8822C 0xff
  12376. #define BIT_TXCMD_TIMEOUT_PERIOD_8822C(x) \
  12377. (((x) & BIT_MASK_TXCMD_TIMEOUT_PERIOD_8822C) \
  12378. << BIT_SHIFT_TXCMD_TIMEOUT_PERIOD_8822C)
  12379. #define BITS_TXCMD_TIMEOUT_PERIOD_8822C \
  12380. (BIT_MASK_TXCMD_TIMEOUT_PERIOD_8822C \
  12381. << BIT_SHIFT_TXCMD_TIMEOUT_PERIOD_8822C)
  12382. #define BIT_CLEAR_TXCMD_TIMEOUT_PERIOD_8822C(x) \
  12383. ((x) & (~BITS_TXCMD_TIMEOUT_PERIOD_8822C))
  12384. #define BIT_GET_TXCMD_TIMEOUT_PERIOD_8822C(x) \
  12385. (((x) >> BIT_SHIFT_TXCMD_TIMEOUT_PERIOD_8822C) & \
  12386. BIT_MASK_TXCMD_TIMEOUT_PERIOD_8822C)
  12387. #define BIT_SET_TXCMD_TIMEOUT_PERIOD_8822C(x, v) \
  12388. (BIT_CLEAR_TXCMD_TIMEOUT_PERIOD_8822C(x) | \
  12389. BIT_TXCMD_TIMEOUT_PERIOD_8822C(v))
  12390. /* 2 REG_MISC_CTRL_8822C */
  12391. #define BIT_DIS_MARK_TSF_US_V2_8822C BIT(7)
  12392. #define BIT_AUTO_SYNC_BY_TBTT_8822C BIT(6)
  12393. #define BIT_DIS_TRX_CAL_BCN_8822C BIT(5)
  12394. #define BIT_DIS_TX_CAL_TBTT_8822C BIT(4)
  12395. #define BIT_EN_FREECNT_8822C BIT(3)
  12396. #define BIT_BCN_AGGRESSION_8822C BIT(2)
  12397. #define BIT_SHIFT_DIS_SECONDARY_CCA_8822C 0
  12398. #define BIT_MASK_DIS_SECONDARY_CCA_8822C 0x3
  12399. #define BIT_DIS_SECONDARY_CCA_8822C(x) \
  12400. (((x) & BIT_MASK_DIS_SECONDARY_CCA_8822C) \
  12401. << BIT_SHIFT_DIS_SECONDARY_CCA_8822C)
  12402. #define BITS_DIS_SECONDARY_CCA_8822C \
  12403. (BIT_MASK_DIS_SECONDARY_CCA_8822C << BIT_SHIFT_DIS_SECONDARY_CCA_8822C)
  12404. #define BIT_CLEAR_DIS_SECONDARY_CCA_8822C(x) \
  12405. ((x) & (~BITS_DIS_SECONDARY_CCA_8822C))
  12406. #define BIT_GET_DIS_SECONDARY_CCA_8822C(x) \
  12407. (((x) >> BIT_SHIFT_DIS_SECONDARY_CCA_8822C) & \
  12408. BIT_MASK_DIS_SECONDARY_CCA_8822C)
  12409. #define BIT_SET_DIS_SECONDARY_CCA_8822C(x, v) \
  12410. (BIT_CLEAR_DIS_SECONDARY_CCA_8822C(x) | BIT_DIS_SECONDARY_CCA_8822C(v))
  12411. /* 2 REG_BCN_CTRL_CLINT1_8822C */
  12412. #define BIT_CLI1_DIS_RX_BSSID_FIT_8822C BIT(6)
  12413. #define BIT_CLI1_DIS_TSF_UDT_8822C BIT(4)
  12414. #define BIT_CLI1_EN_BCN_FUNCTION_8822C BIT(3)
  12415. #define BIT_CLI1_EN_RXBCN_RPT_8822C BIT(2)
  12416. #define BIT_CLI1_ENP2P_CTWINDOW_8822C BIT(1)
  12417. #define BIT_CLI1_ENP2P_BCNQ_AREA_8822C BIT(0)
  12418. /* 2 REG_BCN_CTRL_CLINT2_8822C */
  12419. #define BIT_CLI2_DIS_RX_BSSID_FIT_8822C BIT(6)
  12420. #define BIT_CLI2_DIS_TSF_UDT_8822C BIT(4)
  12421. #define BIT_CLI2_EN_BCN_FUNCTION_8822C BIT(3)
  12422. #define BIT_CLI2_EN_RXBCN_RPT_8822C BIT(2)
  12423. #define BIT_CLI2_ENP2P_CTWINDOW_8822C BIT(1)
  12424. #define BIT_CLI2_ENP2P_BCNQ_AREA_8822C BIT(0)
  12425. /* 2 REG_BCN_CTRL_CLINT3_8822C */
  12426. #define BIT_CLI3_DIS_RX_BSSID_FIT_8822C BIT(6)
  12427. #define BIT_CLI3_DIS_TSF_UDT_8822C BIT(4)
  12428. #define BIT_CLI3_EN_BCN_FUNCTION_8822C BIT(3)
  12429. #define BIT_CLI3_EN_RXBCN_RPT_8822C BIT(2)
  12430. #define BIT_CLI3_ENP2P_CTWINDOW_8822C BIT(1)
  12431. #define BIT_CLI3_ENP2P_BCNQ_AREA_8822C BIT(0)
  12432. /* 2 REG_EXTEND_CTRL_8822C */
  12433. #define BIT_EN_TSFBIT32_RST_P2P2_8822C BIT(5)
  12434. #define BIT_EN_TSFBIT32_RST_P2P1_8822C BIT(4)
  12435. #define BIT_SHIFT_PORT_SEL_8822C 0
  12436. #define BIT_MASK_PORT_SEL_8822C 0x7
  12437. #define BIT_PORT_SEL_8822C(x) \
  12438. (((x) & BIT_MASK_PORT_SEL_8822C) << BIT_SHIFT_PORT_SEL_8822C)
  12439. #define BITS_PORT_SEL_8822C \
  12440. (BIT_MASK_PORT_SEL_8822C << BIT_SHIFT_PORT_SEL_8822C)
  12441. #define BIT_CLEAR_PORT_SEL_8822C(x) ((x) & (~BITS_PORT_SEL_8822C))
  12442. #define BIT_GET_PORT_SEL_8822C(x) \
  12443. (((x) >> BIT_SHIFT_PORT_SEL_8822C) & BIT_MASK_PORT_SEL_8822C)
  12444. #define BIT_SET_PORT_SEL_8822C(x, v) \
  12445. (BIT_CLEAR_PORT_SEL_8822C(x) | BIT_PORT_SEL_8822C(v))
  12446. /* 2 REG_P2PPS1_SPEC_STATE_8822C */
  12447. #define BIT_P2P1_SPEC_POWER_STATE_8822C BIT(7)
  12448. #define BIT_P2P1_SPEC_CTWINDOW_ON_8822C BIT(6)
  12449. #define BIT_P2P1_SPEC_BCN_AREA_ON_8822C BIT(5)
  12450. #define BIT_P2P1_SPEC_CTWIN_EARLY_DISTX_8822C BIT(4)
  12451. #define BIT_P2P1_SPEC_NOA1_OFF_PERIOD_8822C BIT(3)
  12452. #define BIT_P2P1_SPEC_FORCE_DOZE1_8822C BIT(2)
  12453. #define BIT_P2P1_SPEC_NOA0_OFF_PERIOD_8822C BIT(1)
  12454. #define BIT_P2P1_SPEC_FORCE_DOZE0_8822C BIT(0)
  12455. /* 2 REG_P2PPS1_STATE_8822C */
  12456. #define BIT_P2P1_POWER_STATE_8822C BIT(7)
  12457. #define BIT_P2P1_CTWINDOW_ON_8822C BIT(6)
  12458. #define BIT_P2P1_BEACON_AREA_ON_8822C BIT(5)
  12459. #define BIT_P2P1_CTWIN_EARLY_DISTX_8822C BIT(4)
  12460. #define BIT_P2P1_NOA1_OFF_PERIOD_8822C BIT(3)
  12461. #define BIT_P2P1_FORCE_DOZE1_8822C BIT(2)
  12462. #define BIT_P2P1_NOA0_OFF_PERIOD_8822C BIT(1)
  12463. #define BIT_P2P1_FORCE_DOZE0_8822C BIT(0)
  12464. /* 2 REG_P2PPS2_SPEC_STATE_8822C */
  12465. #define BIT_P2P2_SPEC_POWER_STATE_8822C BIT(7)
  12466. #define BIT_P2P2_SPEC_CTWINDOW_ON_8822C BIT(6)
  12467. #define BIT_P2P2_SPEC_BCN_AREA_ON_8822C BIT(5)
  12468. #define BIT_P2P2_SPEC_CTWIN_EARLY_DISTX_8822C BIT(4)
  12469. #define BIT_P2P2_SPEC_NOA1_OFF_PERIOD_8822C BIT(3)
  12470. #define BIT_P2P2_SPEC_FORCE_DOZE1_8822C BIT(2)
  12471. #define BIT_P2P2_SPEC_NOA0_OFF_PERIOD_8822C BIT(1)
  12472. #define BIT_P2P2_SPEC_FORCE_DOZE0_8822C BIT(0)
  12473. /* 2 REG_P2PPS2_STATE_8822C */
  12474. #define BIT_P2P2_POWER_STATE_8822C BIT(7)
  12475. #define BIT_P2P2_CTWINDOW_ON_8822C BIT(6)
  12476. #define BIT_P2P2_BEACON_AREA_ON_8822C BIT(5)
  12477. #define BIT_P2P2_CTWIN_EARLY_DISTX_8822C BIT(4)
  12478. #define BIT_P2P2_NOA1_OFF_PERIOD_8822C BIT(3)
  12479. #define BIT_P2P2_FORCE_DOZE1_8822C BIT(2)
  12480. #define BIT_P2P2_NOA0_OFF_PERIOD_8822C BIT(1)
  12481. #define BIT_P2P2_FORCE_DOZE0_8822C BIT(0)
  12482. /* 2 REG_PS_TIMER0_8822C */
  12483. #define BIT_SHIFT_PSTIMER0_INT_8822C 5
  12484. #define BIT_MASK_PSTIMER0_INT_8822C 0x7ffffff
  12485. #define BIT_PSTIMER0_INT_8822C(x) \
  12486. (((x) & BIT_MASK_PSTIMER0_INT_8822C) << BIT_SHIFT_PSTIMER0_INT_8822C)
  12487. #define BITS_PSTIMER0_INT_8822C \
  12488. (BIT_MASK_PSTIMER0_INT_8822C << BIT_SHIFT_PSTIMER0_INT_8822C)
  12489. #define BIT_CLEAR_PSTIMER0_INT_8822C(x) ((x) & (~BITS_PSTIMER0_INT_8822C))
  12490. #define BIT_GET_PSTIMER0_INT_8822C(x) \
  12491. (((x) >> BIT_SHIFT_PSTIMER0_INT_8822C) & BIT_MASK_PSTIMER0_INT_8822C)
  12492. #define BIT_SET_PSTIMER0_INT_8822C(x, v) \
  12493. (BIT_CLEAR_PSTIMER0_INT_8822C(x) | BIT_PSTIMER0_INT_8822C(v))
  12494. /* 2 REG_PS_TIMER1_8822C */
  12495. #define BIT_SHIFT_PSTIMER1_INT_8822C 5
  12496. #define BIT_MASK_PSTIMER1_INT_8822C 0x7ffffff
  12497. #define BIT_PSTIMER1_INT_8822C(x) \
  12498. (((x) & BIT_MASK_PSTIMER1_INT_8822C) << BIT_SHIFT_PSTIMER1_INT_8822C)
  12499. #define BITS_PSTIMER1_INT_8822C \
  12500. (BIT_MASK_PSTIMER1_INT_8822C << BIT_SHIFT_PSTIMER1_INT_8822C)
  12501. #define BIT_CLEAR_PSTIMER1_INT_8822C(x) ((x) & (~BITS_PSTIMER1_INT_8822C))
  12502. #define BIT_GET_PSTIMER1_INT_8822C(x) \
  12503. (((x) >> BIT_SHIFT_PSTIMER1_INT_8822C) & BIT_MASK_PSTIMER1_INT_8822C)
  12504. #define BIT_SET_PSTIMER1_INT_8822C(x, v) \
  12505. (BIT_CLEAR_PSTIMER1_INT_8822C(x) | BIT_PSTIMER1_INT_8822C(v))
  12506. /* 2 REG_PS_TIMER2_8822C */
  12507. #define BIT_SHIFT_PSTIMER2_INT_8822C 5
  12508. #define BIT_MASK_PSTIMER2_INT_8822C 0x7ffffff
  12509. #define BIT_PSTIMER2_INT_8822C(x) \
  12510. (((x) & BIT_MASK_PSTIMER2_INT_8822C) << BIT_SHIFT_PSTIMER2_INT_8822C)
  12511. #define BITS_PSTIMER2_INT_8822C \
  12512. (BIT_MASK_PSTIMER2_INT_8822C << BIT_SHIFT_PSTIMER2_INT_8822C)
  12513. #define BIT_CLEAR_PSTIMER2_INT_8822C(x) ((x) & (~BITS_PSTIMER2_INT_8822C))
  12514. #define BIT_GET_PSTIMER2_INT_8822C(x) \
  12515. (((x) >> BIT_SHIFT_PSTIMER2_INT_8822C) & BIT_MASK_PSTIMER2_INT_8822C)
  12516. #define BIT_SET_PSTIMER2_INT_8822C(x, v) \
  12517. (BIT_CLEAR_PSTIMER2_INT_8822C(x) | BIT_PSTIMER2_INT_8822C(v))
  12518. /* 2 REG_TBTT_CTN_AREA_8822C */
  12519. #define BIT_SHIFT_TBTT_CTN_AREA_8822C 0
  12520. #define BIT_MASK_TBTT_CTN_AREA_8822C 0xff
  12521. #define BIT_TBTT_CTN_AREA_8822C(x) \
  12522. (((x) & BIT_MASK_TBTT_CTN_AREA_8822C) << BIT_SHIFT_TBTT_CTN_AREA_8822C)
  12523. #define BITS_TBTT_CTN_AREA_8822C \
  12524. (BIT_MASK_TBTT_CTN_AREA_8822C << BIT_SHIFT_TBTT_CTN_AREA_8822C)
  12525. #define BIT_CLEAR_TBTT_CTN_AREA_8822C(x) ((x) & (~BITS_TBTT_CTN_AREA_8822C))
  12526. #define BIT_GET_TBTT_CTN_AREA_8822C(x) \
  12527. (((x) >> BIT_SHIFT_TBTT_CTN_AREA_8822C) & BIT_MASK_TBTT_CTN_AREA_8822C)
  12528. #define BIT_SET_TBTT_CTN_AREA_8822C(x, v) \
  12529. (BIT_CLEAR_TBTT_CTN_AREA_8822C(x) | BIT_TBTT_CTN_AREA_8822C(v))
  12530. /* 2 REG_NOT_VALID_8822C */
  12531. /* 2 REG_FORCE_BCN_IFS_8822C */
  12532. #define BIT_SHIFT_FORCE_BCN_IFS_8822C 0
  12533. #define BIT_MASK_FORCE_BCN_IFS_8822C 0xff
  12534. #define BIT_FORCE_BCN_IFS_8822C(x) \
  12535. (((x) & BIT_MASK_FORCE_BCN_IFS_8822C) << BIT_SHIFT_FORCE_BCN_IFS_8822C)
  12536. #define BITS_FORCE_BCN_IFS_8822C \
  12537. (BIT_MASK_FORCE_BCN_IFS_8822C << BIT_SHIFT_FORCE_BCN_IFS_8822C)
  12538. #define BIT_CLEAR_FORCE_BCN_IFS_8822C(x) ((x) & (~BITS_FORCE_BCN_IFS_8822C))
  12539. #define BIT_GET_FORCE_BCN_IFS_8822C(x) \
  12540. (((x) >> BIT_SHIFT_FORCE_BCN_IFS_8822C) & BIT_MASK_FORCE_BCN_IFS_8822C)
  12541. #define BIT_SET_FORCE_BCN_IFS_8822C(x, v) \
  12542. (BIT_CLEAR_FORCE_BCN_IFS_8822C(x) | BIT_FORCE_BCN_IFS_8822C(v))
  12543. /* 2 REG_NOT_VALID_8822C */
  12544. /* 2 REG_TXOP_MIN_8822C */
  12545. #define BIT_HIQ_NAV_BREAK_EN_8822C BIT(15)
  12546. #define BIT_MGQ_NAV_BREAK_EN_8822C BIT(14)
  12547. #define BIT_SHIFT_TXOP_MIN_8822C 0
  12548. #define BIT_MASK_TXOP_MIN_8822C 0x3fff
  12549. #define BIT_TXOP_MIN_8822C(x) \
  12550. (((x) & BIT_MASK_TXOP_MIN_8822C) << BIT_SHIFT_TXOP_MIN_8822C)
  12551. #define BITS_TXOP_MIN_8822C \
  12552. (BIT_MASK_TXOP_MIN_8822C << BIT_SHIFT_TXOP_MIN_8822C)
  12553. #define BIT_CLEAR_TXOP_MIN_8822C(x) ((x) & (~BITS_TXOP_MIN_8822C))
  12554. #define BIT_GET_TXOP_MIN_8822C(x) \
  12555. (((x) >> BIT_SHIFT_TXOP_MIN_8822C) & BIT_MASK_TXOP_MIN_8822C)
  12556. #define BIT_SET_TXOP_MIN_8822C(x, v) \
  12557. (BIT_CLEAR_TXOP_MIN_8822C(x) | BIT_TXOP_MIN_8822C(v))
  12558. /* 2 REG_PRE_BKF_TIME_8822C */
  12559. #define BIT_SHIFT_PRE_BKF_TIME_8822C 0
  12560. #define BIT_MASK_PRE_BKF_TIME_8822C 0xff
  12561. #define BIT_PRE_BKF_TIME_8822C(x) \
  12562. (((x) & BIT_MASK_PRE_BKF_TIME_8822C) << BIT_SHIFT_PRE_BKF_TIME_8822C)
  12563. #define BITS_PRE_BKF_TIME_8822C \
  12564. (BIT_MASK_PRE_BKF_TIME_8822C << BIT_SHIFT_PRE_BKF_TIME_8822C)
  12565. #define BIT_CLEAR_PRE_BKF_TIME_8822C(x) ((x) & (~BITS_PRE_BKF_TIME_8822C))
  12566. #define BIT_GET_PRE_BKF_TIME_8822C(x) \
  12567. (((x) >> BIT_SHIFT_PRE_BKF_TIME_8822C) & BIT_MASK_PRE_BKF_TIME_8822C)
  12568. #define BIT_SET_PRE_BKF_TIME_8822C(x, v) \
  12569. (BIT_CLEAR_PRE_BKF_TIME_8822C(x) | BIT_PRE_BKF_TIME_8822C(v))
  12570. /* 2 REG_CROSS_TXOP_CTRL_8822C */
  12571. #define BIT_TXFAIL_BREACK_TXOP_EN_8822C BIT(3)
  12572. #define BIT_DTIM_BYPASS_8822C BIT(2)
  12573. #define BIT_RTS_NAV_TXOP_8822C BIT(1)
  12574. #define BIT_NOT_CROSS_TXOP_8822C BIT(0)
  12575. /* 2 REG_NOT_VALID_8822C */
  12576. /* 2 REG_RX_TBTT_SHIFT_V1_8822C */
  12577. #define BIT_RX_TBTT_SHIFT_RW_FLAG_V1_8822C BIT(31)
  12578. #define BIT_SHIFT_RX_TBTT_SHIFT_OFFSET_V1_8822C 16
  12579. #define BIT_MASK_RX_TBTT_SHIFT_OFFSET_V1_8822C 0xfff
  12580. #define BIT_RX_TBTT_SHIFT_OFFSET_V1_8822C(x) \
  12581. (((x) & BIT_MASK_RX_TBTT_SHIFT_OFFSET_V1_8822C) \
  12582. << BIT_SHIFT_RX_TBTT_SHIFT_OFFSET_V1_8822C)
  12583. #define BITS_RX_TBTT_SHIFT_OFFSET_V1_8822C \
  12584. (BIT_MASK_RX_TBTT_SHIFT_OFFSET_V1_8822C \
  12585. << BIT_SHIFT_RX_TBTT_SHIFT_OFFSET_V1_8822C)
  12586. #define BIT_CLEAR_RX_TBTT_SHIFT_OFFSET_V1_8822C(x) \
  12587. ((x) & (~BITS_RX_TBTT_SHIFT_OFFSET_V1_8822C))
  12588. #define BIT_GET_RX_TBTT_SHIFT_OFFSET_V1_8822C(x) \
  12589. (((x) >> BIT_SHIFT_RX_TBTT_SHIFT_OFFSET_V1_8822C) & \
  12590. BIT_MASK_RX_TBTT_SHIFT_OFFSET_V1_8822C)
  12591. #define BIT_SET_RX_TBTT_SHIFT_OFFSET_V1_8822C(x, v) \
  12592. (BIT_CLEAR_RX_TBTT_SHIFT_OFFSET_V1_8822C(x) | \
  12593. BIT_RX_TBTT_SHIFT_OFFSET_V1_8822C(v))
  12594. #define BIT_SHIFT_RX_TBTT_SHIFT_SEL_V1_8822C 8
  12595. #define BIT_MASK_RX_TBTT_SHIFT_SEL_V1_8822C 0x7
  12596. #define BIT_RX_TBTT_SHIFT_SEL_V1_8822C(x) \
  12597. (((x) & BIT_MASK_RX_TBTT_SHIFT_SEL_V1_8822C) \
  12598. << BIT_SHIFT_RX_TBTT_SHIFT_SEL_V1_8822C)
  12599. #define BITS_RX_TBTT_SHIFT_SEL_V1_8822C \
  12600. (BIT_MASK_RX_TBTT_SHIFT_SEL_V1_8822C \
  12601. << BIT_SHIFT_RX_TBTT_SHIFT_SEL_V1_8822C)
  12602. #define BIT_CLEAR_RX_TBTT_SHIFT_SEL_V1_8822C(x) \
  12603. ((x) & (~BITS_RX_TBTT_SHIFT_SEL_V1_8822C))
  12604. #define BIT_GET_RX_TBTT_SHIFT_SEL_V1_8822C(x) \
  12605. (((x) >> BIT_SHIFT_RX_TBTT_SHIFT_SEL_V1_8822C) & \
  12606. BIT_MASK_RX_TBTT_SHIFT_SEL_V1_8822C)
  12607. #define BIT_SET_RX_TBTT_SHIFT_SEL_V1_8822C(x, v) \
  12608. (BIT_CLEAR_RX_TBTT_SHIFT_SEL_V1_8822C(x) | \
  12609. BIT_RX_TBTT_SHIFT_SEL_V1_8822C(v))
  12610. /* 2 REG_NOT_VALID_8822C */
  12611. /* 2 REG_ATIMWND2_8822C */
  12612. #define BIT_SHIFT_ATIMWND2_8822C 0
  12613. #define BIT_MASK_ATIMWND2_8822C 0xff
  12614. #define BIT_ATIMWND2_8822C(x) \
  12615. (((x) & BIT_MASK_ATIMWND2_8822C) << BIT_SHIFT_ATIMWND2_8822C)
  12616. #define BITS_ATIMWND2_8822C \
  12617. (BIT_MASK_ATIMWND2_8822C << BIT_SHIFT_ATIMWND2_8822C)
  12618. #define BIT_CLEAR_ATIMWND2_8822C(x) ((x) & (~BITS_ATIMWND2_8822C))
  12619. #define BIT_GET_ATIMWND2_8822C(x) \
  12620. (((x) >> BIT_SHIFT_ATIMWND2_8822C) & BIT_MASK_ATIMWND2_8822C)
  12621. #define BIT_SET_ATIMWND2_8822C(x, v) \
  12622. (BIT_CLEAR_ATIMWND2_8822C(x) | BIT_ATIMWND2_8822C(v))
  12623. /* 2 REG_ATIMWND3_8822C */
  12624. #define BIT_SHIFT_ATIMWND3_8822C 0
  12625. #define BIT_MASK_ATIMWND3_8822C 0xff
  12626. #define BIT_ATIMWND3_8822C(x) \
  12627. (((x) & BIT_MASK_ATIMWND3_8822C) << BIT_SHIFT_ATIMWND3_8822C)
  12628. #define BITS_ATIMWND3_8822C \
  12629. (BIT_MASK_ATIMWND3_8822C << BIT_SHIFT_ATIMWND3_8822C)
  12630. #define BIT_CLEAR_ATIMWND3_8822C(x) ((x) & (~BITS_ATIMWND3_8822C))
  12631. #define BIT_GET_ATIMWND3_8822C(x) \
  12632. (((x) >> BIT_SHIFT_ATIMWND3_8822C) & BIT_MASK_ATIMWND3_8822C)
  12633. #define BIT_SET_ATIMWND3_8822C(x, v) \
  12634. (BIT_CLEAR_ATIMWND3_8822C(x) | BIT_ATIMWND3_8822C(v))
  12635. /* 2 REG_ATIMWND4_8822C */
  12636. #define BIT_SHIFT_ATIMWND4_8822C 0
  12637. #define BIT_MASK_ATIMWND4_8822C 0xff
  12638. #define BIT_ATIMWND4_8822C(x) \
  12639. (((x) & BIT_MASK_ATIMWND4_8822C) << BIT_SHIFT_ATIMWND4_8822C)
  12640. #define BITS_ATIMWND4_8822C \
  12641. (BIT_MASK_ATIMWND4_8822C << BIT_SHIFT_ATIMWND4_8822C)
  12642. #define BIT_CLEAR_ATIMWND4_8822C(x) ((x) & (~BITS_ATIMWND4_8822C))
  12643. #define BIT_GET_ATIMWND4_8822C(x) \
  12644. (((x) >> BIT_SHIFT_ATIMWND4_8822C) & BIT_MASK_ATIMWND4_8822C)
  12645. #define BIT_SET_ATIMWND4_8822C(x, v) \
  12646. (BIT_CLEAR_ATIMWND4_8822C(x) | BIT_ATIMWND4_8822C(v))
  12647. /* 2 REG_ATIMWND5_8822C */
  12648. #define BIT_SHIFT_ATIMWND5_8822C 0
  12649. #define BIT_MASK_ATIMWND5_8822C 0xff
  12650. #define BIT_ATIMWND5_8822C(x) \
  12651. (((x) & BIT_MASK_ATIMWND5_8822C) << BIT_SHIFT_ATIMWND5_8822C)
  12652. #define BITS_ATIMWND5_8822C \
  12653. (BIT_MASK_ATIMWND5_8822C << BIT_SHIFT_ATIMWND5_8822C)
  12654. #define BIT_CLEAR_ATIMWND5_8822C(x) ((x) & (~BITS_ATIMWND5_8822C))
  12655. #define BIT_GET_ATIMWND5_8822C(x) \
  12656. (((x) >> BIT_SHIFT_ATIMWND5_8822C) & BIT_MASK_ATIMWND5_8822C)
  12657. #define BIT_SET_ATIMWND5_8822C(x, v) \
  12658. (BIT_CLEAR_ATIMWND5_8822C(x) | BIT_ATIMWND5_8822C(v))
  12659. /* 2 REG_ATIMWND6_8822C */
  12660. #define BIT_SHIFT_ATIMWND6_8822C 0
  12661. #define BIT_MASK_ATIMWND6_8822C 0xff
  12662. #define BIT_ATIMWND6_8822C(x) \
  12663. (((x) & BIT_MASK_ATIMWND6_8822C) << BIT_SHIFT_ATIMWND6_8822C)
  12664. #define BITS_ATIMWND6_8822C \
  12665. (BIT_MASK_ATIMWND6_8822C << BIT_SHIFT_ATIMWND6_8822C)
  12666. #define BIT_CLEAR_ATIMWND6_8822C(x) ((x) & (~BITS_ATIMWND6_8822C))
  12667. #define BIT_GET_ATIMWND6_8822C(x) \
  12668. (((x) >> BIT_SHIFT_ATIMWND6_8822C) & BIT_MASK_ATIMWND6_8822C)
  12669. #define BIT_SET_ATIMWND6_8822C(x, v) \
  12670. (BIT_CLEAR_ATIMWND6_8822C(x) | BIT_ATIMWND6_8822C(v))
  12671. /* 2 REG_ATIMWND7_8822C */
  12672. #define BIT_SHIFT_ATIMWND7_8822C 0
  12673. #define BIT_MASK_ATIMWND7_8822C 0xff
  12674. #define BIT_ATIMWND7_8822C(x) \
  12675. (((x) & BIT_MASK_ATIMWND7_8822C) << BIT_SHIFT_ATIMWND7_8822C)
  12676. #define BITS_ATIMWND7_8822C \
  12677. (BIT_MASK_ATIMWND7_8822C << BIT_SHIFT_ATIMWND7_8822C)
  12678. #define BIT_CLEAR_ATIMWND7_8822C(x) ((x) & (~BITS_ATIMWND7_8822C))
  12679. #define BIT_GET_ATIMWND7_8822C(x) \
  12680. (((x) >> BIT_SHIFT_ATIMWND7_8822C) & BIT_MASK_ATIMWND7_8822C)
  12681. #define BIT_SET_ATIMWND7_8822C(x, v) \
  12682. (BIT_CLEAR_ATIMWND7_8822C(x) | BIT_ATIMWND7_8822C(v))
  12683. /* 2 REG_ATIMUGT_8822C */
  12684. #define BIT_SHIFT_ATIM_URGENT_8822C 0
  12685. #define BIT_MASK_ATIM_URGENT_8822C 0xff
  12686. #define BIT_ATIM_URGENT_8822C(x) \
  12687. (((x) & BIT_MASK_ATIM_URGENT_8822C) << BIT_SHIFT_ATIM_URGENT_8822C)
  12688. #define BITS_ATIM_URGENT_8822C \
  12689. (BIT_MASK_ATIM_URGENT_8822C << BIT_SHIFT_ATIM_URGENT_8822C)
  12690. #define BIT_CLEAR_ATIM_URGENT_8822C(x) ((x) & (~BITS_ATIM_URGENT_8822C))
  12691. #define BIT_GET_ATIM_URGENT_8822C(x) \
  12692. (((x) >> BIT_SHIFT_ATIM_URGENT_8822C) & BIT_MASK_ATIM_URGENT_8822C)
  12693. #define BIT_SET_ATIM_URGENT_8822C(x, v) \
  12694. (BIT_CLEAR_ATIM_URGENT_8822C(x) | BIT_ATIM_URGENT_8822C(v))
  12695. /* 2 REG_HIQ_NO_LMT_EN_8822C */
  12696. #define BIT_HIQ_NO_LMT_EN_VAP7_8822C BIT(7)
  12697. #define BIT_HIQ_NO_LMT_EN_VAP6_8822C BIT(6)
  12698. #define BIT_HIQ_NO_LMT_EN_VAP5_8822C BIT(5)
  12699. #define BIT_HIQ_NO_LMT_EN_VAP4_8822C BIT(4)
  12700. #define BIT_HIQ_NO_LMT_EN_VAP3_8822C BIT(3)
  12701. #define BIT_HIQ_NO_LMT_EN_VAP2_8822C BIT(2)
  12702. #define BIT_HIQ_NO_LMT_EN_VAP1_8822C BIT(1)
  12703. #define BIT_HIQ_NO_LMT_EN_ROOT_8822C BIT(0)
  12704. /* 2 REG_DTIM_COUNTER_ROOT_8822C */
  12705. #define BIT_SHIFT_DTIM_COUNT_ROOT_8822C 0
  12706. #define BIT_MASK_DTIM_COUNT_ROOT_8822C 0xff
  12707. #define BIT_DTIM_COUNT_ROOT_8822C(x) \
  12708. (((x) & BIT_MASK_DTIM_COUNT_ROOT_8822C) \
  12709. << BIT_SHIFT_DTIM_COUNT_ROOT_8822C)
  12710. #define BITS_DTIM_COUNT_ROOT_8822C \
  12711. (BIT_MASK_DTIM_COUNT_ROOT_8822C << BIT_SHIFT_DTIM_COUNT_ROOT_8822C)
  12712. #define BIT_CLEAR_DTIM_COUNT_ROOT_8822C(x) ((x) & (~BITS_DTIM_COUNT_ROOT_8822C))
  12713. #define BIT_GET_DTIM_COUNT_ROOT_8822C(x) \
  12714. (((x) >> BIT_SHIFT_DTIM_COUNT_ROOT_8822C) & \
  12715. BIT_MASK_DTIM_COUNT_ROOT_8822C)
  12716. #define BIT_SET_DTIM_COUNT_ROOT_8822C(x, v) \
  12717. (BIT_CLEAR_DTIM_COUNT_ROOT_8822C(x) | BIT_DTIM_COUNT_ROOT_8822C(v))
  12718. /* 2 REG_DTIM_COUNTER_VAP1_8822C */
  12719. #define BIT_SHIFT_DTIM_COUNT_VAP1_8822C 0
  12720. #define BIT_MASK_DTIM_COUNT_VAP1_8822C 0xff
  12721. #define BIT_DTIM_COUNT_VAP1_8822C(x) \
  12722. (((x) & BIT_MASK_DTIM_COUNT_VAP1_8822C) \
  12723. << BIT_SHIFT_DTIM_COUNT_VAP1_8822C)
  12724. #define BITS_DTIM_COUNT_VAP1_8822C \
  12725. (BIT_MASK_DTIM_COUNT_VAP1_8822C << BIT_SHIFT_DTIM_COUNT_VAP1_8822C)
  12726. #define BIT_CLEAR_DTIM_COUNT_VAP1_8822C(x) ((x) & (~BITS_DTIM_COUNT_VAP1_8822C))
  12727. #define BIT_GET_DTIM_COUNT_VAP1_8822C(x) \
  12728. (((x) >> BIT_SHIFT_DTIM_COUNT_VAP1_8822C) & \
  12729. BIT_MASK_DTIM_COUNT_VAP1_8822C)
  12730. #define BIT_SET_DTIM_COUNT_VAP1_8822C(x, v) \
  12731. (BIT_CLEAR_DTIM_COUNT_VAP1_8822C(x) | BIT_DTIM_COUNT_VAP1_8822C(v))
  12732. /* 2 REG_DTIM_COUNTER_VAP2_8822C */
  12733. #define BIT_SHIFT_DTIM_COUNT_VAP2_8822C 0
  12734. #define BIT_MASK_DTIM_COUNT_VAP2_8822C 0xff
  12735. #define BIT_DTIM_COUNT_VAP2_8822C(x) \
  12736. (((x) & BIT_MASK_DTIM_COUNT_VAP2_8822C) \
  12737. << BIT_SHIFT_DTIM_COUNT_VAP2_8822C)
  12738. #define BITS_DTIM_COUNT_VAP2_8822C \
  12739. (BIT_MASK_DTIM_COUNT_VAP2_8822C << BIT_SHIFT_DTIM_COUNT_VAP2_8822C)
  12740. #define BIT_CLEAR_DTIM_COUNT_VAP2_8822C(x) ((x) & (~BITS_DTIM_COUNT_VAP2_8822C))
  12741. #define BIT_GET_DTIM_COUNT_VAP2_8822C(x) \
  12742. (((x) >> BIT_SHIFT_DTIM_COUNT_VAP2_8822C) & \
  12743. BIT_MASK_DTIM_COUNT_VAP2_8822C)
  12744. #define BIT_SET_DTIM_COUNT_VAP2_8822C(x, v) \
  12745. (BIT_CLEAR_DTIM_COUNT_VAP2_8822C(x) | BIT_DTIM_COUNT_VAP2_8822C(v))
  12746. /* 2 REG_DTIM_COUNTER_VAP3_8822C */
  12747. #define BIT_SHIFT_DTIM_COUNT_VAP3_8822C 0
  12748. #define BIT_MASK_DTIM_COUNT_VAP3_8822C 0xff
  12749. #define BIT_DTIM_COUNT_VAP3_8822C(x) \
  12750. (((x) & BIT_MASK_DTIM_COUNT_VAP3_8822C) \
  12751. << BIT_SHIFT_DTIM_COUNT_VAP3_8822C)
  12752. #define BITS_DTIM_COUNT_VAP3_8822C \
  12753. (BIT_MASK_DTIM_COUNT_VAP3_8822C << BIT_SHIFT_DTIM_COUNT_VAP3_8822C)
  12754. #define BIT_CLEAR_DTIM_COUNT_VAP3_8822C(x) ((x) & (~BITS_DTIM_COUNT_VAP3_8822C))
  12755. #define BIT_GET_DTIM_COUNT_VAP3_8822C(x) \
  12756. (((x) >> BIT_SHIFT_DTIM_COUNT_VAP3_8822C) & \
  12757. BIT_MASK_DTIM_COUNT_VAP3_8822C)
  12758. #define BIT_SET_DTIM_COUNT_VAP3_8822C(x, v) \
  12759. (BIT_CLEAR_DTIM_COUNT_VAP3_8822C(x) | BIT_DTIM_COUNT_VAP3_8822C(v))
  12760. /* 2 REG_DTIM_COUNTER_VAP4_8822C */
  12761. #define BIT_SHIFT_DTIM_COUNT_VAP4_8822C 0
  12762. #define BIT_MASK_DTIM_COUNT_VAP4_8822C 0xff
  12763. #define BIT_DTIM_COUNT_VAP4_8822C(x) \
  12764. (((x) & BIT_MASK_DTIM_COUNT_VAP4_8822C) \
  12765. << BIT_SHIFT_DTIM_COUNT_VAP4_8822C)
  12766. #define BITS_DTIM_COUNT_VAP4_8822C \
  12767. (BIT_MASK_DTIM_COUNT_VAP4_8822C << BIT_SHIFT_DTIM_COUNT_VAP4_8822C)
  12768. #define BIT_CLEAR_DTIM_COUNT_VAP4_8822C(x) ((x) & (~BITS_DTIM_COUNT_VAP4_8822C))
  12769. #define BIT_GET_DTIM_COUNT_VAP4_8822C(x) \
  12770. (((x) >> BIT_SHIFT_DTIM_COUNT_VAP4_8822C) & \
  12771. BIT_MASK_DTIM_COUNT_VAP4_8822C)
  12772. #define BIT_SET_DTIM_COUNT_VAP4_8822C(x, v) \
  12773. (BIT_CLEAR_DTIM_COUNT_VAP4_8822C(x) | BIT_DTIM_COUNT_VAP4_8822C(v))
  12774. /* 2 REG_DTIM_COUNTER_VAP5_8822C */
  12775. #define BIT_SHIFT_DTIM_COUNT_VAP5_8822C 0
  12776. #define BIT_MASK_DTIM_COUNT_VAP5_8822C 0xff
  12777. #define BIT_DTIM_COUNT_VAP5_8822C(x) \
  12778. (((x) & BIT_MASK_DTIM_COUNT_VAP5_8822C) \
  12779. << BIT_SHIFT_DTIM_COUNT_VAP5_8822C)
  12780. #define BITS_DTIM_COUNT_VAP5_8822C \
  12781. (BIT_MASK_DTIM_COUNT_VAP5_8822C << BIT_SHIFT_DTIM_COUNT_VAP5_8822C)
  12782. #define BIT_CLEAR_DTIM_COUNT_VAP5_8822C(x) ((x) & (~BITS_DTIM_COUNT_VAP5_8822C))
  12783. #define BIT_GET_DTIM_COUNT_VAP5_8822C(x) \
  12784. (((x) >> BIT_SHIFT_DTIM_COUNT_VAP5_8822C) & \
  12785. BIT_MASK_DTIM_COUNT_VAP5_8822C)
  12786. #define BIT_SET_DTIM_COUNT_VAP5_8822C(x, v) \
  12787. (BIT_CLEAR_DTIM_COUNT_VAP5_8822C(x) | BIT_DTIM_COUNT_VAP5_8822C(v))
  12788. /* 2 REG_DTIM_COUNTER_VAP6_8822C */
  12789. #define BIT_SHIFT_DTIM_COUNT_VAP6_8822C 0
  12790. #define BIT_MASK_DTIM_COUNT_VAP6_8822C 0xff
  12791. #define BIT_DTIM_COUNT_VAP6_8822C(x) \
  12792. (((x) & BIT_MASK_DTIM_COUNT_VAP6_8822C) \
  12793. << BIT_SHIFT_DTIM_COUNT_VAP6_8822C)
  12794. #define BITS_DTIM_COUNT_VAP6_8822C \
  12795. (BIT_MASK_DTIM_COUNT_VAP6_8822C << BIT_SHIFT_DTIM_COUNT_VAP6_8822C)
  12796. #define BIT_CLEAR_DTIM_COUNT_VAP6_8822C(x) ((x) & (~BITS_DTIM_COUNT_VAP6_8822C))
  12797. #define BIT_GET_DTIM_COUNT_VAP6_8822C(x) \
  12798. (((x) >> BIT_SHIFT_DTIM_COUNT_VAP6_8822C) & \
  12799. BIT_MASK_DTIM_COUNT_VAP6_8822C)
  12800. #define BIT_SET_DTIM_COUNT_VAP6_8822C(x, v) \
  12801. (BIT_CLEAR_DTIM_COUNT_VAP6_8822C(x) | BIT_DTIM_COUNT_VAP6_8822C(v))
  12802. /* 2 REG_DTIM_COUNTER_VAP7_8822C */
  12803. #define BIT_SHIFT_DTIM_COUNT_VAP7_8822C 0
  12804. #define BIT_MASK_DTIM_COUNT_VAP7_8822C 0xff
  12805. #define BIT_DTIM_COUNT_VAP7_8822C(x) \
  12806. (((x) & BIT_MASK_DTIM_COUNT_VAP7_8822C) \
  12807. << BIT_SHIFT_DTIM_COUNT_VAP7_8822C)
  12808. #define BITS_DTIM_COUNT_VAP7_8822C \
  12809. (BIT_MASK_DTIM_COUNT_VAP7_8822C << BIT_SHIFT_DTIM_COUNT_VAP7_8822C)
  12810. #define BIT_CLEAR_DTIM_COUNT_VAP7_8822C(x) ((x) & (~BITS_DTIM_COUNT_VAP7_8822C))
  12811. #define BIT_GET_DTIM_COUNT_VAP7_8822C(x) \
  12812. (((x) >> BIT_SHIFT_DTIM_COUNT_VAP7_8822C) & \
  12813. BIT_MASK_DTIM_COUNT_VAP7_8822C)
  12814. #define BIT_SET_DTIM_COUNT_VAP7_8822C(x, v) \
  12815. (BIT_CLEAR_DTIM_COUNT_VAP7_8822C(x) | BIT_DTIM_COUNT_VAP7_8822C(v))
  12816. /* 2 REG_DIS_ATIM_8822C */
  12817. #define BIT_DIS_ATIM_VAP7_8822C BIT(7)
  12818. #define BIT_DIS_ATIM_VAP6_8822C BIT(6)
  12819. #define BIT_DIS_ATIM_VAP5_8822C BIT(5)
  12820. #define BIT_DIS_ATIM_VAP4_8822C BIT(4)
  12821. #define BIT_DIS_ATIM_VAP3_8822C BIT(3)
  12822. #define BIT_DIS_ATIM_VAP2_8822C BIT(2)
  12823. #define BIT_DIS_ATIM_VAP1_8822C BIT(1)
  12824. #define BIT_DIS_ATIM_ROOT_8822C BIT(0)
  12825. /* 2 REG_EARLY_128US_8822C */
  12826. #define BIT_SHIFT_TSFT_SEL_TIMER1_8822C 3
  12827. #define BIT_MASK_TSFT_SEL_TIMER1_8822C 0x7
  12828. #define BIT_TSFT_SEL_TIMER1_8822C(x) \
  12829. (((x) & BIT_MASK_TSFT_SEL_TIMER1_8822C) \
  12830. << BIT_SHIFT_TSFT_SEL_TIMER1_8822C)
  12831. #define BITS_TSFT_SEL_TIMER1_8822C \
  12832. (BIT_MASK_TSFT_SEL_TIMER1_8822C << BIT_SHIFT_TSFT_SEL_TIMER1_8822C)
  12833. #define BIT_CLEAR_TSFT_SEL_TIMER1_8822C(x) ((x) & (~BITS_TSFT_SEL_TIMER1_8822C))
  12834. #define BIT_GET_TSFT_SEL_TIMER1_8822C(x) \
  12835. (((x) >> BIT_SHIFT_TSFT_SEL_TIMER1_8822C) & \
  12836. BIT_MASK_TSFT_SEL_TIMER1_8822C)
  12837. #define BIT_SET_TSFT_SEL_TIMER1_8822C(x, v) \
  12838. (BIT_CLEAR_TSFT_SEL_TIMER1_8822C(x) | BIT_TSFT_SEL_TIMER1_8822C(v))
  12839. #define BIT_SHIFT_EARLY_128US_8822C 0
  12840. #define BIT_MASK_EARLY_128US_8822C 0x7
  12841. #define BIT_EARLY_128US_8822C(x) \
  12842. (((x) & BIT_MASK_EARLY_128US_8822C) << BIT_SHIFT_EARLY_128US_8822C)
  12843. #define BITS_EARLY_128US_8822C \
  12844. (BIT_MASK_EARLY_128US_8822C << BIT_SHIFT_EARLY_128US_8822C)
  12845. #define BIT_CLEAR_EARLY_128US_8822C(x) ((x) & (~BITS_EARLY_128US_8822C))
  12846. #define BIT_GET_EARLY_128US_8822C(x) \
  12847. (((x) >> BIT_SHIFT_EARLY_128US_8822C) & BIT_MASK_EARLY_128US_8822C)
  12848. #define BIT_SET_EARLY_128US_8822C(x, v) \
  12849. (BIT_CLEAR_EARLY_128US_8822C(x) | BIT_EARLY_128US_8822C(v))
  12850. /* 2 REG_P2PPS1_CTRL_8822C */
  12851. #define BIT_P2P1_CTW_ALLSTASLEEP_8822C BIT(7)
  12852. #define BIT_P2P1_OFF_DISTX_EN_8822C BIT(6)
  12853. #define BIT_P2P1_PWR_MGT_EN_8822C BIT(5)
  12854. #define BIT_P2P1_NOA1_EN_8822C BIT(2)
  12855. #define BIT_P2P1_NOA0_EN_8822C BIT(1)
  12856. /* 2 REG_P2PPS2_CTRL_8822C */
  12857. #define BIT_P2P2_CTW_ALLSTASLEEP_8822C BIT(7)
  12858. #define BIT_P2P2_OFF_DISTX_EN_8822C BIT(6)
  12859. #define BIT_P2P2_PWR_MGT_EN_8822C BIT(5)
  12860. #define BIT_P2P2_NOA1_EN_8822C BIT(2)
  12861. #define BIT_P2P2_NOA0_EN_8822C BIT(1)
  12862. /* 2 REG_TIMER0_SRC_SEL_8822C */
  12863. #define BIT_SHIFT_SYNC_CLI_SEL_8822C 4
  12864. #define BIT_MASK_SYNC_CLI_SEL_8822C 0x7
  12865. #define BIT_SYNC_CLI_SEL_8822C(x) \
  12866. (((x) & BIT_MASK_SYNC_CLI_SEL_8822C) << BIT_SHIFT_SYNC_CLI_SEL_8822C)
  12867. #define BITS_SYNC_CLI_SEL_8822C \
  12868. (BIT_MASK_SYNC_CLI_SEL_8822C << BIT_SHIFT_SYNC_CLI_SEL_8822C)
  12869. #define BIT_CLEAR_SYNC_CLI_SEL_8822C(x) ((x) & (~BITS_SYNC_CLI_SEL_8822C))
  12870. #define BIT_GET_SYNC_CLI_SEL_8822C(x) \
  12871. (((x) >> BIT_SHIFT_SYNC_CLI_SEL_8822C) & BIT_MASK_SYNC_CLI_SEL_8822C)
  12872. #define BIT_SET_SYNC_CLI_SEL_8822C(x, v) \
  12873. (BIT_CLEAR_SYNC_CLI_SEL_8822C(x) | BIT_SYNC_CLI_SEL_8822C(v))
  12874. #define BIT_SHIFT_TSFT_SEL_TIMER0_8822C 0
  12875. #define BIT_MASK_TSFT_SEL_TIMER0_8822C 0x7
  12876. #define BIT_TSFT_SEL_TIMER0_8822C(x) \
  12877. (((x) & BIT_MASK_TSFT_SEL_TIMER0_8822C) \
  12878. << BIT_SHIFT_TSFT_SEL_TIMER0_8822C)
  12879. #define BITS_TSFT_SEL_TIMER0_8822C \
  12880. (BIT_MASK_TSFT_SEL_TIMER0_8822C << BIT_SHIFT_TSFT_SEL_TIMER0_8822C)
  12881. #define BIT_CLEAR_TSFT_SEL_TIMER0_8822C(x) ((x) & (~BITS_TSFT_SEL_TIMER0_8822C))
  12882. #define BIT_GET_TSFT_SEL_TIMER0_8822C(x) \
  12883. (((x) >> BIT_SHIFT_TSFT_SEL_TIMER0_8822C) & \
  12884. BIT_MASK_TSFT_SEL_TIMER0_8822C)
  12885. #define BIT_SET_TSFT_SEL_TIMER0_8822C(x, v) \
  12886. (BIT_CLEAR_TSFT_SEL_TIMER0_8822C(x) | BIT_TSFT_SEL_TIMER0_8822C(v))
  12887. /* 2 REG_NOA_UNIT_SEL_8822C */
  12888. #define BIT_SHIFT_NOA_UNIT2_SEL_8822C 8
  12889. #define BIT_MASK_NOA_UNIT2_SEL_8822C 0x7
  12890. #define BIT_NOA_UNIT2_SEL_8822C(x) \
  12891. (((x) & BIT_MASK_NOA_UNIT2_SEL_8822C) << BIT_SHIFT_NOA_UNIT2_SEL_8822C)
  12892. #define BITS_NOA_UNIT2_SEL_8822C \
  12893. (BIT_MASK_NOA_UNIT2_SEL_8822C << BIT_SHIFT_NOA_UNIT2_SEL_8822C)
  12894. #define BIT_CLEAR_NOA_UNIT2_SEL_8822C(x) ((x) & (~BITS_NOA_UNIT2_SEL_8822C))
  12895. #define BIT_GET_NOA_UNIT2_SEL_8822C(x) \
  12896. (((x) >> BIT_SHIFT_NOA_UNIT2_SEL_8822C) & BIT_MASK_NOA_UNIT2_SEL_8822C)
  12897. #define BIT_SET_NOA_UNIT2_SEL_8822C(x, v) \
  12898. (BIT_CLEAR_NOA_UNIT2_SEL_8822C(x) | BIT_NOA_UNIT2_SEL_8822C(v))
  12899. #define BIT_SHIFT_NOA_UNIT1_SEL_8822C 4
  12900. #define BIT_MASK_NOA_UNIT1_SEL_8822C 0x7
  12901. #define BIT_NOA_UNIT1_SEL_8822C(x) \
  12902. (((x) & BIT_MASK_NOA_UNIT1_SEL_8822C) << BIT_SHIFT_NOA_UNIT1_SEL_8822C)
  12903. #define BITS_NOA_UNIT1_SEL_8822C \
  12904. (BIT_MASK_NOA_UNIT1_SEL_8822C << BIT_SHIFT_NOA_UNIT1_SEL_8822C)
  12905. #define BIT_CLEAR_NOA_UNIT1_SEL_8822C(x) ((x) & (~BITS_NOA_UNIT1_SEL_8822C))
  12906. #define BIT_GET_NOA_UNIT1_SEL_8822C(x) \
  12907. (((x) >> BIT_SHIFT_NOA_UNIT1_SEL_8822C) & BIT_MASK_NOA_UNIT1_SEL_8822C)
  12908. #define BIT_SET_NOA_UNIT1_SEL_8822C(x, v) \
  12909. (BIT_CLEAR_NOA_UNIT1_SEL_8822C(x) | BIT_NOA_UNIT1_SEL_8822C(v))
  12910. #define BIT_SHIFT_NOA_UNIT0_SEL_8822C 0
  12911. #define BIT_MASK_NOA_UNIT0_SEL_8822C 0x7
  12912. #define BIT_NOA_UNIT0_SEL_8822C(x) \
  12913. (((x) & BIT_MASK_NOA_UNIT0_SEL_8822C) << BIT_SHIFT_NOA_UNIT0_SEL_8822C)
  12914. #define BITS_NOA_UNIT0_SEL_8822C \
  12915. (BIT_MASK_NOA_UNIT0_SEL_8822C << BIT_SHIFT_NOA_UNIT0_SEL_8822C)
  12916. #define BIT_CLEAR_NOA_UNIT0_SEL_8822C(x) ((x) & (~BITS_NOA_UNIT0_SEL_8822C))
  12917. #define BIT_GET_NOA_UNIT0_SEL_8822C(x) \
  12918. (((x) >> BIT_SHIFT_NOA_UNIT0_SEL_8822C) & BIT_MASK_NOA_UNIT0_SEL_8822C)
  12919. #define BIT_SET_NOA_UNIT0_SEL_8822C(x, v) \
  12920. (BIT_CLEAR_NOA_UNIT0_SEL_8822C(x) | BIT_NOA_UNIT0_SEL_8822C(v))
  12921. /* 2 REG_P2POFF_DIS_TXTIME_8822C */
  12922. #define BIT_SHIFT_P2POFF_DIS_TXTIME_8822C 0
  12923. #define BIT_MASK_P2POFF_DIS_TXTIME_8822C 0xff
  12924. #define BIT_P2POFF_DIS_TXTIME_8822C(x) \
  12925. (((x) & BIT_MASK_P2POFF_DIS_TXTIME_8822C) \
  12926. << BIT_SHIFT_P2POFF_DIS_TXTIME_8822C)
  12927. #define BITS_P2POFF_DIS_TXTIME_8822C \
  12928. (BIT_MASK_P2POFF_DIS_TXTIME_8822C << BIT_SHIFT_P2POFF_DIS_TXTIME_8822C)
  12929. #define BIT_CLEAR_P2POFF_DIS_TXTIME_8822C(x) \
  12930. ((x) & (~BITS_P2POFF_DIS_TXTIME_8822C))
  12931. #define BIT_GET_P2POFF_DIS_TXTIME_8822C(x) \
  12932. (((x) >> BIT_SHIFT_P2POFF_DIS_TXTIME_8822C) & \
  12933. BIT_MASK_P2POFF_DIS_TXTIME_8822C)
  12934. #define BIT_SET_P2POFF_DIS_TXTIME_8822C(x, v) \
  12935. (BIT_CLEAR_P2POFF_DIS_TXTIME_8822C(x) | BIT_P2POFF_DIS_TXTIME_8822C(v))
  12936. /* 2 REG_MBSSID_BCN_SPACE2_8822C */
  12937. #define BIT_SHIFT_BCN_SPACE_CLINT2_8822C 16
  12938. #define BIT_MASK_BCN_SPACE_CLINT2_8822C 0xfff
  12939. #define BIT_BCN_SPACE_CLINT2_8822C(x) \
  12940. (((x) & BIT_MASK_BCN_SPACE_CLINT2_8822C) \
  12941. << BIT_SHIFT_BCN_SPACE_CLINT2_8822C)
  12942. #define BITS_BCN_SPACE_CLINT2_8822C \
  12943. (BIT_MASK_BCN_SPACE_CLINT2_8822C << BIT_SHIFT_BCN_SPACE_CLINT2_8822C)
  12944. #define BIT_CLEAR_BCN_SPACE_CLINT2_8822C(x) \
  12945. ((x) & (~BITS_BCN_SPACE_CLINT2_8822C))
  12946. #define BIT_GET_BCN_SPACE_CLINT2_8822C(x) \
  12947. (((x) >> BIT_SHIFT_BCN_SPACE_CLINT2_8822C) & \
  12948. BIT_MASK_BCN_SPACE_CLINT2_8822C)
  12949. #define BIT_SET_BCN_SPACE_CLINT2_8822C(x, v) \
  12950. (BIT_CLEAR_BCN_SPACE_CLINT2_8822C(x) | BIT_BCN_SPACE_CLINT2_8822C(v))
  12951. #define BIT_SHIFT_BCN_SPACE_CLINT1_8822C 0
  12952. #define BIT_MASK_BCN_SPACE_CLINT1_8822C 0xfff
  12953. #define BIT_BCN_SPACE_CLINT1_8822C(x) \
  12954. (((x) & BIT_MASK_BCN_SPACE_CLINT1_8822C) \
  12955. << BIT_SHIFT_BCN_SPACE_CLINT1_8822C)
  12956. #define BITS_BCN_SPACE_CLINT1_8822C \
  12957. (BIT_MASK_BCN_SPACE_CLINT1_8822C << BIT_SHIFT_BCN_SPACE_CLINT1_8822C)
  12958. #define BIT_CLEAR_BCN_SPACE_CLINT1_8822C(x) \
  12959. ((x) & (~BITS_BCN_SPACE_CLINT1_8822C))
  12960. #define BIT_GET_BCN_SPACE_CLINT1_8822C(x) \
  12961. (((x) >> BIT_SHIFT_BCN_SPACE_CLINT1_8822C) & \
  12962. BIT_MASK_BCN_SPACE_CLINT1_8822C)
  12963. #define BIT_SET_BCN_SPACE_CLINT1_8822C(x, v) \
  12964. (BIT_CLEAR_BCN_SPACE_CLINT1_8822C(x) | BIT_BCN_SPACE_CLINT1_8822C(v))
  12965. /* 2 REG_MBSSID_BCN_SPACE3_8822C */
  12966. #define BIT_SHIFT_SUB_BCN_SPACE_8822C 16
  12967. #define BIT_MASK_SUB_BCN_SPACE_8822C 0xff
  12968. #define BIT_SUB_BCN_SPACE_8822C(x) \
  12969. (((x) & BIT_MASK_SUB_BCN_SPACE_8822C) << BIT_SHIFT_SUB_BCN_SPACE_8822C)
  12970. #define BITS_SUB_BCN_SPACE_8822C \
  12971. (BIT_MASK_SUB_BCN_SPACE_8822C << BIT_SHIFT_SUB_BCN_SPACE_8822C)
  12972. #define BIT_CLEAR_SUB_BCN_SPACE_8822C(x) ((x) & (~BITS_SUB_BCN_SPACE_8822C))
  12973. #define BIT_GET_SUB_BCN_SPACE_8822C(x) \
  12974. (((x) >> BIT_SHIFT_SUB_BCN_SPACE_8822C) & BIT_MASK_SUB_BCN_SPACE_8822C)
  12975. #define BIT_SET_SUB_BCN_SPACE_8822C(x, v) \
  12976. (BIT_CLEAR_SUB_BCN_SPACE_8822C(x) | BIT_SUB_BCN_SPACE_8822C(v))
  12977. #define BIT_SHIFT_BCN_SPACE_CLINT3_8822C 0
  12978. #define BIT_MASK_BCN_SPACE_CLINT3_8822C 0xfff
  12979. #define BIT_BCN_SPACE_CLINT3_8822C(x) \
  12980. (((x) & BIT_MASK_BCN_SPACE_CLINT3_8822C) \
  12981. << BIT_SHIFT_BCN_SPACE_CLINT3_8822C)
  12982. #define BITS_BCN_SPACE_CLINT3_8822C \
  12983. (BIT_MASK_BCN_SPACE_CLINT3_8822C << BIT_SHIFT_BCN_SPACE_CLINT3_8822C)
  12984. #define BIT_CLEAR_BCN_SPACE_CLINT3_8822C(x) \
  12985. ((x) & (~BITS_BCN_SPACE_CLINT3_8822C))
  12986. #define BIT_GET_BCN_SPACE_CLINT3_8822C(x) \
  12987. (((x) >> BIT_SHIFT_BCN_SPACE_CLINT3_8822C) & \
  12988. BIT_MASK_BCN_SPACE_CLINT3_8822C)
  12989. #define BIT_SET_BCN_SPACE_CLINT3_8822C(x, v) \
  12990. (BIT_CLEAR_BCN_SPACE_CLINT3_8822C(x) | BIT_BCN_SPACE_CLINT3_8822C(v))
  12991. /* 2 REG_ACMHWCTRL_8822C */
  12992. #define BIT_BEQ_ACM_STATUS_8822C BIT(7)
  12993. #define BIT_VIQ_ACM_STATUS_8822C BIT(6)
  12994. #define BIT_VOQ_ACM_STATUS_8822C BIT(5)
  12995. #define BIT_BEQ_ACM_EN_8822C BIT(3)
  12996. #define BIT_VIQ_ACM_EN_8822C BIT(2)
  12997. #define BIT_VOQ_ACM_EN_8822C BIT(1)
  12998. #define BIT_ACMHWEN_8822C BIT(0)
  12999. /* 2 REG_ACMRSTCTRL_8822C */
  13000. #define BIT_BE_ACM_RESET_USED_TIME_8822C BIT(2)
  13001. #define BIT_VI_ACM_RESET_USED_TIME_8822C BIT(1)
  13002. #define BIT_VO_ACM_RESET_USED_TIME_8822C BIT(0)
  13003. /* 2 REG_ACMAVG_8822C */
  13004. #define BIT_SHIFT_AVGPERIOD_8822C 0
  13005. #define BIT_MASK_AVGPERIOD_8822C 0xffff
  13006. #define BIT_AVGPERIOD_8822C(x) \
  13007. (((x) & BIT_MASK_AVGPERIOD_8822C) << BIT_SHIFT_AVGPERIOD_8822C)
  13008. #define BITS_AVGPERIOD_8822C \
  13009. (BIT_MASK_AVGPERIOD_8822C << BIT_SHIFT_AVGPERIOD_8822C)
  13010. #define BIT_CLEAR_AVGPERIOD_8822C(x) ((x) & (~BITS_AVGPERIOD_8822C))
  13011. #define BIT_GET_AVGPERIOD_8822C(x) \
  13012. (((x) >> BIT_SHIFT_AVGPERIOD_8822C) & BIT_MASK_AVGPERIOD_8822C)
  13013. #define BIT_SET_AVGPERIOD_8822C(x, v) \
  13014. (BIT_CLEAR_AVGPERIOD_8822C(x) | BIT_AVGPERIOD_8822C(v))
  13015. /* 2 REG_VO_ADMTIME_8822C */
  13016. #define BIT_SHIFT_VO_ADMITTED_TIME_8822C 0
  13017. #define BIT_MASK_VO_ADMITTED_TIME_8822C 0xffff
  13018. #define BIT_VO_ADMITTED_TIME_8822C(x) \
  13019. (((x) & BIT_MASK_VO_ADMITTED_TIME_8822C) \
  13020. << BIT_SHIFT_VO_ADMITTED_TIME_8822C)
  13021. #define BITS_VO_ADMITTED_TIME_8822C \
  13022. (BIT_MASK_VO_ADMITTED_TIME_8822C << BIT_SHIFT_VO_ADMITTED_TIME_8822C)
  13023. #define BIT_CLEAR_VO_ADMITTED_TIME_8822C(x) \
  13024. ((x) & (~BITS_VO_ADMITTED_TIME_8822C))
  13025. #define BIT_GET_VO_ADMITTED_TIME_8822C(x) \
  13026. (((x) >> BIT_SHIFT_VO_ADMITTED_TIME_8822C) & \
  13027. BIT_MASK_VO_ADMITTED_TIME_8822C)
  13028. #define BIT_SET_VO_ADMITTED_TIME_8822C(x, v) \
  13029. (BIT_CLEAR_VO_ADMITTED_TIME_8822C(x) | BIT_VO_ADMITTED_TIME_8822C(v))
  13030. /* 2 REG_VI_ADMTIME_8822C */
  13031. #define BIT_SHIFT_VI_ADMITTED_TIME_8822C 0
  13032. #define BIT_MASK_VI_ADMITTED_TIME_8822C 0xffff
  13033. #define BIT_VI_ADMITTED_TIME_8822C(x) \
  13034. (((x) & BIT_MASK_VI_ADMITTED_TIME_8822C) \
  13035. << BIT_SHIFT_VI_ADMITTED_TIME_8822C)
  13036. #define BITS_VI_ADMITTED_TIME_8822C \
  13037. (BIT_MASK_VI_ADMITTED_TIME_8822C << BIT_SHIFT_VI_ADMITTED_TIME_8822C)
  13038. #define BIT_CLEAR_VI_ADMITTED_TIME_8822C(x) \
  13039. ((x) & (~BITS_VI_ADMITTED_TIME_8822C))
  13040. #define BIT_GET_VI_ADMITTED_TIME_8822C(x) \
  13041. (((x) >> BIT_SHIFT_VI_ADMITTED_TIME_8822C) & \
  13042. BIT_MASK_VI_ADMITTED_TIME_8822C)
  13043. #define BIT_SET_VI_ADMITTED_TIME_8822C(x, v) \
  13044. (BIT_CLEAR_VI_ADMITTED_TIME_8822C(x) | BIT_VI_ADMITTED_TIME_8822C(v))
  13045. /* 2 REG_BE_ADMTIME_8822C */
  13046. #define BIT_SHIFT_BE_ADMITTED_TIME_8822C 0
  13047. #define BIT_MASK_BE_ADMITTED_TIME_8822C 0xffff
  13048. #define BIT_BE_ADMITTED_TIME_8822C(x) \
  13049. (((x) & BIT_MASK_BE_ADMITTED_TIME_8822C) \
  13050. << BIT_SHIFT_BE_ADMITTED_TIME_8822C)
  13051. #define BITS_BE_ADMITTED_TIME_8822C \
  13052. (BIT_MASK_BE_ADMITTED_TIME_8822C << BIT_SHIFT_BE_ADMITTED_TIME_8822C)
  13053. #define BIT_CLEAR_BE_ADMITTED_TIME_8822C(x) \
  13054. ((x) & (~BITS_BE_ADMITTED_TIME_8822C))
  13055. #define BIT_GET_BE_ADMITTED_TIME_8822C(x) \
  13056. (((x) >> BIT_SHIFT_BE_ADMITTED_TIME_8822C) & \
  13057. BIT_MASK_BE_ADMITTED_TIME_8822C)
  13058. #define BIT_SET_BE_ADMITTED_TIME_8822C(x, v) \
  13059. (BIT_CLEAR_BE_ADMITTED_TIME_8822C(x) | BIT_BE_ADMITTED_TIME_8822C(v))
  13060. /* 2 REG_MAC_HEADER_NAV_OFFSET_8822C */
  13061. #define BIT_SHIFT_MAC_HEADER_NAV_OFFSET_8822C 0
  13062. #define BIT_MASK_MAC_HEADER_NAV_OFFSET_8822C 0xff
  13063. #define BIT_MAC_HEADER_NAV_OFFSET_8822C(x) \
  13064. (((x) & BIT_MASK_MAC_HEADER_NAV_OFFSET_8822C) \
  13065. << BIT_SHIFT_MAC_HEADER_NAV_OFFSET_8822C)
  13066. #define BITS_MAC_HEADER_NAV_OFFSET_8822C \
  13067. (BIT_MASK_MAC_HEADER_NAV_OFFSET_8822C \
  13068. << BIT_SHIFT_MAC_HEADER_NAV_OFFSET_8822C)
  13069. #define BIT_CLEAR_MAC_HEADER_NAV_OFFSET_8822C(x) \
  13070. ((x) & (~BITS_MAC_HEADER_NAV_OFFSET_8822C))
  13071. #define BIT_GET_MAC_HEADER_NAV_OFFSET_8822C(x) \
  13072. (((x) >> BIT_SHIFT_MAC_HEADER_NAV_OFFSET_8822C) & \
  13073. BIT_MASK_MAC_HEADER_NAV_OFFSET_8822C)
  13074. #define BIT_SET_MAC_HEADER_NAV_OFFSET_8822C(x, v) \
  13075. (BIT_CLEAR_MAC_HEADER_NAV_OFFSET_8822C(x) | \
  13076. BIT_MAC_HEADER_NAV_OFFSET_8822C(v))
  13077. /* 2 REG_DIS_NDPA_NAV_CHECK_8822C */
  13078. #define BIT_CHG_POWER_BCN_AREA_V1_8822C BIT(1)
  13079. #define BIT_DIS_NDPA_NAV_CHECK_8822C BIT(0)
  13080. /* 2 REG_EDCA_RANDOM_GEN_8822C */
  13081. #define BIT_SHIFT_RANDOM_GEN_8822C 0
  13082. #define BIT_MASK_RANDOM_GEN_8822C 0xffffff
  13083. #define BIT_RANDOM_GEN_8822C(x) \
  13084. (((x) & BIT_MASK_RANDOM_GEN_8822C) << BIT_SHIFT_RANDOM_GEN_8822C)
  13085. #define BITS_RANDOM_GEN_8822C \
  13086. (BIT_MASK_RANDOM_GEN_8822C << BIT_SHIFT_RANDOM_GEN_8822C)
  13087. #define BIT_CLEAR_RANDOM_GEN_8822C(x) ((x) & (~BITS_RANDOM_GEN_8822C))
  13088. #define BIT_GET_RANDOM_GEN_8822C(x) \
  13089. (((x) >> BIT_SHIFT_RANDOM_GEN_8822C) & BIT_MASK_RANDOM_GEN_8822C)
  13090. #define BIT_SET_RANDOM_GEN_8822C(x, v) \
  13091. (BIT_CLEAR_RANDOM_GEN_8822C(x) | BIT_RANDOM_GEN_8822C(v))
  13092. /* 2 REG_TXCMD_NOA_SEL_8822C */
  13093. #define BIT_SHIFT_NOA_SEL_V2_8822C 4
  13094. #define BIT_MASK_NOA_SEL_V2_8822C 0x7
  13095. #define BIT_NOA_SEL_V2_8822C(x) \
  13096. (((x) & BIT_MASK_NOA_SEL_V2_8822C) << BIT_SHIFT_NOA_SEL_V2_8822C)
  13097. #define BITS_NOA_SEL_V2_8822C \
  13098. (BIT_MASK_NOA_SEL_V2_8822C << BIT_SHIFT_NOA_SEL_V2_8822C)
  13099. #define BIT_CLEAR_NOA_SEL_V2_8822C(x) ((x) & (~BITS_NOA_SEL_V2_8822C))
  13100. #define BIT_GET_NOA_SEL_V2_8822C(x) \
  13101. (((x) >> BIT_SHIFT_NOA_SEL_V2_8822C) & BIT_MASK_NOA_SEL_V2_8822C)
  13102. #define BIT_SET_NOA_SEL_V2_8822C(x, v) \
  13103. (BIT_CLEAR_NOA_SEL_V2_8822C(x) | BIT_NOA_SEL_V2_8822C(v))
  13104. #define BIT_SHIFT_TXCMD_SEG_SEL_8822C 0
  13105. #define BIT_MASK_TXCMD_SEG_SEL_8822C 0xf
  13106. #define BIT_TXCMD_SEG_SEL_8822C(x) \
  13107. (((x) & BIT_MASK_TXCMD_SEG_SEL_8822C) << BIT_SHIFT_TXCMD_SEG_SEL_8822C)
  13108. #define BITS_TXCMD_SEG_SEL_8822C \
  13109. (BIT_MASK_TXCMD_SEG_SEL_8822C << BIT_SHIFT_TXCMD_SEG_SEL_8822C)
  13110. #define BIT_CLEAR_TXCMD_SEG_SEL_8822C(x) ((x) & (~BITS_TXCMD_SEG_SEL_8822C))
  13111. #define BIT_GET_TXCMD_SEG_SEL_8822C(x) \
  13112. (((x) >> BIT_SHIFT_TXCMD_SEG_SEL_8822C) & BIT_MASK_TXCMD_SEG_SEL_8822C)
  13113. #define BIT_SET_TXCMD_SEG_SEL_8822C(x, v) \
  13114. (BIT_CLEAR_TXCMD_SEG_SEL_8822C(x) | BIT_TXCMD_SEG_SEL_8822C(v))
  13115. /* 2 REG_32K_CLK_SEL_8822C */
  13116. #define BIT_R_BCNERR_CNT_EN_8822C BIT(20)
  13117. #define BIT_SHIFT_R_BCNERR_PORT_SEL_8822C 16
  13118. #define BIT_MASK_R_BCNERR_PORT_SEL_8822C 0x7
  13119. #define BIT_R_BCNERR_PORT_SEL_8822C(x) \
  13120. (((x) & BIT_MASK_R_BCNERR_PORT_SEL_8822C) \
  13121. << BIT_SHIFT_R_BCNERR_PORT_SEL_8822C)
  13122. #define BITS_R_BCNERR_PORT_SEL_8822C \
  13123. (BIT_MASK_R_BCNERR_PORT_SEL_8822C << BIT_SHIFT_R_BCNERR_PORT_SEL_8822C)
  13124. #define BIT_CLEAR_R_BCNERR_PORT_SEL_8822C(x) \
  13125. ((x) & (~BITS_R_BCNERR_PORT_SEL_8822C))
  13126. #define BIT_GET_R_BCNERR_PORT_SEL_8822C(x) \
  13127. (((x) >> BIT_SHIFT_R_BCNERR_PORT_SEL_8822C) & \
  13128. BIT_MASK_R_BCNERR_PORT_SEL_8822C)
  13129. #define BIT_SET_R_BCNERR_PORT_SEL_8822C(x, v) \
  13130. (BIT_CLEAR_R_BCNERR_PORT_SEL_8822C(x) | BIT_R_BCNERR_PORT_SEL_8822C(v))
  13131. #define BIT_SHIFT_R_TXPAUSE1_8822C 8
  13132. #define BIT_MASK_R_TXPAUSE1_8822C 0xff
  13133. #define BIT_R_TXPAUSE1_8822C(x) \
  13134. (((x) & BIT_MASK_R_TXPAUSE1_8822C) << BIT_SHIFT_R_TXPAUSE1_8822C)
  13135. #define BITS_R_TXPAUSE1_8822C \
  13136. (BIT_MASK_R_TXPAUSE1_8822C << BIT_SHIFT_R_TXPAUSE1_8822C)
  13137. #define BIT_CLEAR_R_TXPAUSE1_8822C(x) ((x) & (~BITS_R_TXPAUSE1_8822C))
  13138. #define BIT_GET_R_TXPAUSE1_8822C(x) \
  13139. (((x) >> BIT_SHIFT_R_TXPAUSE1_8822C) & BIT_MASK_R_TXPAUSE1_8822C)
  13140. #define BIT_SET_R_TXPAUSE1_8822C(x, v) \
  13141. (BIT_CLEAR_R_TXPAUSE1_8822C(x) | BIT_R_TXPAUSE1_8822C(v))
  13142. #define BIT_SLEEP_32K_EN_V1_8822C BIT(2)
  13143. #define BIT_SHIFT_BW_CFG_8822C 0
  13144. #define BIT_MASK_BW_CFG_8822C 0x3
  13145. #define BIT_BW_CFG_8822C(x) \
  13146. (((x) & BIT_MASK_BW_CFG_8822C) << BIT_SHIFT_BW_CFG_8822C)
  13147. #define BITS_BW_CFG_8822C (BIT_MASK_BW_CFG_8822C << BIT_SHIFT_BW_CFG_8822C)
  13148. #define BIT_CLEAR_BW_CFG_8822C(x) ((x) & (~BITS_BW_CFG_8822C))
  13149. #define BIT_GET_BW_CFG_8822C(x) \
  13150. (((x) >> BIT_SHIFT_BW_CFG_8822C) & BIT_MASK_BW_CFG_8822C)
  13151. #define BIT_SET_BW_CFG_8822C(x, v) \
  13152. (BIT_CLEAR_BW_CFG_8822C(x) | BIT_BW_CFG_8822C(v))
  13153. /* 2 REG_EARLYINT_ADJUST_8822C */
  13154. #define BIT_SHIFT_RXBCN_TIMER_8822C 16
  13155. #define BIT_MASK_RXBCN_TIMER_8822C 0xffff
  13156. #define BIT_RXBCN_TIMER_8822C(x) \
  13157. (((x) & BIT_MASK_RXBCN_TIMER_8822C) << BIT_SHIFT_RXBCN_TIMER_8822C)
  13158. #define BITS_RXBCN_TIMER_8822C \
  13159. (BIT_MASK_RXBCN_TIMER_8822C << BIT_SHIFT_RXBCN_TIMER_8822C)
  13160. #define BIT_CLEAR_RXBCN_TIMER_8822C(x) ((x) & (~BITS_RXBCN_TIMER_8822C))
  13161. #define BIT_GET_RXBCN_TIMER_8822C(x) \
  13162. (((x) >> BIT_SHIFT_RXBCN_TIMER_8822C) & BIT_MASK_RXBCN_TIMER_8822C)
  13163. #define BIT_SET_RXBCN_TIMER_8822C(x, v) \
  13164. (BIT_CLEAR_RXBCN_TIMER_8822C(x) | BIT_RXBCN_TIMER_8822C(v))
  13165. #define BIT_SHIFT_R_ERLYINTADJ_8822C 0
  13166. #define BIT_MASK_R_ERLYINTADJ_8822C 0xffff
  13167. #define BIT_R_ERLYINTADJ_8822C(x) \
  13168. (((x) & BIT_MASK_R_ERLYINTADJ_8822C) << BIT_SHIFT_R_ERLYINTADJ_8822C)
  13169. #define BITS_R_ERLYINTADJ_8822C \
  13170. (BIT_MASK_R_ERLYINTADJ_8822C << BIT_SHIFT_R_ERLYINTADJ_8822C)
  13171. #define BIT_CLEAR_R_ERLYINTADJ_8822C(x) ((x) & (~BITS_R_ERLYINTADJ_8822C))
  13172. #define BIT_GET_R_ERLYINTADJ_8822C(x) \
  13173. (((x) >> BIT_SHIFT_R_ERLYINTADJ_8822C) & BIT_MASK_R_ERLYINTADJ_8822C)
  13174. #define BIT_SET_R_ERLYINTADJ_8822C(x, v) \
  13175. (BIT_CLEAR_R_ERLYINTADJ_8822C(x) | BIT_R_ERLYINTADJ_8822C(v))
  13176. /* 2 REG_BCNERR_CNT_8822C */
  13177. #define BIT_SHIFT_BCNERR_CNT_OTHERS_8822C 24
  13178. #define BIT_MASK_BCNERR_CNT_OTHERS_8822C 0xff
  13179. #define BIT_BCNERR_CNT_OTHERS_8822C(x) \
  13180. (((x) & BIT_MASK_BCNERR_CNT_OTHERS_8822C) \
  13181. << BIT_SHIFT_BCNERR_CNT_OTHERS_8822C)
  13182. #define BITS_BCNERR_CNT_OTHERS_8822C \
  13183. (BIT_MASK_BCNERR_CNT_OTHERS_8822C << BIT_SHIFT_BCNERR_CNT_OTHERS_8822C)
  13184. #define BIT_CLEAR_BCNERR_CNT_OTHERS_8822C(x) \
  13185. ((x) & (~BITS_BCNERR_CNT_OTHERS_8822C))
  13186. #define BIT_GET_BCNERR_CNT_OTHERS_8822C(x) \
  13187. (((x) >> BIT_SHIFT_BCNERR_CNT_OTHERS_8822C) & \
  13188. BIT_MASK_BCNERR_CNT_OTHERS_8822C)
  13189. #define BIT_SET_BCNERR_CNT_OTHERS_8822C(x, v) \
  13190. (BIT_CLEAR_BCNERR_CNT_OTHERS_8822C(x) | BIT_BCNERR_CNT_OTHERS_8822C(v))
  13191. #define BIT_SHIFT_BCNERR_CNT_INVALID_8822C 16
  13192. #define BIT_MASK_BCNERR_CNT_INVALID_8822C 0xff
  13193. #define BIT_BCNERR_CNT_INVALID_8822C(x) \
  13194. (((x) & BIT_MASK_BCNERR_CNT_INVALID_8822C) \
  13195. << BIT_SHIFT_BCNERR_CNT_INVALID_8822C)
  13196. #define BITS_BCNERR_CNT_INVALID_8822C \
  13197. (BIT_MASK_BCNERR_CNT_INVALID_8822C \
  13198. << BIT_SHIFT_BCNERR_CNT_INVALID_8822C)
  13199. #define BIT_CLEAR_BCNERR_CNT_INVALID_8822C(x) \
  13200. ((x) & (~BITS_BCNERR_CNT_INVALID_8822C))
  13201. #define BIT_GET_BCNERR_CNT_INVALID_8822C(x) \
  13202. (((x) >> BIT_SHIFT_BCNERR_CNT_INVALID_8822C) & \
  13203. BIT_MASK_BCNERR_CNT_INVALID_8822C)
  13204. #define BIT_SET_BCNERR_CNT_INVALID_8822C(x, v) \
  13205. (BIT_CLEAR_BCNERR_CNT_INVALID_8822C(x) | \
  13206. BIT_BCNERR_CNT_INVALID_8822C(v))
  13207. #define BIT_SHIFT_BCNERR_CNT_MAC_8822C 8
  13208. #define BIT_MASK_BCNERR_CNT_MAC_8822C 0xff
  13209. #define BIT_BCNERR_CNT_MAC_8822C(x) \
  13210. (((x) & BIT_MASK_BCNERR_CNT_MAC_8822C) \
  13211. << BIT_SHIFT_BCNERR_CNT_MAC_8822C)
  13212. #define BITS_BCNERR_CNT_MAC_8822C \
  13213. (BIT_MASK_BCNERR_CNT_MAC_8822C << BIT_SHIFT_BCNERR_CNT_MAC_8822C)
  13214. #define BIT_CLEAR_BCNERR_CNT_MAC_8822C(x) ((x) & (~BITS_BCNERR_CNT_MAC_8822C))
  13215. #define BIT_GET_BCNERR_CNT_MAC_8822C(x) \
  13216. (((x) >> BIT_SHIFT_BCNERR_CNT_MAC_8822C) & \
  13217. BIT_MASK_BCNERR_CNT_MAC_8822C)
  13218. #define BIT_SET_BCNERR_CNT_MAC_8822C(x, v) \
  13219. (BIT_CLEAR_BCNERR_CNT_MAC_8822C(x) | BIT_BCNERR_CNT_MAC_8822C(v))
  13220. #define BIT_SHIFT_BCNERR_CNT_CCA_8822C 0
  13221. #define BIT_MASK_BCNERR_CNT_CCA_8822C 0xff
  13222. #define BIT_BCNERR_CNT_CCA_8822C(x) \
  13223. (((x) & BIT_MASK_BCNERR_CNT_CCA_8822C) \
  13224. << BIT_SHIFT_BCNERR_CNT_CCA_8822C)
  13225. #define BITS_BCNERR_CNT_CCA_8822C \
  13226. (BIT_MASK_BCNERR_CNT_CCA_8822C << BIT_SHIFT_BCNERR_CNT_CCA_8822C)
  13227. #define BIT_CLEAR_BCNERR_CNT_CCA_8822C(x) ((x) & (~BITS_BCNERR_CNT_CCA_8822C))
  13228. #define BIT_GET_BCNERR_CNT_CCA_8822C(x) \
  13229. (((x) >> BIT_SHIFT_BCNERR_CNT_CCA_8822C) & \
  13230. BIT_MASK_BCNERR_CNT_CCA_8822C)
  13231. #define BIT_SET_BCNERR_CNT_CCA_8822C(x, v) \
  13232. (BIT_CLEAR_BCNERR_CNT_CCA_8822C(x) | BIT_BCNERR_CNT_CCA_8822C(v))
  13233. /* 2 REG_BCNERR_CNT_2_8822C */
  13234. #define BIT_SHIFT_BCNERR_CNT_EDCCA_8822C 0
  13235. #define BIT_MASK_BCNERR_CNT_EDCCA_8822C 0xff
  13236. #define BIT_BCNERR_CNT_EDCCA_8822C(x) \
  13237. (((x) & BIT_MASK_BCNERR_CNT_EDCCA_8822C) \
  13238. << BIT_SHIFT_BCNERR_CNT_EDCCA_8822C)
  13239. #define BITS_BCNERR_CNT_EDCCA_8822C \
  13240. (BIT_MASK_BCNERR_CNT_EDCCA_8822C << BIT_SHIFT_BCNERR_CNT_EDCCA_8822C)
  13241. #define BIT_CLEAR_BCNERR_CNT_EDCCA_8822C(x) \
  13242. ((x) & (~BITS_BCNERR_CNT_EDCCA_8822C))
  13243. #define BIT_GET_BCNERR_CNT_EDCCA_8822C(x) \
  13244. (((x) >> BIT_SHIFT_BCNERR_CNT_EDCCA_8822C) & \
  13245. BIT_MASK_BCNERR_CNT_EDCCA_8822C)
  13246. #define BIT_SET_BCNERR_CNT_EDCCA_8822C(x, v) \
  13247. (BIT_CLEAR_BCNERR_CNT_EDCCA_8822C(x) | BIT_BCNERR_CNT_EDCCA_8822C(v))
  13248. /* 2 REG_NOA_PARAM_8822C */
  13249. #define BIT_SHIFT_NOA_DURATION_V1_8822C 0
  13250. #define BIT_MASK_NOA_DURATION_V1_8822C 0xffffffffL
  13251. #define BIT_NOA_DURATION_V1_8822C(x) \
  13252. (((x) & BIT_MASK_NOA_DURATION_V1_8822C) \
  13253. << BIT_SHIFT_NOA_DURATION_V1_8822C)
  13254. #define BITS_NOA_DURATION_V1_8822C \
  13255. (BIT_MASK_NOA_DURATION_V1_8822C << BIT_SHIFT_NOA_DURATION_V1_8822C)
  13256. #define BIT_CLEAR_NOA_DURATION_V1_8822C(x) ((x) & (~BITS_NOA_DURATION_V1_8822C))
  13257. #define BIT_GET_NOA_DURATION_V1_8822C(x) \
  13258. (((x) >> BIT_SHIFT_NOA_DURATION_V1_8822C) & \
  13259. BIT_MASK_NOA_DURATION_V1_8822C)
  13260. #define BIT_SET_NOA_DURATION_V1_8822C(x, v) \
  13261. (BIT_CLEAR_NOA_DURATION_V1_8822C(x) | BIT_NOA_DURATION_V1_8822C(v))
  13262. /* 2 REG_NOA_PARAM_1_8822C */
  13263. #define BIT_SHIFT_NOA_INTERVAL_V1_8822C 0
  13264. #define BIT_MASK_NOA_INTERVAL_V1_8822C 0xffffffffL
  13265. #define BIT_NOA_INTERVAL_V1_8822C(x) \
  13266. (((x) & BIT_MASK_NOA_INTERVAL_V1_8822C) \
  13267. << BIT_SHIFT_NOA_INTERVAL_V1_8822C)
  13268. #define BITS_NOA_INTERVAL_V1_8822C \
  13269. (BIT_MASK_NOA_INTERVAL_V1_8822C << BIT_SHIFT_NOA_INTERVAL_V1_8822C)
  13270. #define BIT_CLEAR_NOA_INTERVAL_V1_8822C(x) ((x) & (~BITS_NOA_INTERVAL_V1_8822C))
  13271. #define BIT_GET_NOA_INTERVAL_V1_8822C(x) \
  13272. (((x) >> BIT_SHIFT_NOA_INTERVAL_V1_8822C) & \
  13273. BIT_MASK_NOA_INTERVAL_V1_8822C)
  13274. #define BIT_SET_NOA_INTERVAL_V1_8822C(x, v) \
  13275. (BIT_CLEAR_NOA_INTERVAL_V1_8822C(x) | BIT_NOA_INTERVAL_V1_8822C(v))
  13276. /* 2 REG_NOA_PARAM_2_8822C */
  13277. #define BIT_SHIFT_NOA_START_TIME_V1_8822C 0
  13278. #define BIT_MASK_NOA_START_TIME_V1_8822C 0xffffffffL
  13279. #define BIT_NOA_START_TIME_V1_8822C(x) \
  13280. (((x) & BIT_MASK_NOA_START_TIME_V1_8822C) \
  13281. << BIT_SHIFT_NOA_START_TIME_V1_8822C)
  13282. #define BITS_NOA_START_TIME_V1_8822C \
  13283. (BIT_MASK_NOA_START_TIME_V1_8822C << BIT_SHIFT_NOA_START_TIME_V1_8822C)
  13284. #define BIT_CLEAR_NOA_START_TIME_V1_8822C(x) \
  13285. ((x) & (~BITS_NOA_START_TIME_V1_8822C))
  13286. #define BIT_GET_NOA_START_TIME_V1_8822C(x) \
  13287. (((x) >> BIT_SHIFT_NOA_START_TIME_V1_8822C) & \
  13288. BIT_MASK_NOA_START_TIME_V1_8822C)
  13289. #define BIT_SET_NOA_START_TIME_V1_8822C(x, v) \
  13290. (BIT_CLEAR_NOA_START_TIME_V1_8822C(x) | BIT_NOA_START_TIME_V1_8822C(v))
  13291. /* 2 REG_NOA_PARAM_3_8822C */
  13292. #define BIT_SHIFT_NOA_COUNT_V1_8822C 0
  13293. #define BIT_MASK_NOA_COUNT_V1_8822C 0xffffffffL
  13294. #define BIT_NOA_COUNT_V1_8822C(x) \
  13295. (((x) & BIT_MASK_NOA_COUNT_V1_8822C) << BIT_SHIFT_NOA_COUNT_V1_8822C)
  13296. #define BITS_NOA_COUNT_V1_8822C \
  13297. (BIT_MASK_NOA_COUNT_V1_8822C << BIT_SHIFT_NOA_COUNT_V1_8822C)
  13298. #define BIT_CLEAR_NOA_COUNT_V1_8822C(x) ((x) & (~BITS_NOA_COUNT_V1_8822C))
  13299. #define BIT_GET_NOA_COUNT_V1_8822C(x) \
  13300. (((x) >> BIT_SHIFT_NOA_COUNT_V1_8822C) & BIT_MASK_NOA_COUNT_V1_8822C)
  13301. #define BIT_SET_NOA_COUNT_V1_8822C(x, v) \
  13302. (BIT_CLEAR_NOA_COUNT_V1_8822C(x) | BIT_NOA_COUNT_V1_8822C(v))
  13303. /* 2 REG_P2P_RST_8822C */
  13304. #define BIT_P2P2_PWR_RST1_8822C BIT(5)
  13305. #define BIT_P2P2_PWR_RST0_8822C BIT(4)
  13306. #define BIT_P2P1_PWR_RST1_8822C BIT(3)
  13307. #define BIT_P2P1_PWR_RST0_8822C BIT(2)
  13308. #define BIT_P2P_PWR_RST1_V1_8822C BIT(1)
  13309. #define BIT_P2P_PWR_RST0_V1_8822C BIT(0)
  13310. /* 2 REG_SCHEDULER_RST_8822C */
  13311. #define BIT_SYNC_CLI_ONCE_RIGHT_NOW_8822C BIT(2)
  13312. #define BIT_SYNC_CLI_ONCE_BY_TBTT_8822C BIT(1)
  13313. #define BIT_SCHEDULER_RST_V1_8822C BIT(0)
  13314. /* 2 REG_NOT_VALID_8822C */
  13315. /* 2 REG_NOT_VALID_8822C */
  13316. /* 2 REG_SCH_DBG_VALUE_8822C */
  13317. #define BIT_SHIFT_SCH_DBG_VALUE_8822C 0
  13318. #define BIT_MASK_SCH_DBG_VALUE_8822C 0xffffffffL
  13319. #define BIT_SCH_DBG_VALUE_8822C(x) \
  13320. (((x) & BIT_MASK_SCH_DBG_VALUE_8822C) << BIT_SHIFT_SCH_DBG_VALUE_8822C)
  13321. #define BITS_SCH_DBG_VALUE_8822C \
  13322. (BIT_MASK_SCH_DBG_VALUE_8822C << BIT_SHIFT_SCH_DBG_VALUE_8822C)
  13323. #define BIT_CLEAR_SCH_DBG_VALUE_8822C(x) ((x) & (~BITS_SCH_DBG_VALUE_8822C))
  13324. #define BIT_GET_SCH_DBG_VALUE_8822C(x) \
  13325. (((x) >> BIT_SHIFT_SCH_DBG_VALUE_8822C) & BIT_MASK_SCH_DBG_VALUE_8822C)
  13326. #define BIT_SET_SCH_DBG_VALUE_8822C(x, v) \
  13327. (BIT_CLEAR_SCH_DBG_VALUE_8822C(x) | BIT_SCH_DBG_VALUE_8822C(v))
  13328. /* 2 REG_SCH_TXCMD_8822C */
  13329. #define BIT_SHIFT_SCH_TXCMD_8822C 0
  13330. #define BIT_MASK_SCH_TXCMD_8822C 0xffffffffL
  13331. #define BIT_SCH_TXCMD_8822C(x) \
  13332. (((x) & BIT_MASK_SCH_TXCMD_8822C) << BIT_SHIFT_SCH_TXCMD_8822C)
  13333. #define BITS_SCH_TXCMD_8822C \
  13334. (BIT_MASK_SCH_TXCMD_8822C << BIT_SHIFT_SCH_TXCMD_8822C)
  13335. #define BIT_CLEAR_SCH_TXCMD_8822C(x) ((x) & (~BITS_SCH_TXCMD_8822C))
  13336. #define BIT_GET_SCH_TXCMD_8822C(x) \
  13337. (((x) >> BIT_SHIFT_SCH_TXCMD_8822C) & BIT_MASK_SCH_TXCMD_8822C)
  13338. #define BIT_SET_SCH_TXCMD_8822C(x, v) \
  13339. (BIT_CLEAR_SCH_TXCMD_8822C(x) | BIT_SCH_TXCMD_8822C(v))
  13340. /* 2 REG_PAGE5_DUMMY_8822C */
  13341. /* 2 REG_CPUMGQ_TX_TIMER_8822C */
  13342. #define BIT_SHIFT_CPUMGQ_TX_TIMER_V1_8822C 0
  13343. #define BIT_MASK_CPUMGQ_TX_TIMER_V1_8822C 0xffffffffL
  13344. #define BIT_CPUMGQ_TX_TIMER_V1_8822C(x) \
  13345. (((x) & BIT_MASK_CPUMGQ_TX_TIMER_V1_8822C) \
  13346. << BIT_SHIFT_CPUMGQ_TX_TIMER_V1_8822C)
  13347. #define BITS_CPUMGQ_TX_TIMER_V1_8822C \
  13348. (BIT_MASK_CPUMGQ_TX_TIMER_V1_8822C \
  13349. << BIT_SHIFT_CPUMGQ_TX_TIMER_V1_8822C)
  13350. #define BIT_CLEAR_CPUMGQ_TX_TIMER_V1_8822C(x) \
  13351. ((x) & (~BITS_CPUMGQ_TX_TIMER_V1_8822C))
  13352. #define BIT_GET_CPUMGQ_TX_TIMER_V1_8822C(x) \
  13353. (((x) >> BIT_SHIFT_CPUMGQ_TX_TIMER_V1_8822C) & \
  13354. BIT_MASK_CPUMGQ_TX_TIMER_V1_8822C)
  13355. #define BIT_SET_CPUMGQ_TX_TIMER_V1_8822C(x, v) \
  13356. (BIT_CLEAR_CPUMGQ_TX_TIMER_V1_8822C(x) | \
  13357. BIT_CPUMGQ_TX_TIMER_V1_8822C(v))
  13358. /* 2 REG_PS_TIMER_A_8822C */
  13359. #define BIT_SHIFT_PS_TIMER_A_V1_8822C 0
  13360. #define BIT_MASK_PS_TIMER_A_V1_8822C 0xffffffffL
  13361. #define BIT_PS_TIMER_A_V1_8822C(x) \
  13362. (((x) & BIT_MASK_PS_TIMER_A_V1_8822C) << BIT_SHIFT_PS_TIMER_A_V1_8822C)
  13363. #define BITS_PS_TIMER_A_V1_8822C \
  13364. (BIT_MASK_PS_TIMER_A_V1_8822C << BIT_SHIFT_PS_TIMER_A_V1_8822C)
  13365. #define BIT_CLEAR_PS_TIMER_A_V1_8822C(x) ((x) & (~BITS_PS_TIMER_A_V1_8822C))
  13366. #define BIT_GET_PS_TIMER_A_V1_8822C(x) \
  13367. (((x) >> BIT_SHIFT_PS_TIMER_A_V1_8822C) & BIT_MASK_PS_TIMER_A_V1_8822C)
  13368. #define BIT_SET_PS_TIMER_A_V1_8822C(x, v) \
  13369. (BIT_CLEAR_PS_TIMER_A_V1_8822C(x) | BIT_PS_TIMER_A_V1_8822C(v))
  13370. /* 2 REG_PS_TIMER_B_8822C */
  13371. #define BIT_SHIFT_PS_TIMER_B_V1_8822C 0
  13372. #define BIT_MASK_PS_TIMER_B_V1_8822C 0xffffffffL
  13373. #define BIT_PS_TIMER_B_V1_8822C(x) \
  13374. (((x) & BIT_MASK_PS_TIMER_B_V1_8822C) << BIT_SHIFT_PS_TIMER_B_V1_8822C)
  13375. #define BITS_PS_TIMER_B_V1_8822C \
  13376. (BIT_MASK_PS_TIMER_B_V1_8822C << BIT_SHIFT_PS_TIMER_B_V1_8822C)
  13377. #define BIT_CLEAR_PS_TIMER_B_V1_8822C(x) ((x) & (~BITS_PS_TIMER_B_V1_8822C))
  13378. #define BIT_GET_PS_TIMER_B_V1_8822C(x) \
  13379. (((x) >> BIT_SHIFT_PS_TIMER_B_V1_8822C) & BIT_MASK_PS_TIMER_B_V1_8822C)
  13380. #define BIT_SET_PS_TIMER_B_V1_8822C(x, v) \
  13381. (BIT_CLEAR_PS_TIMER_B_V1_8822C(x) | BIT_PS_TIMER_B_V1_8822C(v))
  13382. /* 2 REG_PS_TIMER_C_8822C */
  13383. #define BIT_SHIFT_PS_TIMER_C_V1_8822C 0
  13384. #define BIT_MASK_PS_TIMER_C_V1_8822C 0xffffffffL
  13385. #define BIT_PS_TIMER_C_V1_8822C(x) \
  13386. (((x) & BIT_MASK_PS_TIMER_C_V1_8822C) << BIT_SHIFT_PS_TIMER_C_V1_8822C)
  13387. #define BITS_PS_TIMER_C_V1_8822C \
  13388. (BIT_MASK_PS_TIMER_C_V1_8822C << BIT_SHIFT_PS_TIMER_C_V1_8822C)
  13389. #define BIT_CLEAR_PS_TIMER_C_V1_8822C(x) ((x) & (~BITS_PS_TIMER_C_V1_8822C))
  13390. #define BIT_GET_PS_TIMER_C_V1_8822C(x) \
  13391. (((x) >> BIT_SHIFT_PS_TIMER_C_V1_8822C) & BIT_MASK_PS_TIMER_C_V1_8822C)
  13392. #define BIT_SET_PS_TIMER_C_V1_8822C(x, v) \
  13393. (BIT_CLEAR_PS_TIMER_C_V1_8822C(x) | BIT_PS_TIMER_C_V1_8822C(v))
  13394. /* 2 REG_PS_TIMER_ABC_CPUMGQ_TIMER_CRTL_8822C */
  13395. #define BIT_CPUMGQ_TIMER_EN_8822C BIT(31)
  13396. #define BIT_CPUMGQ_TX_EN_8822C BIT(28)
  13397. #define BIT_SHIFT_CPUMGQ_TIMER_TSF_SEL_8822C 24
  13398. #define BIT_MASK_CPUMGQ_TIMER_TSF_SEL_8822C 0x7
  13399. #define BIT_CPUMGQ_TIMER_TSF_SEL_8822C(x) \
  13400. (((x) & BIT_MASK_CPUMGQ_TIMER_TSF_SEL_8822C) \
  13401. << BIT_SHIFT_CPUMGQ_TIMER_TSF_SEL_8822C)
  13402. #define BITS_CPUMGQ_TIMER_TSF_SEL_8822C \
  13403. (BIT_MASK_CPUMGQ_TIMER_TSF_SEL_8822C \
  13404. << BIT_SHIFT_CPUMGQ_TIMER_TSF_SEL_8822C)
  13405. #define BIT_CLEAR_CPUMGQ_TIMER_TSF_SEL_8822C(x) \
  13406. ((x) & (~BITS_CPUMGQ_TIMER_TSF_SEL_8822C))
  13407. #define BIT_GET_CPUMGQ_TIMER_TSF_SEL_8822C(x) \
  13408. (((x) >> BIT_SHIFT_CPUMGQ_TIMER_TSF_SEL_8822C) & \
  13409. BIT_MASK_CPUMGQ_TIMER_TSF_SEL_8822C)
  13410. #define BIT_SET_CPUMGQ_TIMER_TSF_SEL_8822C(x, v) \
  13411. (BIT_CLEAR_CPUMGQ_TIMER_TSF_SEL_8822C(x) | \
  13412. BIT_CPUMGQ_TIMER_TSF_SEL_8822C(v))
  13413. #define BIT_PS_TIMER_C_EN_8822C BIT(23)
  13414. #define BIT_SHIFT_PS_TIMER_C_TSF_SEL_8822C 16
  13415. #define BIT_MASK_PS_TIMER_C_TSF_SEL_8822C 0x7
  13416. #define BIT_PS_TIMER_C_TSF_SEL_8822C(x) \
  13417. (((x) & BIT_MASK_PS_TIMER_C_TSF_SEL_8822C) \
  13418. << BIT_SHIFT_PS_TIMER_C_TSF_SEL_8822C)
  13419. #define BITS_PS_TIMER_C_TSF_SEL_8822C \
  13420. (BIT_MASK_PS_TIMER_C_TSF_SEL_8822C \
  13421. << BIT_SHIFT_PS_TIMER_C_TSF_SEL_8822C)
  13422. #define BIT_CLEAR_PS_TIMER_C_TSF_SEL_8822C(x) \
  13423. ((x) & (~BITS_PS_TIMER_C_TSF_SEL_8822C))
  13424. #define BIT_GET_PS_TIMER_C_TSF_SEL_8822C(x) \
  13425. (((x) >> BIT_SHIFT_PS_TIMER_C_TSF_SEL_8822C) & \
  13426. BIT_MASK_PS_TIMER_C_TSF_SEL_8822C)
  13427. #define BIT_SET_PS_TIMER_C_TSF_SEL_8822C(x, v) \
  13428. (BIT_CLEAR_PS_TIMER_C_TSF_SEL_8822C(x) | \
  13429. BIT_PS_TIMER_C_TSF_SEL_8822C(v))
  13430. #define BIT_PS_TIMER_B_EN_8822C BIT(15)
  13431. #define BIT_SHIFT_PS_TIMER_B_TSF_SEL_8822C 8
  13432. #define BIT_MASK_PS_TIMER_B_TSF_SEL_8822C 0x7
  13433. #define BIT_PS_TIMER_B_TSF_SEL_8822C(x) \
  13434. (((x) & BIT_MASK_PS_TIMER_B_TSF_SEL_8822C) \
  13435. << BIT_SHIFT_PS_TIMER_B_TSF_SEL_8822C)
  13436. #define BITS_PS_TIMER_B_TSF_SEL_8822C \
  13437. (BIT_MASK_PS_TIMER_B_TSF_SEL_8822C \
  13438. << BIT_SHIFT_PS_TIMER_B_TSF_SEL_8822C)
  13439. #define BIT_CLEAR_PS_TIMER_B_TSF_SEL_8822C(x) \
  13440. ((x) & (~BITS_PS_TIMER_B_TSF_SEL_8822C))
  13441. #define BIT_GET_PS_TIMER_B_TSF_SEL_8822C(x) \
  13442. (((x) >> BIT_SHIFT_PS_TIMER_B_TSF_SEL_8822C) & \
  13443. BIT_MASK_PS_TIMER_B_TSF_SEL_8822C)
  13444. #define BIT_SET_PS_TIMER_B_TSF_SEL_8822C(x, v) \
  13445. (BIT_CLEAR_PS_TIMER_B_TSF_SEL_8822C(x) | \
  13446. BIT_PS_TIMER_B_TSF_SEL_8822C(v))
  13447. #define BIT_PS_TIMER_A_EN_8822C BIT(7)
  13448. #define BIT_SHIFT_PS_TIMER_A_TSF_SEL_8822C 0
  13449. #define BIT_MASK_PS_TIMER_A_TSF_SEL_8822C 0x7
  13450. #define BIT_PS_TIMER_A_TSF_SEL_8822C(x) \
  13451. (((x) & BIT_MASK_PS_TIMER_A_TSF_SEL_8822C) \
  13452. << BIT_SHIFT_PS_TIMER_A_TSF_SEL_8822C)
  13453. #define BITS_PS_TIMER_A_TSF_SEL_8822C \
  13454. (BIT_MASK_PS_TIMER_A_TSF_SEL_8822C \
  13455. << BIT_SHIFT_PS_TIMER_A_TSF_SEL_8822C)
  13456. #define BIT_CLEAR_PS_TIMER_A_TSF_SEL_8822C(x) \
  13457. ((x) & (~BITS_PS_TIMER_A_TSF_SEL_8822C))
  13458. #define BIT_GET_PS_TIMER_A_TSF_SEL_8822C(x) \
  13459. (((x) >> BIT_SHIFT_PS_TIMER_A_TSF_SEL_8822C) & \
  13460. BIT_MASK_PS_TIMER_A_TSF_SEL_8822C)
  13461. #define BIT_SET_PS_TIMER_A_TSF_SEL_8822C(x, v) \
  13462. (BIT_CLEAR_PS_TIMER_A_TSF_SEL_8822C(x) | \
  13463. BIT_PS_TIMER_A_TSF_SEL_8822C(v))
  13464. /* 2 REG_CPUMGQ_TX_TIMER_EARLY_8822C */
  13465. #define BIT_SHIFT_CPUMGQ_TX_TIMER_EARLY_8822C 0
  13466. #define BIT_MASK_CPUMGQ_TX_TIMER_EARLY_8822C 0xff
  13467. #define BIT_CPUMGQ_TX_TIMER_EARLY_8822C(x) \
  13468. (((x) & BIT_MASK_CPUMGQ_TX_TIMER_EARLY_8822C) \
  13469. << BIT_SHIFT_CPUMGQ_TX_TIMER_EARLY_8822C)
  13470. #define BITS_CPUMGQ_TX_TIMER_EARLY_8822C \
  13471. (BIT_MASK_CPUMGQ_TX_TIMER_EARLY_8822C \
  13472. << BIT_SHIFT_CPUMGQ_TX_TIMER_EARLY_8822C)
  13473. #define BIT_CLEAR_CPUMGQ_TX_TIMER_EARLY_8822C(x) \
  13474. ((x) & (~BITS_CPUMGQ_TX_TIMER_EARLY_8822C))
  13475. #define BIT_GET_CPUMGQ_TX_TIMER_EARLY_8822C(x) \
  13476. (((x) >> BIT_SHIFT_CPUMGQ_TX_TIMER_EARLY_8822C) & \
  13477. BIT_MASK_CPUMGQ_TX_TIMER_EARLY_8822C)
  13478. #define BIT_SET_CPUMGQ_TX_TIMER_EARLY_8822C(x, v) \
  13479. (BIT_CLEAR_CPUMGQ_TX_TIMER_EARLY_8822C(x) | \
  13480. BIT_CPUMGQ_TX_TIMER_EARLY_8822C(v))
  13481. /* 2 REG_PS_TIMER_A_EARLY_8822C */
  13482. #define BIT_SHIFT_PS_TIMER_A_EARLY_8822C 0
  13483. #define BIT_MASK_PS_TIMER_A_EARLY_8822C 0xff
  13484. #define BIT_PS_TIMER_A_EARLY_8822C(x) \
  13485. (((x) & BIT_MASK_PS_TIMER_A_EARLY_8822C) \
  13486. << BIT_SHIFT_PS_TIMER_A_EARLY_8822C)
  13487. #define BITS_PS_TIMER_A_EARLY_8822C \
  13488. (BIT_MASK_PS_TIMER_A_EARLY_8822C << BIT_SHIFT_PS_TIMER_A_EARLY_8822C)
  13489. #define BIT_CLEAR_PS_TIMER_A_EARLY_8822C(x) \
  13490. ((x) & (~BITS_PS_TIMER_A_EARLY_8822C))
  13491. #define BIT_GET_PS_TIMER_A_EARLY_8822C(x) \
  13492. (((x) >> BIT_SHIFT_PS_TIMER_A_EARLY_8822C) & \
  13493. BIT_MASK_PS_TIMER_A_EARLY_8822C)
  13494. #define BIT_SET_PS_TIMER_A_EARLY_8822C(x, v) \
  13495. (BIT_CLEAR_PS_TIMER_A_EARLY_8822C(x) | BIT_PS_TIMER_A_EARLY_8822C(v))
  13496. /* 2 REG_PS_TIMER_B_EARLY_8822C */
  13497. #define BIT_SHIFT_PS_TIMER_B_EARLY_8822C 0
  13498. #define BIT_MASK_PS_TIMER_B_EARLY_8822C 0xff
  13499. #define BIT_PS_TIMER_B_EARLY_8822C(x) \
  13500. (((x) & BIT_MASK_PS_TIMER_B_EARLY_8822C) \
  13501. << BIT_SHIFT_PS_TIMER_B_EARLY_8822C)
  13502. #define BITS_PS_TIMER_B_EARLY_8822C \
  13503. (BIT_MASK_PS_TIMER_B_EARLY_8822C << BIT_SHIFT_PS_TIMER_B_EARLY_8822C)
  13504. #define BIT_CLEAR_PS_TIMER_B_EARLY_8822C(x) \
  13505. ((x) & (~BITS_PS_TIMER_B_EARLY_8822C))
  13506. #define BIT_GET_PS_TIMER_B_EARLY_8822C(x) \
  13507. (((x) >> BIT_SHIFT_PS_TIMER_B_EARLY_8822C) & \
  13508. BIT_MASK_PS_TIMER_B_EARLY_8822C)
  13509. #define BIT_SET_PS_TIMER_B_EARLY_8822C(x, v) \
  13510. (BIT_CLEAR_PS_TIMER_B_EARLY_8822C(x) | BIT_PS_TIMER_B_EARLY_8822C(v))
  13511. /* 2 REG_PS_TIMER_C_EARLY_8822C */
  13512. #define BIT_SHIFT_PS_TIMER_C_EARLY_8822C 0
  13513. #define BIT_MASK_PS_TIMER_C_EARLY_8822C 0xff
  13514. #define BIT_PS_TIMER_C_EARLY_8822C(x) \
  13515. (((x) & BIT_MASK_PS_TIMER_C_EARLY_8822C) \
  13516. << BIT_SHIFT_PS_TIMER_C_EARLY_8822C)
  13517. #define BITS_PS_TIMER_C_EARLY_8822C \
  13518. (BIT_MASK_PS_TIMER_C_EARLY_8822C << BIT_SHIFT_PS_TIMER_C_EARLY_8822C)
  13519. #define BIT_CLEAR_PS_TIMER_C_EARLY_8822C(x) \
  13520. ((x) & (~BITS_PS_TIMER_C_EARLY_8822C))
  13521. #define BIT_GET_PS_TIMER_C_EARLY_8822C(x) \
  13522. (((x) >> BIT_SHIFT_PS_TIMER_C_EARLY_8822C) & \
  13523. BIT_MASK_PS_TIMER_C_EARLY_8822C)
  13524. #define BIT_SET_PS_TIMER_C_EARLY_8822C(x, v) \
  13525. (BIT_CLEAR_PS_TIMER_C_EARLY_8822C(x) | BIT_PS_TIMER_C_EARLY_8822C(v))
  13526. /* 2 REG_CPUMGQ_PARAMETER_8822C */
  13527. /* 2 REG_NOT_VALID_8822C */
  13528. #define BIT_MAC_STOP_CPUMGQ_8822C BIT(16)
  13529. #define BIT_SHIFT_CW_8822C 8
  13530. #define BIT_MASK_CW_8822C 0xff
  13531. #define BIT_CW_8822C(x) (((x) & BIT_MASK_CW_8822C) << BIT_SHIFT_CW_8822C)
  13532. #define BITS_CW_8822C (BIT_MASK_CW_8822C << BIT_SHIFT_CW_8822C)
  13533. #define BIT_CLEAR_CW_8822C(x) ((x) & (~BITS_CW_8822C))
  13534. #define BIT_GET_CW_8822C(x) (((x) >> BIT_SHIFT_CW_8822C) & BIT_MASK_CW_8822C)
  13535. #define BIT_SET_CW_8822C(x, v) (BIT_CLEAR_CW_8822C(x) | BIT_CW_8822C(v))
  13536. #define BIT_SHIFT_AIFS_8822C 0
  13537. #define BIT_MASK_AIFS_8822C 0xff
  13538. #define BIT_AIFS_8822C(x) (((x) & BIT_MASK_AIFS_8822C) << BIT_SHIFT_AIFS_8822C)
  13539. #define BITS_AIFS_8822C (BIT_MASK_AIFS_8822C << BIT_SHIFT_AIFS_8822C)
  13540. #define BIT_CLEAR_AIFS_8822C(x) ((x) & (~BITS_AIFS_8822C))
  13541. #define BIT_GET_AIFS_8822C(x) \
  13542. (((x) >> BIT_SHIFT_AIFS_8822C) & BIT_MASK_AIFS_8822C)
  13543. #define BIT_SET_AIFS_8822C(x, v) (BIT_CLEAR_AIFS_8822C(x) | BIT_AIFS_8822C(v))
  13544. /* 2 REG_NOT_VALID_8822C */
  13545. /* 2 REG_TSF_SYNC_ADJ_8822C */
  13546. #define BIT_SHIFT_R_P0_TSFT_ADJ_VAL_8822C 16
  13547. #define BIT_MASK_R_P0_TSFT_ADJ_VAL_8822C 0xffff
  13548. #define BIT_R_P0_TSFT_ADJ_VAL_8822C(x) \
  13549. (((x) & BIT_MASK_R_P0_TSFT_ADJ_VAL_8822C) \
  13550. << BIT_SHIFT_R_P0_TSFT_ADJ_VAL_8822C)
  13551. #define BITS_R_P0_TSFT_ADJ_VAL_8822C \
  13552. (BIT_MASK_R_P0_TSFT_ADJ_VAL_8822C << BIT_SHIFT_R_P0_TSFT_ADJ_VAL_8822C)
  13553. #define BIT_CLEAR_R_P0_TSFT_ADJ_VAL_8822C(x) \
  13554. ((x) & (~BITS_R_P0_TSFT_ADJ_VAL_8822C))
  13555. #define BIT_GET_R_P0_TSFT_ADJ_VAL_8822C(x) \
  13556. (((x) >> BIT_SHIFT_R_P0_TSFT_ADJ_VAL_8822C) & \
  13557. BIT_MASK_R_P0_TSFT_ADJ_VAL_8822C)
  13558. #define BIT_SET_R_P0_TSFT_ADJ_VAL_8822C(x, v) \
  13559. (BIT_CLEAR_R_P0_TSFT_ADJ_VAL_8822C(x) | BIT_R_P0_TSFT_ADJ_VAL_8822C(v))
  13560. #define BIT_R_X_COMP_Y_OVER_8822C BIT(8)
  13561. #define BIT_SHIFT_R_X_SYNC_SEL_8822C 3
  13562. #define BIT_MASK_R_X_SYNC_SEL_8822C 0x7
  13563. #define BIT_R_X_SYNC_SEL_8822C(x) \
  13564. (((x) & BIT_MASK_R_X_SYNC_SEL_8822C) << BIT_SHIFT_R_X_SYNC_SEL_8822C)
  13565. #define BITS_R_X_SYNC_SEL_8822C \
  13566. (BIT_MASK_R_X_SYNC_SEL_8822C << BIT_SHIFT_R_X_SYNC_SEL_8822C)
  13567. #define BIT_CLEAR_R_X_SYNC_SEL_8822C(x) ((x) & (~BITS_R_X_SYNC_SEL_8822C))
  13568. #define BIT_GET_R_X_SYNC_SEL_8822C(x) \
  13569. (((x) >> BIT_SHIFT_R_X_SYNC_SEL_8822C) & BIT_MASK_R_X_SYNC_SEL_8822C)
  13570. #define BIT_SET_R_X_SYNC_SEL_8822C(x, v) \
  13571. (BIT_CLEAR_R_X_SYNC_SEL_8822C(x) | BIT_R_X_SYNC_SEL_8822C(v))
  13572. #define BIT_SHIFT_R_SYNC_Y_SEL_8822C 0
  13573. #define BIT_MASK_R_SYNC_Y_SEL_8822C 0x7
  13574. #define BIT_R_SYNC_Y_SEL_8822C(x) \
  13575. (((x) & BIT_MASK_R_SYNC_Y_SEL_8822C) << BIT_SHIFT_R_SYNC_Y_SEL_8822C)
  13576. #define BITS_R_SYNC_Y_SEL_8822C \
  13577. (BIT_MASK_R_SYNC_Y_SEL_8822C << BIT_SHIFT_R_SYNC_Y_SEL_8822C)
  13578. #define BIT_CLEAR_R_SYNC_Y_SEL_8822C(x) ((x) & (~BITS_R_SYNC_Y_SEL_8822C))
  13579. #define BIT_GET_R_SYNC_Y_SEL_8822C(x) \
  13580. (((x) >> BIT_SHIFT_R_SYNC_Y_SEL_8822C) & BIT_MASK_R_SYNC_Y_SEL_8822C)
  13581. #define BIT_SET_R_SYNC_Y_SEL_8822C(x, v) \
  13582. (BIT_CLEAR_R_SYNC_Y_SEL_8822C(x) | BIT_R_SYNC_Y_SEL_8822C(v))
  13583. /* 2 REG_TSF_ADJ_VLAUE_8822C */
  13584. #define BIT_SHIFT_R_CLI1_TSFT_ADJ_VAL_8822C 16
  13585. #define BIT_MASK_R_CLI1_TSFT_ADJ_VAL_8822C 0xffff
  13586. #define BIT_R_CLI1_TSFT_ADJ_VAL_8822C(x) \
  13587. (((x) & BIT_MASK_R_CLI1_TSFT_ADJ_VAL_8822C) \
  13588. << BIT_SHIFT_R_CLI1_TSFT_ADJ_VAL_8822C)
  13589. #define BITS_R_CLI1_TSFT_ADJ_VAL_8822C \
  13590. (BIT_MASK_R_CLI1_TSFT_ADJ_VAL_8822C \
  13591. << BIT_SHIFT_R_CLI1_TSFT_ADJ_VAL_8822C)
  13592. #define BIT_CLEAR_R_CLI1_TSFT_ADJ_VAL_8822C(x) \
  13593. ((x) & (~BITS_R_CLI1_TSFT_ADJ_VAL_8822C))
  13594. #define BIT_GET_R_CLI1_TSFT_ADJ_VAL_8822C(x) \
  13595. (((x) >> BIT_SHIFT_R_CLI1_TSFT_ADJ_VAL_8822C) & \
  13596. BIT_MASK_R_CLI1_TSFT_ADJ_VAL_8822C)
  13597. #define BIT_SET_R_CLI1_TSFT_ADJ_VAL_8822C(x, v) \
  13598. (BIT_CLEAR_R_CLI1_TSFT_ADJ_VAL_8822C(x) | \
  13599. BIT_R_CLI1_TSFT_ADJ_VAL_8822C(v))
  13600. #define BIT_SHIFT_R_CLI0_TSFT_ADJ_VAL_8822C 0
  13601. #define BIT_MASK_R_CLI0_TSFT_ADJ_VAL_8822C 0xffff
  13602. #define BIT_R_CLI0_TSFT_ADJ_VAL_8822C(x) \
  13603. (((x) & BIT_MASK_R_CLI0_TSFT_ADJ_VAL_8822C) \
  13604. << BIT_SHIFT_R_CLI0_TSFT_ADJ_VAL_8822C)
  13605. #define BITS_R_CLI0_TSFT_ADJ_VAL_8822C \
  13606. (BIT_MASK_R_CLI0_TSFT_ADJ_VAL_8822C \
  13607. << BIT_SHIFT_R_CLI0_TSFT_ADJ_VAL_8822C)
  13608. #define BIT_CLEAR_R_CLI0_TSFT_ADJ_VAL_8822C(x) \
  13609. ((x) & (~BITS_R_CLI0_TSFT_ADJ_VAL_8822C))
  13610. #define BIT_GET_R_CLI0_TSFT_ADJ_VAL_8822C(x) \
  13611. (((x) >> BIT_SHIFT_R_CLI0_TSFT_ADJ_VAL_8822C) & \
  13612. BIT_MASK_R_CLI0_TSFT_ADJ_VAL_8822C)
  13613. #define BIT_SET_R_CLI0_TSFT_ADJ_VAL_8822C(x, v) \
  13614. (BIT_CLEAR_R_CLI0_TSFT_ADJ_VAL_8822C(x) | \
  13615. BIT_R_CLI0_TSFT_ADJ_VAL_8822C(v))
  13616. /* 2 REG_TSF_ADJ_VLAUE_2_8822C */
  13617. #define BIT_SHIFT_R_CLI3_TSFT_ADJ_VAL_8822C 16
  13618. #define BIT_MASK_R_CLI3_TSFT_ADJ_VAL_8822C 0xffff
  13619. #define BIT_R_CLI3_TSFT_ADJ_VAL_8822C(x) \
  13620. (((x) & BIT_MASK_R_CLI3_TSFT_ADJ_VAL_8822C) \
  13621. << BIT_SHIFT_R_CLI3_TSFT_ADJ_VAL_8822C)
  13622. #define BITS_R_CLI3_TSFT_ADJ_VAL_8822C \
  13623. (BIT_MASK_R_CLI3_TSFT_ADJ_VAL_8822C \
  13624. << BIT_SHIFT_R_CLI3_TSFT_ADJ_VAL_8822C)
  13625. #define BIT_CLEAR_R_CLI3_TSFT_ADJ_VAL_8822C(x) \
  13626. ((x) & (~BITS_R_CLI3_TSFT_ADJ_VAL_8822C))
  13627. #define BIT_GET_R_CLI3_TSFT_ADJ_VAL_8822C(x) \
  13628. (((x) >> BIT_SHIFT_R_CLI3_TSFT_ADJ_VAL_8822C) & \
  13629. BIT_MASK_R_CLI3_TSFT_ADJ_VAL_8822C)
  13630. #define BIT_SET_R_CLI3_TSFT_ADJ_VAL_8822C(x, v) \
  13631. (BIT_CLEAR_R_CLI3_TSFT_ADJ_VAL_8822C(x) | \
  13632. BIT_R_CLI3_TSFT_ADJ_VAL_8822C(v))
  13633. #define BIT_SHIFT_R_CLI2_TSFT_ADJ_VAL_8822C 0
  13634. #define BIT_MASK_R_CLI2_TSFT_ADJ_VAL_8822C 0xffff
  13635. #define BIT_R_CLI2_TSFT_ADJ_VAL_8822C(x) \
  13636. (((x) & BIT_MASK_R_CLI2_TSFT_ADJ_VAL_8822C) \
  13637. << BIT_SHIFT_R_CLI2_TSFT_ADJ_VAL_8822C)
  13638. #define BITS_R_CLI2_TSFT_ADJ_VAL_8822C \
  13639. (BIT_MASK_R_CLI2_TSFT_ADJ_VAL_8822C \
  13640. << BIT_SHIFT_R_CLI2_TSFT_ADJ_VAL_8822C)
  13641. #define BIT_CLEAR_R_CLI2_TSFT_ADJ_VAL_8822C(x) \
  13642. ((x) & (~BITS_R_CLI2_TSFT_ADJ_VAL_8822C))
  13643. #define BIT_GET_R_CLI2_TSFT_ADJ_VAL_8822C(x) \
  13644. (((x) >> BIT_SHIFT_R_CLI2_TSFT_ADJ_VAL_8822C) & \
  13645. BIT_MASK_R_CLI2_TSFT_ADJ_VAL_8822C)
  13646. #define BIT_SET_R_CLI2_TSFT_ADJ_VAL_8822C(x, v) \
  13647. (BIT_CLEAR_R_CLI2_TSFT_ADJ_VAL_8822C(x) | \
  13648. BIT_R_CLI2_TSFT_ADJ_VAL_8822C(v))
  13649. /* 2 REG_NOT_VALID_8822C */
  13650. /* 2 REG_NOT_VALID_8822C */
  13651. /* 2 REG_NOT_VALID_8822C */
  13652. /* 2 REG_NOT_VALID_8822C */
  13653. /* 2 REG_NOT_VALID_8822C */
  13654. /* 2 REG_NOT_VALID_8822C */
  13655. /* 2 REG_NOT_VALID_8822C */
  13656. /* 2 REG_NOT_VALID_8822C */
  13657. /* 2 REG_RSVD_8822C */
  13658. /* 2 REG_RSVD_8822C */
  13659. /* 2 REG_RSVD_8822C */
  13660. /* 2 REG_RSVD_8822C */
  13661. /* 2 REG_RSVD_8822C */
  13662. /* 2 REG_RSVD_8822C */
  13663. /* 2 REG_RSVD_8822C */
  13664. /* 2 REG_RSVD_8822C */
  13665. /* 2 REG_P2PPS_HW_AUTO_PAUSE_CTRL_8822C */
  13666. #define BIT_P2PPS_NOA_STOP_TX_HANG_8822C BIT(31)
  13667. #define BIT_P2PPS_MACID_PAUSE_EN_8822C BIT(11)
  13668. #define BIT_P2PPS__MGQ_PAUSE_8822C BIT(10)
  13669. #define BIT_P2PPS__HIQ_PAUSE_8822C BIT(9)
  13670. #define BIT_P2PPS__BCNQ_PAUSE_8822C BIT(8)
  13671. #define BIT_SHIFT_P2PPS_MACID_PAUSE_8822C 0
  13672. #define BIT_MASK_P2PPS_MACID_PAUSE_8822C 0xff
  13673. #define BIT_P2PPS_MACID_PAUSE_8822C(x) \
  13674. (((x) & BIT_MASK_P2PPS_MACID_PAUSE_8822C) \
  13675. << BIT_SHIFT_P2PPS_MACID_PAUSE_8822C)
  13676. #define BITS_P2PPS_MACID_PAUSE_8822C \
  13677. (BIT_MASK_P2PPS_MACID_PAUSE_8822C << BIT_SHIFT_P2PPS_MACID_PAUSE_8822C)
  13678. #define BIT_CLEAR_P2PPS_MACID_PAUSE_8822C(x) \
  13679. ((x) & (~BITS_P2PPS_MACID_PAUSE_8822C))
  13680. #define BIT_GET_P2PPS_MACID_PAUSE_8822C(x) \
  13681. (((x) >> BIT_SHIFT_P2PPS_MACID_PAUSE_8822C) & \
  13682. BIT_MASK_P2PPS_MACID_PAUSE_8822C)
  13683. #define BIT_SET_P2PPS_MACID_PAUSE_8822C(x, v) \
  13684. (BIT_CLEAR_P2PPS_MACID_PAUSE_8822C(x) | BIT_P2PPS_MACID_PAUSE_8822C(v))
  13685. /* 2 REG_P2PPS1_HW_AUTO_PAUSE_CTRL_8822C */
  13686. #define BIT_P2PPS1_NOA_STOP_TX_HANG_8822C BIT(31)
  13687. #define BIT_P2PPS1_MACID_PAUSE_EN_8822C BIT(11)
  13688. #define BIT_P2PPS1__MGQ_PAUSE_8822C BIT(10)
  13689. #define BIT_P2PPS1__HIQ_PAUSE_8822C BIT(9)
  13690. #define BIT_P2PPS1__BCNQ_PAUSE_8822C BIT(8)
  13691. #define BIT_SHIFT_P2PPS1_MACID_PAUSE_8822C 0
  13692. #define BIT_MASK_P2PPS1_MACID_PAUSE_8822C 0xff
  13693. #define BIT_P2PPS1_MACID_PAUSE_8822C(x) \
  13694. (((x) & BIT_MASK_P2PPS1_MACID_PAUSE_8822C) \
  13695. << BIT_SHIFT_P2PPS1_MACID_PAUSE_8822C)
  13696. #define BITS_P2PPS1_MACID_PAUSE_8822C \
  13697. (BIT_MASK_P2PPS1_MACID_PAUSE_8822C \
  13698. << BIT_SHIFT_P2PPS1_MACID_PAUSE_8822C)
  13699. #define BIT_CLEAR_P2PPS1_MACID_PAUSE_8822C(x) \
  13700. ((x) & (~BITS_P2PPS1_MACID_PAUSE_8822C))
  13701. #define BIT_GET_P2PPS1_MACID_PAUSE_8822C(x) \
  13702. (((x) >> BIT_SHIFT_P2PPS1_MACID_PAUSE_8822C) & \
  13703. BIT_MASK_P2PPS1_MACID_PAUSE_8822C)
  13704. #define BIT_SET_P2PPS1_MACID_PAUSE_8822C(x, v) \
  13705. (BIT_CLEAR_P2PPS1_MACID_PAUSE_8822C(x) | \
  13706. BIT_P2PPS1_MACID_PAUSE_8822C(v))
  13707. /* 2 REG_P2PPS2_HW_AUTO_PAUSE_CTRL_8822C */
  13708. #define BIT_P2PPS2_NOA_STOP_TX_HANG_8822C BIT(31)
  13709. #define BIT_P2PPS2_MACID_PAUSE_EN_8822C BIT(11)
  13710. #define BIT_P2PPS2__MGQ_PAUSE_8822C BIT(10)
  13711. #define BIT_P2PPS2__HIQ_PAUSE_8822C BIT(9)
  13712. #define BIT_P2PPS2__BCNQ_PAUSE_8822C BIT(8)
  13713. #define BIT_SHIFT_P2PPS2_MACID_PAUSE_8822C 0
  13714. #define BIT_MASK_P2PPS2_MACID_PAUSE_8822C 0xff
  13715. #define BIT_P2PPS2_MACID_PAUSE_8822C(x) \
  13716. (((x) & BIT_MASK_P2PPS2_MACID_PAUSE_8822C) \
  13717. << BIT_SHIFT_P2PPS2_MACID_PAUSE_8822C)
  13718. #define BITS_P2PPS2_MACID_PAUSE_8822C \
  13719. (BIT_MASK_P2PPS2_MACID_PAUSE_8822C \
  13720. << BIT_SHIFT_P2PPS2_MACID_PAUSE_8822C)
  13721. #define BIT_CLEAR_P2PPS2_MACID_PAUSE_8822C(x) \
  13722. ((x) & (~BITS_P2PPS2_MACID_PAUSE_8822C))
  13723. #define BIT_GET_P2PPS2_MACID_PAUSE_8822C(x) \
  13724. (((x) >> BIT_SHIFT_P2PPS2_MACID_PAUSE_8822C) & \
  13725. BIT_MASK_P2PPS2_MACID_PAUSE_8822C)
  13726. #define BIT_SET_P2PPS2_MACID_PAUSE_8822C(x, v) \
  13727. (BIT_CLEAR_P2PPS2_MACID_PAUSE_8822C(x) | \
  13728. BIT_P2PPS2_MACID_PAUSE_8822C(v))
  13729. /* 2 REG_RSVD_8822C */
  13730. /* 2 REG_RSVD_8822C */
  13731. /* 2 REG_RSVD_8822C */
  13732. /* 2 REG_RSVD_8822C */
  13733. /* 2 REG_RSVD_8822C */
  13734. /* 2 REG_RSVD_8822C */
  13735. /* 2 REG_RSVD_8822C */
  13736. /* 2 REG_RSVD_8822C */
  13737. /* 2 REG_RSVD_8822C */
  13738. /* 2 REG_RSVD_8822C */
  13739. /* 2 REG_RSVD_8822C */
  13740. /* 2 REG_RSVD_8822C */
  13741. /* 2 REG_RSVD_8822C */
  13742. /* 2 REG_RSVD_8822C */
  13743. /* 2 REG_RSVD_8822C */
  13744. /* 2 REG_RSVD_8822C */
  13745. /* 2 REG_RSVD_8822C */
  13746. /* 2 REG_RSVD_8822C */
  13747. /* 2 REG_RSVD_8822C */
  13748. /* 2 REG_RSVD_8822C */
  13749. /* 2 REG_RSVD_8822C */
  13750. /* 2 REG_RSVD_8822C */
  13751. /* 2 REG_SCHEDULER_COUNTER_8822C */
  13752. #define BIT_SHIFT__SCHEDULER_COUNTER_8822C 16
  13753. #define BIT_MASK__SCHEDULER_COUNTER_8822C 0xffff
  13754. #define BIT__SCHEDULER_COUNTER_8822C(x) \
  13755. (((x) & BIT_MASK__SCHEDULER_COUNTER_8822C) \
  13756. << BIT_SHIFT__SCHEDULER_COUNTER_8822C)
  13757. #define BITS__SCHEDULER_COUNTER_8822C \
  13758. (BIT_MASK__SCHEDULER_COUNTER_8822C \
  13759. << BIT_SHIFT__SCHEDULER_COUNTER_8822C)
  13760. #define BIT_CLEAR__SCHEDULER_COUNTER_8822C(x) \
  13761. ((x) & (~BITS__SCHEDULER_COUNTER_8822C))
  13762. #define BIT_GET__SCHEDULER_COUNTER_8822C(x) \
  13763. (((x) >> BIT_SHIFT__SCHEDULER_COUNTER_8822C) & \
  13764. BIT_MASK__SCHEDULER_COUNTER_8822C)
  13765. #define BIT_SET__SCHEDULER_COUNTER_8822C(x, v) \
  13766. (BIT_CLEAR__SCHEDULER_COUNTER_8822C(x) | \
  13767. BIT__SCHEDULER_COUNTER_8822C(v))
  13768. #define BIT__SCHEDULER_COUNTER_RST_8822C BIT(8)
  13769. #define BIT_SHIFT_SCHEDULER_COUNTER_SEL_8822C 0
  13770. #define BIT_MASK_SCHEDULER_COUNTER_SEL_8822C 0xff
  13771. #define BIT_SCHEDULER_COUNTER_SEL_8822C(x) \
  13772. (((x) & BIT_MASK_SCHEDULER_COUNTER_SEL_8822C) \
  13773. << BIT_SHIFT_SCHEDULER_COUNTER_SEL_8822C)
  13774. #define BITS_SCHEDULER_COUNTER_SEL_8822C \
  13775. (BIT_MASK_SCHEDULER_COUNTER_SEL_8822C \
  13776. << BIT_SHIFT_SCHEDULER_COUNTER_SEL_8822C)
  13777. #define BIT_CLEAR_SCHEDULER_COUNTER_SEL_8822C(x) \
  13778. ((x) & (~BITS_SCHEDULER_COUNTER_SEL_8822C))
  13779. #define BIT_GET_SCHEDULER_COUNTER_SEL_8822C(x) \
  13780. (((x) >> BIT_SHIFT_SCHEDULER_COUNTER_SEL_8822C) & \
  13781. BIT_MASK_SCHEDULER_COUNTER_SEL_8822C)
  13782. #define BIT_SET_SCHEDULER_COUNTER_SEL_8822C(x, v) \
  13783. (BIT_CLEAR_SCHEDULER_COUNTER_SEL_8822C(x) | \
  13784. BIT_SCHEDULER_COUNTER_SEL_8822C(v))
  13785. /* 2 REG_RSVD_8822C */
  13786. /* 2 REG_RSVD_8822C */
  13787. /* 2 REG_RSVD_8822C */
  13788. /* 2 REG_RSVD_8822C */
  13789. /* 2 REG_RSVD_8822C */
  13790. /* 2 REG_RSVD_8822C */
  13791. /* 2 REG_RSVD_8822C */
  13792. /* 2 REG_RSVD_8822C */
  13793. /* 2 REG_RSVD_8822C */
  13794. /* 2 REG_RSVD_8822C */
  13795. /* 2 REG_RSVD_8822C */
  13796. /* 2 REG_NOT_VALID_8822C */
  13797. /* 2 REG_WMAC_CR_8822C (WMAC CR AND APSD CONTROL REGISTER) */
  13798. #define BIT_IC_MACPHY_M_8822C BIT(0)
  13799. /* 2 REG_WMAC_FWPKT_CR_8822C */
  13800. #define BIT_FWEN_8822C BIT(7)
  13801. #define BIT_PHYSTS_PKT_CTRL_8822C BIT(6)
  13802. #define BIT_APPHDR_MIDSRCH_FAIL_8822C BIT(4)
  13803. #define BIT_FWPARSING_EN_8822C BIT(3)
  13804. #define BIT_SHIFT_APPEND_MHDR_LEN_8822C 0
  13805. #define BIT_MASK_APPEND_MHDR_LEN_8822C 0x7
  13806. #define BIT_APPEND_MHDR_LEN_8822C(x) \
  13807. (((x) & BIT_MASK_APPEND_MHDR_LEN_8822C) \
  13808. << BIT_SHIFT_APPEND_MHDR_LEN_8822C)
  13809. #define BITS_APPEND_MHDR_LEN_8822C \
  13810. (BIT_MASK_APPEND_MHDR_LEN_8822C << BIT_SHIFT_APPEND_MHDR_LEN_8822C)
  13811. #define BIT_CLEAR_APPEND_MHDR_LEN_8822C(x) ((x) & (~BITS_APPEND_MHDR_LEN_8822C))
  13812. #define BIT_GET_APPEND_MHDR_LEN_8822C(x) \
  13813. (((x) >> BIT_SHIFT_APPEND_MHDR_LEN_8822C) & \
  13814. BIT_MASK_APPEND_MHDR_LEN_8822C)
  13815. #define BIT_SET_APPEND_MHDR_LEN_8822C(x, v) \
  13816. (BIT_CLEAR_APPEND_MHDR_LEN_8822C(x) | BIT_APPEND_MHDR_LEN_8822C(v))
  13817. /* 2 REG_FW_STS_FILTER_8822C */
  13818. #define BIT_DATA_FW_STS_FILTER_8822C BIT(2)
  13819. #define BIT_CTRL_FW_STS_FILTER_8822C BIT(1)
  13820. #define BIT_MGNT_FW_STS_FILTER_8822C BIT(0)
  13821. /* 2 REG_RSVD_8822C */
  13822. /* 2 REG_TCR_8822C (TRANSMISSION CONFIGURATION REGISTER) */
  13823. #define BIT_WMAC_EN_RTS_ADDR_8822C BIT(31)
  13824. #define BIT_WMAC_DISABLE_CCK_8822C BIT(30)
  13825. #define BIT_WMAC_RAW_LEN_8822C BIT(29)
  13826. #define BIT_WMAC_NOTX_IN_RXNDP_8822C BIT(28)
  13827. #define BIT_WMAC_EN_EOF_8822C BIT(27)
  13828. #define BIT_WMAC_BF_SEL_8822C BIT(26)
  13829. #define BIT_WMAC_ANTMODE_SEL_8822C BIT(25)
  13830. #define BIT_WMAC_TCRPWRMGT_HWCTL_8822C BIT(24)
  13831. #define BIT_WMAC_SMOOTH_VAL_8822C BIT(23)
  13832. #define BIT_WMAC_EN_SCRAM_INC_8822C BIT(22)
  13833. #define BIT_UNDERFLOWEN_CMPLEN_SEL_8822C BIT(21)
  13834. #define BIT_FETCH_MPDU_AFTER_WSEC_RDY_8822C BIT(20)
  13835. #define BIT_WMAC_TCR_EN_20MST_8822C BIT(19)
  13836. #define BIT_WMAC_DIS_SIGTA_8822C BIT(18)
  13837. #define BIT_WMAC_DIS_A2B0_8822C BIT(17)
  13838. #define BIT_WMAC_MSK_SIGBCRC_8822C BIT(16)
  13839. #define BIT_WMAC_TCR_ERRSTEN_3_8822C BIT(15)
  13840. #define BIT_WMAC_TCR_ERRSTEN_2_8822C BIT(14)
  13841. #define BIT_WMAC_TCR_ERRSTEN_1_8822C BIT(13)
  13842. #define BIT_WMAC_TCR_ERRSTEN_0_8822C BIT(12)
  13843. #define BIT_WMAC_TCR_TXSK_PERPKT_8822C BIT(11)
  13844. #define BIT_ICV_8822C BIT(10)
  13845. #define BIT_CFEND_FORMAT_8822C BIT(9)
  13846. #define BIT_CRC_8822C BIT(8)
  13847. #define BIT_WMAC_TCRPWRMGT_HWDATA_EN_8822C BIT(7)
  13848. #define BIT_PWR_ST_8822C BIT(6)
  13849. #define BIT_WMAC_TCR_UPD_TIMIE_8822C BIT(5)
  13850. #define BIT_WMAC_TCR_UPD_HGQMD_8822C BIT(4)
  13851. #define BIT_VHTSIGA1_TXPS_8822C BIT(3)
  13852. #define BIT_PAD_SEL_8822C BIT(2)
  13853. #define BIT_DIS_GCLK_8822C BIT(1)
  13854. #define BIT_WMAC_TCRPWRMGT_HWACT_EN_8822C BIT(0)
  13855. /* 2 REG_RCR_8822C (RECEIVE CONFIGURATION REGISTER) */
  13856. #define BIT_APP_FCS_8822C BIT(31)
  13857. #define BIT_APP_MIC_8822C BIT(30)
  13858. #define BIT_APP_ICV_8822C BIT(29)
  13859. #define BIT_APP_PHYSTS_8822C BIT(28)
  13860. #define BIT_APP_BASSN_8822C BIT(27)
  13861. #define BIT_VHT_DACK_8822C BIT(26)
  13862. #define BIT_TCPOFLD_EN_8822C BIT(25)
  13863. #define BIT_ENMBID_8822C BIT(24)
  13864. #define BIT_LSIGEN_8822C BIT(23)
  13865. #define BIT_MFBEN_8822C BIT(22)
  13866. #define BIT_DISCHKPPDLLEN_8822C BIT(21)
  13867. #define BIT_PKTCTL_DLEN_8822C BIT(20)
  13868. #define BIT_DISGCLK_8822C BIT(19)
  13869. #define BIT_TIM_PARSER_EN_8822C BIT(18)
  13870. #define BIT_BC_MD_EN_8822C BIT(17)
  13871. #define BIT_UC_MD_EN_8822C BIT(16)
  13872. #define BIT_RXSK_PERPKT_8822C BIT(15)
  13873. #define BIT_HTC_LOC_CTRL_8822C BIT(14)
  13874. #define BIT_ACK_WITH_CBSSID_DATA_OPTION_8822C BIT(13)
  13875. #define BIT_RPFM_CAM_ENABLE_8822C BIT(12)
  13876. #define BIT_TA_BCN_8822C BIT(11)
  13877. #define BIT_DISDECMYPKT_8822C BIT(10)
  13878. #define BIT_AICV_8822C BIT(9)
  13879. #define BIT_ACRC32_8822C BIT(8)
  13880. #define BIT_CBSSID_BCN_8822C BIT(7)
  13881. #define BIT_CBSSID_DATA_8822C BIT(6)
  13882. #define BIT_APWRMGT_8822C BIT(5)
  13883. #define BIT_ADD3_8822C BIT(4)
  13884. #define BIT_AB_8822C BIT(3)
  13885. #define BIT_AM_8822C BIT(2)
  13886. #define BIT_APM_8822C BIT(1)
  13887. #define BIT_AAP_8822C BIT(0)
  13888. /* 2 REG_RX_PKT_LIMIT_8822C (RX PACKET LENGTH LIMIT REGISTER) */
  13889. #define BIT_SHIFT_RXPKTLMT_8822C 0
  13890. #define BIT_MASK_RXPKTLMT_8822C 0x3f
  13891. #define BIT_RXPKTLMT_8822C(x) \
  13892. (((x) & BIT_MASK_RXPKTLMT_8822C) << BIT_SHIFT_RXPKTLMT_8822C)
  13893. #define BITS_RXPKTLMT_8822C \
  13894. (BIT_MASK_RXPKTLMT_8822C << BIT_SHIFT_RXPKTLMT_8822C)
  13895. #define BIT_CLEAR_RXPKTLMT_8822C(x) ((x) & (~BITS_RXPKTLMT_8822C))
  13896. #define BIT_GET_RXPKTLMT_8822C(x) \
  13897. (((x) >> BIT_SHIFT_RXPKTLMT_8822C) & BIT_MASK_RXPKTLMT_8822C)
  13898. #define BIT_SET_RXPKTLMT_8822C(x, v) \
  13899. (BIT_CLEAR_RXPKTLMT_8822C(x) | BIT_RXPKTLMT_8822C(v))
  13900. /* 2 REG_RX_DLK_TIME_8822C (RX DEADLOCK TIME REGISTER) */
  13901. #define BIT_SHIFT_RX_DLK_TIME_8822C 0
  13902. #define BIT_MASK_RX_DLK_TIME_8822C 0xff
  13903. #define BIT_RX_DLK_TIME_8822C(x) \
  13904. (((x) & BIT_MASK_RX_DLK_TIME_8822C) << BIT_SHIFT_RX_DLK_TIME_8822C)
  13905. #define BITS_RX_DLK_TIME_8822C \
  13906. (BIT_MASK_RX_DLK_TIME_8822C << BIT_SHIFT_RX_DLK_TIME_8822C)
  13907. #define BIT_CLEAR_RX_DLK_TIME_8822C(x) ((x) & (~BITS_RX_DLK_TIME_8822C))
  13908. #define BIT_GET_RX_DLK_TIME_8822C(x) \
  13909. (((x) >> BIT_SHIFT_RX_DLK_TIME_8822C) & BIT_MASK_RX_DLK_TIME_8822C)
  13910. #define BIT_SET_RX_DLK_TIME_8822C(x, v) \
  13911. (BIT_CLEAR_RX_DLK_TIME_8822C(x) | BIT_RX_DLK_TIME_8822C(v))
  13912. /* 2 REG_RSVD_8822C */
  13913. /* 2 REG_RX_DRVINFO_SZ_8822C (RX DRIVER INFO SIZE REGISTER) */
  13914. #define BIT_PHYSTS_PER_PKT_MODE_8822C BIT(7)
  13915. #define BIT_SHIFT_DRVINFO_SZ_V1_8822C 0
  13916. #define BIT_MASK_DRVINFO_SZ_V1_8822C 0xf
  13917. #define BIT_DRVINFO_SZ_V1_8822C(x) \
  13918. (((x) & BIT_MASK_DRVINFO_SZ_V1_8822C) << BIT_SHIFT_DRVINFO_SZ_V1_8822C)
  13919. #define BITS_DRVINFO_SZ_V1_8822C \
  13920. (BIT_MASK_DRVINFO_SZ_V1_8822C << BIT_SHIFT_DRVINFO_SZ_V1_8822C)
  13921. #define BIT_CLEAR_DRVINFO_SZ_V1_8822C(x) ((x) & (~BITS_DRVINFO_SZ_V1_8822C))
  13922. #define BIT_GET_DRVINFO_SZ_V1_8822C(x) \
  13923. (((x) >> BIT_SHIFT_DRVINFO_SZ_V1_8822C) & BIT_MASK_DRVINFO_SZ_V1_8822C)
  13924. #define BIT_SET_DRVINFO_SZ_V1_8822C(x, v) \
  13925. (BIT_CLEAR_DRVINFO_SZ_V1_8822C(x) | BIT_DRVINFO_SZ_V1_8822C(v))
  13926. /* 2 REG_MACID_8822C (MAC ID REGISTER) */
  13927. #define BIT_SHIFT_MACID_V1_8822C 0
  13928. #define BIT_MASK_MACID_V1_8822C 0xffffffffL
  13929. #define BIT_MACID_V1_8822C(x) \
  13930. (((x) & BIT_MASK_MACID_V1_8822C) << BIT_SHIFT_MACID_V1_8822C)
  13931. #define BITS_MACID_V1_8822C \
  13932. (BIT_MASK_MACID_V1_8822C << BIT_SHIFT_MACID_V1_8822C)
  13933. #define BIT_CLEAR_MACID_V1_8822C(x) ((x) & (~BITS_MACID_V1_8822C))
  13934. #define BIT_GET_MACID_V1_8822C(x) \
  13935. (((x) >> BIT_SHIFT_MACID_V1_8822C) & BIT_MASK_MACID_V1_8822C)
  13936. #define BIT_SET_MACID_V1_8822C(x, v) \
  13937. (BIT_CLEAR_MACID_V1_8822C(x) | BIT_MACID_V1_8822C(v))
  13938. /* 2 REG_MACID_H_8822C (MAC ID REGISTER) */
  13939. #define BIT_SHIFT_MACID_H_V1_8822C 0
  13940. #define BIT_MASK_MACID_H_V1_8822C 0xffff
  13941. #define BIT_MACID_H_V1_8822C(x) \
  13942. (((x) & BIT_MASK_MACID_H_V1_8822C) << BIT_SHIFT_MACID_H_V1_8822C)
  13943. #define BITS_MACID_H_V1_8822C \
  13944. (BIT_MASK_MACID_H_V1_8822C << BIT_SHIFT_MACID_H_V1_8822C)
  13945. #define BIT_CLEAR_MACID_H_V1_8822C(x) ((x) & (~BITS_MACID_H_V1_8822C))
  13946. #define BIT_GET_MACID_H_V1_8822C(x) \
  13947. (((x) >> BIT_SHIFT_MACID_H_V1_8822C) & BIT_MASK_MACID_H_V1_8822C)
  13948. #define BIT_SET_MACID_H_V1_8822C(x, v) \
  13949. (BIT_CLEAR_MACID_H_V1_8822C(x) | BIT_MACID_H_V1_8822C(v))
  13950. /* 2 REG_BSSID_8822C (BSSID REGISTER) */
  13951. #define BIT_SHIFT_BSSID_V1_8822C 0
  13952. #define BIT_MASK_BSSID_V1_8822C 0xffffffffL
  13953. #define BIT_BSSID_V1_8822C(x) \
  13954. (((x) & BIT_MASK_BSSID_V1_8822C) << BIT_SHIFT_BSSID_V1_8822C)
  13955. #define BITS_BSSID_V1_8822C \
  13956. (BIT_MASK_BSSID_V1_8822C << BIT_SHIFT_BSSID_V1_8822C)
  13957. #define BIT_CLEAR_BSSID_V1_8822C(x) ((x) & (~BITS_BSSID_V1_8822C))
  13958. #define BIT_GET_BSSID_V1_8822C(x) \
  13959. (((x) >> BIT_SHIFT_BSSID_V1_8822C) & BIT_MASK_BSSID_V1_8822C)
  13960. #define BIT_SET_BSSID_V1_8822C(x, v) \
  13961. (BIT_CLEAR_BSSID_V1_8822C(x) | BIT_BSSID_V1_8822C(v))
  13962. /* 2 REG_BSSID_H_8822C (BSSID REGISTER) */
  13963. /* 2 REG_NOT_VALID_8822C */
  13964. #define BIT_SHIFT_BSSID_H_V1_8822C 0
  13965. #define BIT_MASK_BSSID_H_V1_8822C 0xffff
  13966. #define BIT_BSSID_H_V1_8822C(x) \
  13967. (((x) & BIT_MASK_BSSID_H_V1_8822C) << BIT_SHIFT_BSSID_H_V1_8822C)
  13968. #define BITS_BSSID_H_V1_8822C \
  13969. (BIT_MASK_BSSID_H_V1_8822C << BIT_SHIFT_BSSID_H_V1_8822C)
  13970. #define BIT_CLEAR_BSSID_H_V1_8822C(x) ((x) & (~BITS_BSSID_H_V1_8822C))
  13971. #define BIT_GET_BSSID_H_V1_8822C(x) \
  13972. (((x) >> BIT_SHIFT_BSSID_H_V1_8822C) & BIT_MASK_BSSID_H_V1_8822C)
  13973. #define BIT_SET_BSSID_H_V1_8822C(x, v) \
  13974. (BIT_CLEAR_BSSID_H_V1_8822C(x) | BIT_BSSID_H_V1_8822C(v))
  13975. /* 2 REG_MAR_8822C (MULTICAST ADDRESS REGISTER) */
  13976. #define BIT_SHIFT_MAR_V1_8822C 0
  13977. #define BIT_MASK_MAR_V1_8822C 0xffffffffL
  13978. #define BIT_MAR_V1_8822C(x) \
  13979. (((x) & BIT_MASK_MAR_V1_8822C) << BIT_SHIFT_MAR_V1_8822C)
  13980. #define BITS_MAR_V1_8822C (BIT_MASK_MAR_V1_8822C << BIT_SHIFT_MAR_V1_8822C)
  13981. #define BIT_CLEAR_MAR_V1_8822C(x) ((x) & (~BITS_MAR_V1_8822C))
  13982. #define BIT_GET_MAR_V1_8822C(x) \
  13983. (((x) >> BIT_SHIFT_MAR_V1_8822C) & BIT_MASK_MAR_V1_8822C)
  13984. #define BIT_SET_MAR_V1_8822C(x, v) \
  13985. (BIT_CLEAR_MAR_V1_8822C(x) | BIT_MAR_V1_8822C(v))
  13986. /* 2 REG_MAR_H_8822C (MULTICAST ADDRESS REGISTER) */
  13987. #define BIT_SHIFT_MAR_H_V1_8822C 0
  13988. #define BIT_MASK_MAR_H_V1_8822C 0xffffffffL
  13989. #define BIT_MAR_H_V1_8822C(x) \
  13990. (((x) & BIT_MASK_MAR_H_V1_8822C) << BIT_SHIFT_MAR_H_V1_8822C)
  13991. #define BITS_MAR_H_V1_8822C \
  13992. (BIT_MASK_MAR_H_V1_8822C << BIT_SHIFT_MAR_H_V1_8822C)
  13993. #define BIT_CLEAR_MAR_H_V1_8822C(x) ((x) & (~BITS_MAR_H_V1_8822C))
  13994. #define BIT_GET_MAR_H_V1_8822C(x) \
  13995. (((x) >> BIT_SHIFT_MAR_H_V1_8822C) & BIT_MASK_MAR_H_V1_8822C)
  13996. #define BIT_SET_MAR_H_V1_8822C(x, v) \
  13997. (BIT_CLEAR_MAR_H_V1_8822C(x) | BIT_MAR_H_V1_8822C(v))
  13998. /* 2 REG_MBIDCAMCFG_1_8822C (MBSSID CAM CONFIGURATION REGISTER) */
  13999. #define BIT_SHIFT_MBIDCAM_RWDATA_L_8822C 0
  14000. #define BIT_MASK_MBIDCAM_RWDATA_L_8822C 0xffffffffL
  14001. #define BIT_MBIDCAM_RWDATA_L_8822C(x) \
  14002. (((x) & BIT_MASK_MBIDCAM_RWDATA_L_8822C) \
  14003. << BIT_SHIFT_MBIDCAM_RWDATA_L_8822C)
  14004. #define BITS_MBIDCAM_RWDATA_L_8822C \
  14005. (BIT_MASK_MBIDCAM_RWDATA_L_8822C << BIT_SHIFT_MBIDCAM_RWDATA_L_8822C)
  14006. #define BIT_CLEAR_MBIDCAM_RWDATA_L_8822C(x) \
  14007. ((x) & (~BITS_MBIDCAM_RWDATA_L_8822C))
  14008. #define BIT_GET_MBIDCAM_RWDATA_L_8822C(x) \
  14009. (((x) >> BIT_SHIFT_MBIDCAM_RWDATA_L_8822C) & \
  14010. BIT_MASK_MBIDCAM_RWDATA_L_8822C)
  14011. #define BIT_SET_MBIDCAM_RWDATA_L_8822C(x, v) \
  14012. (BIT_CLEAR_MBIDCAM_RWDATA_L_8822C(x) | BIT_MBIDCAM_RWDATA_L_8822C(v))
  14013. /* 2 REG_MBIDCAMCFG_2_8822C (MBSSID CAM CONFIGURATION REGISTER) */
  14014. #define BIT_MBIDCAM_POLL_8822C BIT(31)
  14015. #define BIT_MBIDCAM_WT_EN_8822C BIT(30)
  14016. #define BIT_SHIFT_MBIDCAM_ADDR_V1_8822C 24
  14017. #define BIT_MASK_MBIDCAM_ADDR_V1_8822C 0x3f
  14018. #define BIT_MBIDCAM_ADDR_V1_8822C(x) \
  14019. (((x) & BIT_MASK_MBIDCAM_ADDR_V1_8822C) \
  14020. << BIT_SHIFT_MBIDCAM_ADDR_V1_8822C)
  14021. #define BITS_MBIDCAM_ADDR_V1_8822C \
  14022. (BIT_MASK_MBIDCAM_ADDR_V1_8822C << BIT_SHIFT_MBIDCAM_ADDR_V1_8822C)
  14023. #define BIT_CLEAR_MBIDCAM_ADDR_V1_8822C(x) ((x) & (~BITS_MBIDCAM_ADDR_V1_8822C))
  14024. #define BIT_GET_MBIDCAM_ADDR_V1_8822C(x) \
  14025. (((x) >> BIT_SHIFT_MBIDCAM_ADDR_V1_8822C) & \
  14026. BIT_MASK_MBIDCAM_ADDR_V1_8822C)
  14027. #define BIT_SET_MBIDCAM_ADDR_V1_8822C(x, v) \
  14028. (BIT_CLEAR_MBIDCAM_ADDR_V1_8822C(x) | BIT_MBIDCAM_ADDR_V1_8822C(v))
  14029. #define BIT_MBIDCAM_VALID_8822C BIT(23)
  14030. #define BIT_LSIC_TXOP_EN_8822C BIT(17)
  14031. #define BIT_CTS_EN_8822C BIT(16)
  14032. #define BIT_SHIFT_MBIDCAM_RWDATA_H_8822C 0
  14033. #define BIT_MASK_MBIDCAM_RWDATA_H_8822C 0xffff
  14034. #define BIT_MBIDCAM_RWDATA_H_8822C(x) \
  14035. (((x) & BIT_MASK_MBIDCAM_RWDATA_H_8822C) \
  14036. << BIT_SHIFT_MBIDCAM_RWDATA_H_8822C)
  14037. #define BITS_MBIDCAM_RWDATA_H_8822C \
  14038. (BIT_MASK_MBIDCAM_RWDATA_H_8822C << BIT_SHIFT_MBIDCAM_RWDATA_H_8822C)
  14039. #define BIT_CLEAR_MBIDCAM_RWDATA_H_8822C(x) \
  14040. ((x) & (~BITS_MBIDCAM_RWDATA_H_8822C))
  14041. #define BIT_GET_MBIDCAM_RWDATA_H_8822C(x) \
  14042. (((x) >> BIT_SHIFT_MBIDCAM_RWDATA_H_8822C) & \
  14043. BIT_MASK_MBIDCAM_RWDATA_H_8822C)
  14044. #define BIT_SET_MBIDCAM_RWDATA_H_8822C(x, v) \
  14045. (BIT_CLEAR_MBIDCAM_RWDATA_H_8822C(x) | BIT_MBIDCAM_RWDATA_H_8822C(v))
  14046. /* 2 REG_WMAC_TCR_TSFT_OFS_8822C */
  14047. #define BIT_SHIFT_WMAC_TCR_TSFT_OFS_8822C 0
  14048. #define BIT_MASK_WMAC_TCR_TSFT_OFS_8822C 0xffff
  14049. #define BIT_WMAC_TCR_TSFT_OFS_8822C(x) \
  14050. (((x) & BIT_MASK_WMAC_TCR_TSFT_OFS_8822C) \
  14051. << BIT_SHIFT_WMAC_TCR_TSFT_OFS_8822C)
  14052. #define BITS_WMAC_TCR_TSFT_OFS_8822C \
  14053. (BIT_MASK_WMAC_TCR_TSFT_OFS_8822C << BIT_SHIFT_WMAC_TCR_TSFT_OFS_8822C)
  14054. #define BIT_CLEAR_WMAC_TCR_TSFT_OFS_8822C(x) \
  14055. ((x) & (~BITS_WMAC_TCR_TSFT_OFS_8822C))
  14056. #define BIT_GET_WMAC_TCR_TSFT_OFS_8822C(x) \
  14057. (((x) >> BIT_SHIFT_WMAC_TCR_TSFT_OFS_8822C) & \
  14058. BIT_MASK_WMAC_TCR_TSFT_OFS_8822C)
  14059. #define BIT_SET_WMAC_TCR_TSFT_OFS_8822C(x, v) \
  14060. (BIT_CLEAR_WMAC_TCR_TSFT_OFS_8822C(x) | BIT_WMAC_TCR_TSFT_OFS_8822C(v))
  14061. /* 2 REG_UDF_THSD_8822C */
  14062. #define BIT_UDF_THSD_V1_8822C BIT(7)
  14063. #define BIT_SHIFT_UDF_THSD_VALUE_8822C 0
  14064. #define BIT_MASK_UDF_THSD_VALUE_8822C 0x7f
  14065. #define BIT_UDF_THSD_VALUE_8822C(x) \
  14066. (((x) & BIT_MASK_UDF_THSD_VALUE_8822C) \
  14067. << BIT_SHIFT_UDF_THSD_VALUE_8822C)
  14068. #define BITS_UDF_THSD_VALUE_8822C \
  14069. (BIT_MASK_UDF_THSD_VALUE_8822C << BIT_SHIFT_UDF_THSD_VALUE_8822C)
  14070. #define BIT_CLEAR_UDF_THSD_VALUE_8822C(x) ((x) & (~BITS_UDF_THSD_VALUE_8822C))
  14071. #define BIT_GET_UDF_THSD_VALUE_8822C(x) \
  14072. (((x) >> BIT_SHIFT_UDF_THSD_VALUE_8822C) & \
  14073. BIT_MASK_UDF_THSD_VALUE_8822C)
  14074. #define BIT_SET_UDF_THSD_VALUE_8822C(x, v) \
  14075. (BIT_CLEAR_UDF_THSD_VALUE_8822C(x) | BIT_UDF_THSD_VALUE_8822C(v))
  14076. /* 2 REG_ZLD_NUM_8822C */
  14077. #define BIT_SHIFT_ZLD_NUM_8822C 0
  14078. #define BIT_MASK_ZLD_NUM_8822C 0xff
  14079. #define BIT_ZLD_NUM_8822C(x) \
  14080. (((x) & BIT_MASK_ZLD_NUM_8822C) << BIT_SHIFT_ZLD_NUM_8822C)
  14081. #define BITS_ZLD_NUM_8822C (BIT_MASK_ZLD_NUM_8822C << BIT_SHIFT_ZLD_NUM_8822C)
  14082. #define BIT_CLEAR_ZLD_NUM_8822C(x) ((x) & (~BITS_ZLD_NUM_8822C))
  14083. #define BIT_GET_ZLD_NUM_8822C(x) \
  14084. (((x) >> BIT_SHIFT_ZLD_NUM_8822C) & BIT_MASK_ZLD_NUM_8822C)
  14085. #define BIT_SET_ZLD_NUM_8822C(x, v) \
  14086. (BIT_CLEAR_ZLD_NUM_8822C(x) | BIT_ZLD_NUM_8822C(v))
  14087. /* 2 REG_STMP_THSD_8822C */
  14088. #define BIT_SHIFT_STMP_THSD_8822C 0
  14089. #define BIT_MASK_STMP_THSD_8822C 0xff
  14090. #define BIT_STMP_THSD_8822C(x) \
  14091. (((x) & BIT_MASK_STMP_THSD_8822C) << BIT_SHIFT_STMP_THSD_8822C)
  14092. #define BITS_STMP_THSD_8822C \
  14093. (BIT_MASK_STMP_THSD_8822C << BIT_SHIFT_STMP_THSD_8822C)
  14094. #define BIT_CLEAR_STMP_THSD_8822C(x) ((x) & (~BITS_STMP_THSD_8822C))
  14095. #define BIT_GET_STMP_THSD_8822C(x) \
  14096. (((x) >> BIT_SHIFT_STMP_THSD_8822C) & BIT_MASK_STMP_THSD_8822C)
  14097. #define BIT_SET_STMP_THSD_8822C(x, v) \
  14098. (BIT_CLEAR_STMP_THSD_8822C(x) | BIT_STMP_THSD_8822C(v))
  14099. /* 2 REG_WMAC_TXTIMEOUT_8822C */
  14100. #define BIT_SHIFT_WMAC_TXTIMEOUT_8822C 0
  14101. #define BIT_MASK_WMAC_TXTIMEOUT_8822C 0xff
  14102. #define BIT_WMAC_TXTIMEOUT_8822C(x) \
  14103. (((x) & BIT_MASK_WMAC_TXTIMEOUT_8822C) \
  14104. << BIT_SHIFT_WMAC_TXTIMEOUT_8822C)
  14105. #define BITS_WMAC_TXTIMEOUT_8822C \
  14106. (BIT_MASK_WMAC_TXTIMEOUT_8822C << BIT_SHIFT_WMAC_TXTIMEOUT_8822C)
  14107. #define BIT_CLEAR_WMAC_TXTIMEOUT_8822C(x) ((x) & (~BITS_WMAC_TXTIMEOUT_8822C))
  14108. #define BIT_GET_WMAC_TXTIMEOUT_8822C(x) \
  14109. (((x) >> BIT_SHIFT_WMAC_TXTIMEOUT_8822C) & \
  14110. BIT_MASK_WMAC_TXTIMEOUT_8822C)
  14111. #define BIT_SET_WMAC_TXTIMEOUT_8822C(x, v) \
  14112. (BIT_CLEAR_WMAC_TXTIMEOUT_8822C(x) | BIT_WMAC_TXTIMEOUT_8822C(v))
  14113. /* 2 REG_NOT_VALID_8822C */
  14114. /* 2 REG_USTIME_EDCA_8822C (US TIME TUNING FOR EDCA REGISTER) */
  14115. #define BIT_SHIFT_USTIME_EDCA_8822C 0
  14116. #define BIT_MASK_USTIME_EDCA_8822C 0xff
  14117. #define BIT_USTIME_EDCA_8822C(x) \
  14118. (((x) & BIT_MASK_USTIME_EDCA_8822C) << BIT_SHIFT_USTIME_EDCA_8822C)
  14119. #define BITS_USTIME_EDCA_8822C \
  14120. (BIT_MASK_USTIME_EDCA_8822C << BIT_SHIFT_USTIME_EDCA_8822C)
  14121. #define BIT_CLEAR_USTIME_EDCA_8822C(x) ((x) & (~BITS_USTIME_EDCA_8822C))
  14122. #define BIT_GET_USTIME_EDCA_8822C(x) \
  14123. (((x) >> BIT_SHIFT_USTIME_EDCA_8822C) & BIT_MASK_USTIME_EDCA_8822C)
  14124. #define BIT_SET_USTIME_EDCA_8822C(x, v) \
  14125. (BIT_CLEAR_USTIME_EDCA_8822C(x) | BIT_USTIME_EDCA_8822C(v))
  14126. /* 2 REG_ACKTO_CCK_8822C (ACK TIMEOUT REGISTER FOR CCK RATE) */
  14127. #define BIT_SHIFT_ACKTO_CCK_8822C 0
  14128. #define BIT_MASK_ACKTO_CCK_8822C 0xff
  14129. #define BIT_ACKTO_CCK_8822C(x) \
  14130. (((x) & BIT_MASK_ACKTO_CCK_8822C) << BIT_SHIFT_ACKTO_CCK_8822C)
  14131. #define BITS_ACKTO_CCK_8822C \
  14132. (BIT_MASK_ACKTO_CCK_8822C << BIT_SHIFT_ACKTO_CCK_8822C)
  14133. #define BIT_CLEAR_ACKTO_CCK_8822C(x) ((x) & (~BITS_ACKTO_CCK_8822C))
  14134. #define BIT_GET_ACKTO_CCK_8822C(x) \
  14135. (((x) >> BIT_SHIFT_ACKTO_CCK_8822C) & BIT_MASK_ACKTO_CCK_8822C)
  14136. #define BIT_SET_ACKTO_CCK_8822C(x, v) \
  14137. (BIT_CLEAR_ACKTO_CCK_8822C(x) | BIT_ACKTO_CCK_8822C(v))
  14138. /* 2 REG_MAC_SPEC_SIFS_8822C (SPECIFICATION SIFS REGISTER) */
  14139. #define BIT_SHIFT_SPEC_SIFS_OFDM_8822C 8
  14140. #define BIT_MASK_SPEC_SIFS_OFDM_8822C 0xff
  14141. #define BIT_SPEC_SIFS_OFDM_8822C(x) \
  14142. (((x) & BIT_MASK_SPEC_SIFS_OFDM_8822C) \
  14143. << BIT_SHIFT_SPEC_SIFS_OFDM_8822C)
  14144. #define BITS_SPEC_SIFS_OFDM_8822C \
  14145. (BIT_MASK_SPEC_SIFS_OFDM_8822C << BIT_SHIFT_SPEC_SIFS_OFDM_8822C)
  14146. #define BIT_CLEAR_SPEC_SIFS_OFDM_8822C(x) ((x) & (~BITS_SPEC_SIFS_OFDM_8822C))
  14147. #define BIT_GET_SPEC_SIFS_OFDM_8822C(x) \
  14148. (((x) >> BIT_SHIFT_SPEC_SIFS_OFDM_8822C) & \
  14149. BIT_MASK_SPEC_SIFS_OFDM_8822C)
  14150. #define BIT_SET_SPEC_SIFS_OFDM_8822C(x, v) \
  14151. (BIT_CLEAR_SPEC_SIFS_OFDM_8822C(x) | BIT_SPEC_SIFS_OFDM_8822C(v))
  14152. #define BIT_SHIFT_SPEC_SIFS_CCK_8822C 0
  14153. #define BIT_MASK_SPEC_SIFS_CCK_8822C 0xff
  14154. #define BIT_SPEC_SIFS_CCK_8822C(x) \
  14155. (((x) & BIT_MASK_SPEC_SIFS_CCK_8822C) << BIT_SHIFT_SPEC_SIFS_CCK_8822C)
  14156. #define BITS_SPEC_SIFS_CCK_8822C \
  14157. (BIT_MASK_SPEC_SIFS_CCK_8822C << BIT_SHIFT_SPEC_SIFS_CCK_8822C)
  14158. #define BIT_CLEAR_SPEC_SIFS_CCK_8822C(x) ((x) & (~BITS_SPEC_SIFS_CCK_8822C))
  14159. #define BIT_GET_SPEC_SIFS_CCK_8822C(x) \
  14160. (((x) >> BIT_SHIFT_SPEC_SIFS_CCK_8822C) & BIT_MASK_SPEC_SIFS_CCK_8822C)
  14161. #define BIT_SET_SPEC_SIFS_CCK_8822C(x, v) \
  14162. (BIT_CLEAR_SPEC_SIFS_CCK_8822C(x) | BIT_SPEC_SIFS_CCK_8822C(v))
  14163. /* 2 REG_RESP_SIFS_CCK_8822C (RESPONSE SIFS FOR CCK REGISTER) */
  14164. #define BIT_SHIFT_SIFS_R2T_CCK_8822C 8
  14165. #define BIT_MASK_SIFS_R2T_CCK_8822C 0xff
  14166. #define BIT_SIFS_R2T_CCK_8822C(x) \
  14167. (((x) & BIT_MASK_SIFS_R2T_CCK_8822C) << BIT_SHIFT_SIFS_R2T_CCK_8822C)
  14168. #define BITS_SIFS_R2T_CCK_8822C \
  14169. (BIT_MASK_SIFS_R2T_CCK_8822C << BIT_SHIFT_SIFS_R2T_CCK_8822C)
  14170. #define BIT_CLEAR_SIFS_R2T_CCK_8822C(x) ((x) & (~BITS_SIFS_R2T_CCK_8822C))
  14171. #define BIT_GET_SIFS_R2T_CCK_8822C(x) \
  14172. (((x) >> BIT_SHIFT_SIFS_R2T_CCK_8822C) & BIT_MASK_SIFS_R2T_CCK_8822C)
  14173. #define BIT_SET_SIFS_R2T_CCK_8822C(x, v) \
  14174. (BIT_CLEAR_SIFS_R2T_CCK_8822C(x) | BIT_SIFS_R2T_CCK_8822C(v))
  14175. #define BIT_SHIFT_SIFS_T2T_CCK_8822C 0
  14176. #define BIT_MASK_SIFS_T2T_CCK_8822C 0xff
  14177. #define BIT_SIFS_T2T_CCK_8822C(x) \
  14178. (((x) & BIT_MASK_SIFS_T2T_CCK_8822C) << BIT_SHIFT_SIFS_T2T_CCK_8822C)
  14179. #define BITS_SIFS_T2T_CCK_8822C \
  14180. (BIT_MASK_SIFS_T2T_CCK_8822C << BIT_SHIFT_SIFS_T2T_CCK_8822C)
  14181. #define BIT_CLEAR_SIFS_T2T_CCK_8822C(x) ((x) & (~BITS_SIFS_T2T_CCK_8822C))
  14182. #define BIT_GET_SIFS_T2T_CCK_8822C(x) \
  14183. (((x) >> BIT_SHIFT_SIFS_T2T_CCK_8822C) & BIT_MASK_SIFS_T2T_CCK_8822C)
  14184. #define BIT_SET_SIFS_T2T_CCK_8822C(x, v) \
  14185. (BIT_CLEAR_SIFS_T2T_CCK_8822C(x) | BIT_SIFS_T2T_CCK_8822C(v))
  14186. /* 2 REG_RESP_SIFS_OFDM_8822C (RESPONSE SIFS FOR OFDM REGISTER) */
  14187. #define BIT_SHIFT_SIFS_R2T_OFDM_8822C 8
  14188. #define BIT_MASK_SIFS_R2T_OFDM_8822C 0xff
  14189. #define BIT_SIFS_R2T_OFDM_8822C(x) \
  14190. (((x) & BIT_MASK_SIFS_R2T_OFDM_8822C) << BIT_SHIFT_SIFS_R2T_OFDM_8822C)
  14191. #define BITS_SIFS_R2T_OFDM_8822C \
  14192. (BIT_MASK_SIFS_R2T_OFDM_8822C << BIT_SHIFT_SIFS_R2T_OFDM_8822C)
  14193. #define BIT_CLEAR_SIFS_R2T_OFDM_8822C(x) ((x) & (~BITS_SIFS_R2T_OFDM_8822C))
  14194. #define BIT_GET_SIFS_R2T_OFDM_8822C(x) \
  14195. (((x) >> BIT_SHIFT_SIFS_R2T_OFDM_8822C) & BIT_MASK_SIFS_R2T_OFDM_8822C)
  14196. #define BIT_SET_SIFS_R2T_OFDM_8822C(x, v) \
  14197. (BIT_CLEAR_SIFS_R2T_OFDM_8822C(x) | BIT_SIFS_R2T_OFDM_8822C(v))
  14198. #define BIT_SHIFT_SIFS_T2T_OFDM_8822C 0
  14199. #define BIT_MASK_SIFS_T2T_OFDM_8822C 0xff
  14200. #define BIT_SIFS_T2T_OFDM_8822C(x) \
  14201. (((x) & BIT_MASK_SIFS_T2T_OFDM_8822C) << BIT_SHIFT_SIFS_T2T_OFDM_8822C)
  14202. #define BITS_SIFS_T2T_OFDM_8822C \
  14203. (BIT_MASK_SIFS_T2T_OFDM_8822C << BIT_SHIFT_SIFS_T2T_OFDM_8822C)
  14204. #define BIT_CLEAR_SIFS_T2T_OFDM_8822C(x) ((x) & (~BITS_SIFS_T2T_OFDM_8822C))
  14205. #define BIT_GET_SIFS_T2T_OFDM_8822C(x) \
  14206. (((x) >> BIT_SHIFT_SIFS_T2T_OFDM_8822C) & BIT_MASK_SIFS_T2T_OFDM_8822C)
  14207. #define BIT_SET_SIFS_T2T_OFDM_8822C(x, v) \
  14208. (BIT_CLEAR_SIFS_T2T_OFDM_8822C(x) | BIT_SIFS_T2T_OFDM_8822C(v))
  14209. /* 2 REG_ACKTO_8822C (ACK TIMEOUT REGISTER) */
  14210. #define BIT_SHIFT_ACKTO_8822C 0
  14211. #define BIT_MASK_ACKTO_8822C 0xff
  14212. #define BIT_ACKTO_8822C(x) \
  14213. (((x) & BIT_MASK_ACKTO_8822C) << BIT_SHIFT_ACKTO_8822C)
  14214. #define BITS_ACKTO_8822C (BIT_MASK_ACKTO_8822C << BIT_SHIFT_ACKTO_8822C)
  14215. #define BIT_CLEAR_ACKTO_8822C(x) ((x) & (~BITS_ACKTO_8822C))
  14216. #define BIT_GET_ACKTO_8822C(x) \
  14217. (((x) >> BIT_SHIFT_ACKTO_8822C) & BIT_MASK_ACKTO_8822C)
  14218. #define BIT_SET_ACKTO_8822C(x, v) \
  14219. (BIT_CLEAR_ACKTO_8822C(x) | BIT_ACKTO_8822C(v))
  14220. /* 2 REG_CTS2TO_8822C (CTS2 TIMEOUT REGISTER) */
  14221. #define BIT_SHIFT_CTS2TO_8822C 0
  14222. #define BIT_MASK_CTS2TO_8822C 0xff
  14223. #define BIT_CTS2TO_8822C(x) \
  14224. (((x) & BIT_MASK_CTS2TO_8822C) << BIT_SHIFT_CTS2TO_8822C)
  14225. #define BITS_CTS2TO_8822C (BIT_MASK_CTS2TO_8822C << BIT_SHIFT_CTS2TO_8822C)
  14226. #define BIT_CLEAR_CTS2TO_8822C(x) ((x) & (~BITS_CTS2TO_8822C))
  14227. #define BIT_GET_CTS2TO_8822C(x) \
  14228. (((x) >> BIT_SHIFT_CTS2TO_8822C) & BIT_MASK_CTS2TO_8822C)
  14229. #define BIT_SET_CTS2TO_8822C(x, v) \
  14230. (BIT_CLEAR_CTS2TO_8822C(x) | BIT_CTS2TO_8822C(v))
  14231. /* 2 REG_EIFS_8822C (EIFS REGISTER) */
  14232. #define BIT_SHIFT_EIFS_8822C 0
  14233. #define BIT_MASK_EIFS_8822C 0xffff
  14234. #define BIT_EIFS_8822C(x) (((x) & BIT_MASK_EIFS_8822C) << BIT_SHIFT_EIFS_8822C)
  14235. #define BITS_EIFS_8822C (BIT_MASK_EIFS_8822C << BIT_SHIFT_EIFS_8822C)
  14236. #define BIT_CLEAR_EIFS_8822C(x) ((x) & (~BITS_EIFS_8822C))
  14237. #define BIT_GET_EIFS_8822C(x) \
  14238. (((x) >> BIT_SHIFT_EIFS_8822C) & BIT_MASK_EIFS_8822C)
  14239. #define BIT_SET_EIFS_8822C(x, v) (BIT_CLEAR_EIFS_8822C(x) | BIT_EIFS_8822C(v))
  14240. /* 2 REG_RPFM_MAP0_8822C */
  14241. #define BIT_MGT_RPFM15EN_8822C BIT(15)
  14242. #define BIT_MGT_RPFM14EN_8822C BIT(14)
  14243. #define BIT_MGT_RPFM13EN_8822C BIT(13)
  14244. #define BIT_MGT_RPFM12EN_8822C BIT(12)
  14245. #define BIT_MGT_RPFM11EN_8822C BIT(11)
  14246. #define BIT_MGT_RPFM10EN_8822C BIT(10)
  14247. #define BIT_MGT_RPFM9EN_8822C BIT(9)
  14248. #define BIT_MGT_RPFM8EN_8822C BIT(8)
  14249. #define BIT_MGT_RPFM7EN_8822C BIT(7)
  14250. #define BIT_MGT_RPFM6EN_8822C BIT(6)
  14251. #define BIT_MGT_RPFM5EN_8822C BIT(5)
  14252. #define BIT_MGT_RPFM4EN_8822C BIT(4)
  14253. #define BIT_MGT_RPFM3EN_8822C BIT(3)
  14254. #define BIT_MGT_RPFM2EN_8822C BIT(2)
  14255. #define BIT_MGT_RPFM1EN_8822C BIT(1)
  14256. #define BIT_MGT_RPFM0EN_8822C BIT(0)
  14257. /* 2 REG_RPFM_MAP1_V1_8822C */
  14258. #define BIT_DATA_RPFM15EN_8822C BIT(15)
  14259. #define BIT_DATA_RPFM14EN_8822C BIT(14)
  14260. #define BIT_DATA_RPFM13EN_8822C BIT(13)
  14261. #define BIT_DATA_RPFM12EN_8822C BIT(12)
  14262. #define BIT_DATA_RPFM11EN_8822C BIT(11)
  14263. #define BIT_DATA_RPFM10EN_8822C BIT(10)
  14264. #define BIT_DATA_RPFM9EN_8822C BIT(9)
  14265. #define BIT_DATA_RPFM8EN_8822C BIT(8)
  14266. #define BIT_DATA_RPFM7EN_8822C BIT(7)
  14267. #define BIT_DATA_RPFM6EN_8822C BIT(6)
  14268. #define BIT_DATA_RPFM5EN_8822C BIT(5)
  14269. #define BIT_DATA_RPFM4EN_8822C BIT(4)
  14270. #define BIT_DATA_RPFM3EN_8822C BIT(3)
  14271. #define BIT_DATA_RPFM2EN_8822C BIT(2)
  14272. #define BIT_DATA_RPFM1EN_8822C BIT(1)
  14273. #define BIT_DATA_RPFM0EN_8822C BIT(0)
  14274. /* 2 REG_RPFM_CAM_CMD_8822C (RX PAYLOAD FRAME MASK CAM COMMAND REGISTER) */
  14275. #define BIT_RPFM_CAM_POLLING_8822C BIT(31)
  14276. #define BIT_RPFM_CAM_CLR_8822C BIT(30)
  14277. #define BIT_RPFM_CAM_WE_8822C BIT(16)
  14278. #define BIT_SHIFT_RPFM_CAM_ADDR_8822C 0
  14279. #define BIT_MASK_RPFM_CAM_ADDR_8822C 0x7f
  14280. #define BIT_RPFM_CAM_ADDR_8822C(x) \
  14281. (((x) & BIT_MASK_RPFM_CAM_ADDR_8822C) << BIT_SHIFT_RPFM_CAM_ADDR_8822C)
  14282. #define BITS_RPFM_CAM_ADDR_8822C \
  14283. (BIT_MASK_RPFM_CAM_ADDR_8822C << BIT_SHIFT_RPFM_CAM_ADDR_8822C)
  14284. #define BIT_CLEAR_RPFM_CAM_ADDR_8822C(x) ((x) & (~BITS_RPFM_CAM_ADDR_8822C))
  14285. #define BIT_GET_RPFM_CAM_ADDR_8822C(x) \
  14286. (((x) >> BIT_SHIFT_RPFM_CAM_ADDR_8822C) & BIT_MASK_RPFM_CAM_ADDR_8822C)
  14287. #define BIT_SET_RPFM_CAM_ADDR_8822C(x, v) \
  14288. (BIT_CLEAR_RPFM_CAM_ADDR_8822C(x) | BIT_RPFM_CAM_ADDR_8822C(v))
  14289. /* 2 REG_RPFM_CAM_RWD_8822C (ACK TIMEOUT REGISTER) */
  14290. #define BIT_SHIFT_RPFM_CAM_RWD_8822C 0
  14291. #define BIT_MASK_RPFM_CAM_RWD_8822C 0xffffffffL
  14292. #define BIT_RPFM_CAM_RWD_8822C(x) \
  14293. (((x) & BIT_MASK_RPFM_CAM_RWD_8822C) << BIT_SHIFT_RPFM_CAM_RWD_8822C)
  14294. #define BITS_RPFM_CAM_RWD_8822C \
  14295. (BIT_MASK_RPFM_CAM_RWD_8822C << BIT_SHIFT_RPFM_CAM_RWD_8822C)
  14296. #define BIT_CLEAR_RPFM_CAM_RWD_8822C(x) ((x) & (~BITS_RPFM_CAM_RWD_8822C))
  14297. #define BIT_GET_RPFM_CAM_RWD_8822C(x) \
  14298. (((x) >> BIT_SHIFT_RPFM_CAM_RWD_8822C) & BIT_MASK_RPFM_CAM_RWD_8822C)
  14299. #define BIT_SET_RPFM_CAM_RWD_8822C(x, v) \
  14300. (BIT_CLEAR_RPFM_CAM_RWD_8822C(x) | BIT_RPFM_CAM_RWD_8822C(v))
  14301. /* 2 REG_NAV_CTRL_8822C (NAV CONTROL REGISTER) */
  14302. #define BIT_SHIFT_NAV_UPPER_8822C 16
  14303. #define BIT_MASK_NAV_UPPER_8822C 0xff
  14304. #define BIT_NAV_UPPER_8822C(x) \
  14305. (((x) & BIT_MASK_NAV_UPPER_8822C) << BIT_SHIFT_NAV_UPPER_8822C)
  14306. #define BITS_NAV_UPPER_8822C \
  14307. (BIT_MASK_NAV_UPPER_8822C << BIT_SHIFT_NAV_UPPER_8822C)
  14308. #define BIT_CLEAR_NAV_UPPER_8822C(x) ((x) & (~BITS_NAV_UPPER_8822C))
  14309. #define BIT_GET_NAV_UPPER_8822C(x) \
  14310. (((x) >> BIT_SHIFT_NAV_UPPER_8822C) & BIT_MASK_NAV_UPPER_8822C)
  14311. #define BIT_SET_NAV_UPPER_8822C(x, v) \
  14312. (BIT_CLEAR_NAV_UPPER_8822C(x) | BIT_NAV_UPPER_8822C(v))
  14313. #define BIT_SHIFT_RXMYRTS_NAV_8822C 8
  14314. #define BIT_MASK_RXMYRTS_NAV_8822C 0xf
  14315. #define BIT_RXMYRTS_NAV_8822C(x) \
  14316. (((x) & BIT_MASK_RXMYRTS_NAV_8822C) << BIT_SHIFT_RXMYRTS_NAV_8822C)
  14317. #define BITS_RXMYRTS_NAV_8822C \
  14318. (BIT_MASK_RXMYRTS_NAV_8822C << BIT_SHIFT_RXMYRTS_NAV_8822C)
  14319. #define BIT_CLEAR_RXMYRTS_NAV_8822C(x) ((x) & (~BITS_RXMYRTS_NAV_8822C))
  14320. #define BIT_GET_RXMYRTS_NAV_8822C(x) \
  14321. (((x) >> BIT_SHIFT_RXMYRTS_NAV_8822C) & BIT_MASK_RXMYRTS_NAV_8822C)
  14322. #define BIT_SET_RXMYRTS_NAV_8822C(x, v) \
  14323. (BIT_CLEAR_RXMYRTS_NAV_8822C(x) | BIT_RXMYRTS_NAV_8822C(v))
  14324. #define BIT_SHIFT_RTSRST_8822C 0
  14325. #define BIT_MASK_RTSRST_8822C 0xff
  14326. #define BIT_RTSRST_8822C(x) \
  14327. (((x) & BIT_MASK_RTSRST_8822C) << BIT_SHIFT_RTSRST_8822C)
  14328. #define BITS_RTSRST_8822C (BIT_MASK_RTSRST_8822C << BIT_SHIFT_RTSRST_8822C)
  14329. #define BIT_CLEAR_RTSRST_8822C(x) ((x) & (~BITS_RTSRST_8822C))
  14330. #define BIT_GET_RTSRST_8822C(x) \
  14331. (((x) >> BIT_SHIFT_RTSRST_8822C) & BIT_MASK_RTSRST_8822C)
  14332. #define BIT_SET_RTSRST_8822C(x, v) \
  14333. (BIT_CLEAR_RTSRST_8822C(x) | BIT_RTSRST_8822C(v))
  14334. /* 2 REG_BACAMCMD_8822C (BLOCK ACK CAM COMMAND REGISTER) */
  14335. #define BIT_BACAM_POLL_8822C BIT(31)
  14336. #define BIT_BACAM_RST_8822C BIT(17)
  14337. #define BIT_BACAM_RW_8822C BIT(16)
  14338. #define BIT_SHIFT_TXSBM_8822C 14
  14339. #define BIT_MASK_TXSBM_8822C 0x3
  14340. #define BIT_TXSBM_8822C(x) \
  14341. (((x) & BIT_MASK_TXSBM_8822C) << BIT_SHIFT_TXSBM_8822C)
  14342. #define BITS_TXSBM_8822C (BIT_MASK_TXSBM_8822C << BIT_SHIFT_TXSBM_8822C)
  14343. #define BIT_CLEAR_TXSBM_8822C(x) ((x) & (~BITS_TXSBM_8822C))
  14344. #define BIT_GET_TXSBM_8822C(x) \
  14345. (((x) >> BIT_SHIFT_TXSBM_8822C) & BIT_MASK_TXSBM_8822C)
  14346. #define BIT_SET_TXSBM_8822C(x, v) \
  14347. (BIT_CLEAR_TXSBM_8822C(x) | BIT_TXSBM_8822C(v))
  14348. #define BIT_SHIFT_BACAM_ADDR_8822C 0
  14349. #define BIT_MASK_BACAM_ADDR_8822C 0x3f
  14350. #define BIT_BACAM_ADDR_8822C(x) \
  14351. (((x) & BIT_MASK_BACAM_ADDR_8822C) << BIT_SHIFT_BACAM_ADDR_8822C)
  14352. #define BITS_BACAM_ADDR_8822C \
  14353. (BIT_MASK_BACAM_ADDR_8822C << BIT_SHIFT_BACAM_ADDR_8822C)
  14354. #define BIT_CLEAR_BACAM_ADDR_8822C(x) ((x) & (~BITS_BACAM_ADDR_8822C))
  14355. #define BIT_GET_BACAM_ADDR_8822C(x) \
  14356. (((x) >> BIT_SHIFT_BACAM_ADDR_8822C) & BIT_MASK_BACAM_ADDR_8822C)
  14357. #define BIT_SET_BACAM_ADDR_8822C(x, v) \
  14358. (BIT_CLEAR_BACAM_ADDR_8822C(x) | BIT_BACAM_ADDR_8822C(v))
  14359. /* 2 REG_BACAMCONTENT_8822C (BLOCK ACK CAM CONTENT REGISTER) */
  14360. #define BIT_SHIFT_BA_CONTENT_L_8822C 0
  14361. #define BIT_MASK_BA_CONTENT_L_8822C 0xffffffffL
  14362. #define BIT_BA_CONTENT_L_8822C(x) \
  14363. (((x) & BIT_MASK_BA_CONTENT_L_8822C) << BIT_SHIFT_BA_CONTENT_L_8822C)
  14364. #define BITS_BA_CONTENT_L_8822C \
  14365. (BIT_MASK_BA_CONTENT_L_8822C << BIT_SHIFT_BA_CONTENT_L_8822C)
  14366. #define BIT_CLEAR_BA_CONTENT_L_8822C(x) ((x) & (~BITS_BA_CONTENT_L_8822C))
  14367. #define BIT_GET_BA_CONTENT_L_8822C(x) \
  14368. (((x) >> BIT_SHIFT_BA_CONTENT_L_8822C) & BIT_MASK_BA_CONTENT_L_8822C)
  14369. #define BIT_SET_BA_CONTENT_L_8822C(x, v) \
  14370. (BIT_CLEAR_BA_CONTENT_L_8822C(x) | BIT_BA_CONTENT_L_8822C(v))
  14371. /* 2 REG_BACAMCONTENT_H_8822C (BLOCK ACK CAM CONTENT REGISTER) */
  14372. #define BIT_SHIFT_BA_CONTENT_H_8822C 0
  14373. #define BIT_MASK_BA_CONTENT_H_8822C 0xffffffffL
  14374. #define BIT_BA_CONTENT_H_8822C(x) \
  14375. (((x) & BIT_MASK_BA_CONTENT_H_8822C) << BIT_SHIFT_BA_CONTENT_H_8822C)
  14376. #define BITS_BA_CONTENT_H_8822C \
  14377. (BIT_MASK_BA_CONTENT_H_8822C << BIT_SHIFT_BA_CONTENT_H_8822C)
  14378. #define BIT_CLEAR_BA_CONTENT_H_8822C(x) ((x) & (~BITS_BA_CONTENT_H_8822C))
  14379. #define BIT_GET_BA_CONTENT_H_8822C(x) \
  14380. (((x) >> BIT_SHIFT_BA_CONTENT_H_8822C) & BIT_MASK_BA_CONTENT_H_8822C)
  14381. #define BIT_SET_BA_CONTENT_H_8822C(x, v) \
  14382. (BIT_CLEAR_BA_CONTENT_H_8822C(x) | BIT_BA_CONTENT_H_8822C(v))
  14383. /* 2 REG_LBDLY_8822C (LOOPBACK DELAY REGISTER) */
  14384. #define BIT_SHIFT_LBDLY_8822C 0
  14385. #define BIT_MASK_LBDLY_8822C 0x1f
  14386. #define BIT_LBDLY_8822C(x) \
  14387. (((x) & BIT_MASK_LBDLY_8822C) << BIT_SHIFT_LBDLY_8822C)
  14388. #define BITS_LBDLY_8822C (BIT_MASK_LBDLY_8822C << BIT_SHIFT_LBDLY_8822C)
  14389. #define BIT_CLEAR_LBDLY_8822C(x) ((x) & (~BITS_LBDLY_8822C))
  14390. #define BIT_GET_LBDLY_8822C(x) \
  14391. (((x) >> BIT_SHIFT_LBDLY_8822C) & BIT_MASK_LBDLY_8822C)
  14392. #define BIT_SET_LBDLY_8822C(x, v) \
  14393. (BIT_CLEAR_LBDLY_8822C(x) | BIT_LBDLY_8822C(v))
  14394. /* 2 REG_WMAC_BACAM_RPMEN_8822C */
  14395. #define BIT_SHIFT_BITMAP_SSNBK_COUNTER_8822C 2
  14396. #define BIT_MASK_BITMAP_SSNBK_COUNTER_8822C 0x3f
  14397. #define BIT_BITMAP_SSNBK_COUNTER_8822C(x) \
  14398. (((x) & BIT_MASK_BITMAP_SSNBK_COUNTER_8822C) \
  14399. << BIT_SHIFT_BITMAP_SSNBK_COUNTER_8822C)
  14400. #define BITS_BITMAP_SSNBK_COUNTER_8822C \
  14401. (BIT_MASK_BITMAP_SSNBK_COUNTER_8822C \
  14402. << BIT_SHIFT_BITMAP_SSNBK_COUNTER_8822C)
  14403. #define BIT_CLEAR_BITMAP_SSNBK_COUNTER_8822C(x) \
  14404. ((x) & (~BITS_BITMAP_SSNBK_COUNTER_8822C))
  14405. #define BIT_GET_BITMAP_SSNBK_COUNTER_8822C(x) \
  14406. (((x) >> BIT_SHIFT_BITMAP_SSNBK_COUNTER_8822C) & \
  14407. BIT_MASK_BITMAP_SSNBK_COUNTER_8822C)
  14408. #define BIT_SET_BITMAP_SSNBK_COUNTER_8822C(x, v) \
  14409. (BIT_CLEAR_BITMAP_SSNBK_COUNTER_8822C(x) | \
  14410. BIT_BITMAP_SSNBK_COUNTER_8822C(v))
  14411. #define BIT_BITMAP_EN_8822C BIT(1)
  14412. #define BIT_WMAC_BACAM_RPMEN_8822C BIT(0)
  14413. /* 2 REG_TX_RX_8822C STATUS */
  14414. #define BIT_SHIFT_RXPKT_TYPE_8822C 2
  14415. #define BIT_MASK_RXPKT_TYPE_8822C 0x3f
  14416. #define BIT_RXPKT_TYPE_8822C(x) \
  14417. (((x) & BIT_MASK_RXPKT_TYPE_8822C) << BIT_SHIFT_RXPKT_TYPE_8822C)
  14418. #define BITS_RXPKT_TYPE_8822C \
  14419. (BIT_MASK_RXPKT_TYPE_8822C << BIT_SHIFT_RXPKT_TYPE_8822C)
  14420. #define BIT_CLEAR_RXPKT_TYPE_8822C(x) ((x) & (~BITS_RXPKT_TYPE_8822C))
  14421. #define BIT_GET_RXPKT_TYPE_8822C(x) \
  14422. (((x) >> BIT_SHIFT_RXPKT_TYPE_8822C) & BIT_MASK_RXPKT_TYPE_8822C)
  14423. #define BIT_SET_RXPKT_TYPE_8822C(x, v) \
  14424. (BIT_CLEAR_RXPKT_TYPE_8822C(x) | BIT_RXPKT_TYPE_8822C(v))
  14425. #define BIT_TXACT_IND_8822C BIT(1)
  14426. #define BIT_RXACT_IND_8822C BIT(0)
  14427. /* 2 REG_WMAC_BITMAP_CTL_8822C */
  14428. #define BIT_BITMAP_VO_8822C BIT(7)
  14429. #define BIT_BITMAP_VI_8822C BIT(6)
  14430. #define BIT_BITMAP_BE_8822C BIT(5)
  14431. #define BIT_BITMAP_BK_8822C BIT(4)
  14432. #define BIT_SHIFT_BITMAP_CONDITION_8822C 2
  14433. #define BIT_MASK_BITMAP_CONDITION_8822C 0x3
  14434. #define BIT_BITMAP_CONDITION_8822C(x) \
  14435. (((x) & BIT_MASK_BITMAP_CONDITION_8822C) \
  14436. << BIT_SHIFT_BITMAP_CONDITION_8822C)
  14437. #define BITS_BITMAP_CONDITION_8822C \
  14438. (BIT_MASK_BITMAP_CONDITION_8822C << BIT_SHIFT_BITMAP_CONDITION_8822C)
  14439. #define BIT_CLEAR_BITMAP_CONDITION_8822C(x) \
  14440. ((x) & (~BITS_BITMAP_CONDITION_8822C))
  14441. #define BIT_GET_BITMAP_CONDITION_8822C(x) \
  14442. (((x) >> BIT_SHIFT_BITMAP_CONDITION_8822C) & \
  14443. BIT_MASK_BITMAP_CONDITION_8822C)
  14444. #define BIT_SET_BITMAP_CONDITION_8822C(x, v) \
  14445. (BIT_CLEAR_BITMAP_CONDITION_8822C(x) | BIT_BITMAP_CONDITION_8822C(v))
  14446. #define BIT_BITMAP_SSNBK_COUNTER_CLR_8822C BIT(1)
  14447. #define BIT_BITMAP_FORCE_8822C BIT(0)
  14448. /* 2 REG_RXERR_RPT_8822C (RX ERROR REPORT REGISTER) */
  14449. #define BIT_SHIFT_RXERR_RPT_SEL_V1_3_0_8822C 28
  14450. #define BIT_MASK_RXERR_RPT_SEL_V1_3_0_8822C 0xf
  14451. #define BIT_RXERR_RPT_SEL_V1_3_0_8822C(x) \
  14452. (((x) & BIT_MASK_RXERR_RPT_SEL_V1_3_0_8822C) \
  14453. << BIT_SHIFT_RXERR_RPT_SEL_V1_3_0_8822C)
  14454. #define BITS_RXERR_RPT_SEL_V1_3_0_8822C \
  14455. (BIT_MASK_RXERR_RPT_SEL_V1_3_0_8822C \
  14456. << BIT_SHIFT_RXERR_RPT_SEL_V1_3_0_8822C)
  14457. #define BIT_CLEAR_RXERR_RPT_SEL_V1_3_0_8822C(x) \
  14458. ((x) & (~BITS_RXERR_RPT_SEL_V1_3_0_8822C))
  14459. #define BIT_GET_RXERR_RPT_SEL_V1_3_0_8822C(x) \
  14460. (((x) >> BIT_SHIFT_RXERR_RPT_SEL_V1_3_0_8822C) & \
  14461. BIT_MASK_RXERR_RPT_SEL_V1_3_0_8822C)
  14462. #define BIT_SET_RXERR_RPT_SEL_V1_3_0_8822C(x, v) \
  14463. (BIT_CLEAR_RXERR_RPT_SEL_V1_3_0_8822C(x) | \
  14464. BIT_RXERR_RPT_SEL_V1_3_0_8822C(v))
  14465. #define BIT_RXERR_RPT_RST_8822C BIT(27)
  14466. #define BIT_RXERR_RPT_SEL_V1_4_8822C BIT(26)
  14467. #define BIT_SHIFT_UD_SELECT_BSSID_2_1_8822C 24
  14468. #define BIT_MASK_UD_SELECT_BSSID_2_1_8822C 0x3
  14469. #define BIT_UD_SELECT_BSSID_2_1_8822C(x) \
  14470. (((x) & BIT_MASK_UD_SELECT_BSSID_2_1_8822C) \
  14471. << BIT_SHIFT_UD_SELECT_BSSID_2_1_8822C)
  14472. #define BITS_UD_SELECT_BSSID_2_1_8822C \
  14473. (BIT_MASK_UD_SELECT_BSSID_2_1_8822C \
  14474. << BIT_SHIFT_UD_SELECT_BSSID_2_1_8822C)
  14475. #define BIT_CLEAR_UD_SELECT_BSSID_2_1_8822C(x) \
  14476. ((x) & (~BITS_UD_SELECT_BSSID_2_1_8822C))
  14477. #define BIT_GET_UD_SELECT_BSSID_2_1_8822C(x) \
  14478. (((x) >> BIT_SHIFT_UD_SELECT_BSSID_2_1_8822C) & \
  14479. BIT_MASK_UD_SELECT_BSSID_2_1_8822C)
  14480. #define BIT_SET_UD_SELECT_BSSID_2_1_8822C(x, v) \
  14481. (BIT_CLEAR_UD_SELECT_BSSID_2_1_8822C(x) | \
  14482. BIT_UD_SELECT_BSSID_2_1_8822C(v))
  14483. #define BIT_W1S_8822C BIT(23)
  14484. #define BIT_UD_SELECT_BSSID_0_8822C BIT(22)
  14485. #define BIT_SHIFT_UD_SUB_TYPE_8822C 18
  14486. #define BIT_MASK_UD_SUB_TYPE_8822C 0xf
  14487. #define BIT_UD_SUB_TYPE_8822C(x) \
  14488. (((x) & BIT_MASK_UD_SUB_TYPE_8822C) << BIT_SHIFT_UD_SUB_TYPE_8822C)
  14489. #define BITS_UD_SUB_TYPE_8822C \
  14490. (BIT_MASK_UD_SUB_TYPE_8822C << BIT_SHIFT_UD_SUB_TYPE_8822C)
  14491. #define BIT_CLEAR_UD_SUB_TYPE_8822C(x) ((x) & (~BITS_UD_SUB_TYPE_8822C))
  14492. #define BIT_GET_UD_SUB_TYPE_8822C(x) \
  14493. (((x) >> BIT_SHIFT_UD_SUB_TYPE_8822C) & BIT_MASK_UD_SUB_TYPE_8822C)
  14494. #define BIT_SET_UD_SUB_TYPE_8822C(x, v) \
  14495. (BIT_CLEAR_UD_SUB_TYPE_8822C(x) | BIT_UD_SUB_TYPE_8822C(v))
  14496. #define BIT_SHIFT_UD_TYPE_8822C 16
  14497. #define BIT_MASK_UD_TYPE_8822C 0x3
  14498. #define BIT_UD_TYPE_8822C(x) \
  14499. (((x) & BIT_MASK_UD_TYPE_8822C) << BIT_SHIFT_UD_TYPE_8822C)
  14500. #define BITS_UD_TYPE_8822C (BIT_MASK_UD_TYPE_8822C << BIT_SHIFT_UD_TYPE_8822C)
  14501. #define BIT_CLEAR_UD_TYPE_8822C(x) ((x) & (~BITS_UD_TYPE_8822C))
  14502. #define BIT_GET_UD_TYPE_8822C(x) \
  14503. (((x) >> BIT_SHIFT_UD_TYPE_8822C) & BIT_MASK_UD_TYPE_8822C)
  14504. #define BIT_SET_UD_TYPE_8822C(x, v) \
  14505. (BIT_CLEAR_UD_TYPE_8822C(x) | BIT_UD_TYPE_8822C(v))
  14506. #define BIT_SHIFT_RPT_COUNTER_8822C 0
  14507. #define BIT_MASK_RPT_COUNTER_8822C 0xffff
  14508. #define BIT_RPT_COUNTER_8822C(x) \
  14509. (((x) & BIT_MASK_RPT_COUNTER_8822C) << BIT_SHIFT_RPT_COUNTER_8822C)
  14510. #define BITS_RPT_COUNTER_8822C \
  14511. (BIT_MASK_RPT_COUNTER_8822C << BIT_SHIFT_RPT_COUNTER_8822C)
  14512. #define BIT_CLEAR_RPT_COUNTER_8822C(x) ((x) & (~BITS_RPT_COUNTER_8822C))
  14513. #define BIT_GET_RPT_COUNTER_8822C(x) \
  14514. (((x) >> BIT_SHIFT_RPT_COUNTER_8822C) & BIT_MASK_RPT_COUNTER_8822C)
  14515. #define BIT_SET_RPT_COUNTER_8822C(x, v) \
  14516. (BIT_CLEAR_RPT_COUNTER_8822C(x) | BIT_RPT_COUNTER_8822C(v))
  14517. /* 2 REG_WMAC_TRXPTCL_CTL_8822C (WMAC TX/RX PROTOCOL CONTROL REGISTER) */
  14518. #define BIT_ACKTO_BLOCK_SCH_EN_8822C BIT(27)
  14519. #define BIT_EIFS_BLOCK_SCH_EN_8822C BIT(26)
  14520. #define BIT_PLCPCHK_RST_EIFS_8822C BIT(25)
  14521. #define BIT_CCA_RST_EIFS_8822C BIT(24)
  14522. #define BIT_DIS_UPD_MYRXPKTNAV_8822C BIT(23)
  14523. #define BIT_EARLY_TXBA_8822C BIT(22)
  14524. #define BIT_SHIFT_RESP_CHNBUSY_8822C 20
  14525. #define BIT_MASK_RESP_CHNBUSY_8822C 0x3
  14526. #define BIT_RESP_CHNBUSY_8822C(x) \
  14527. (((x) & BIT_MASK_RESP_CHNBUSY_8822C) << BIT_SHIFT_RESP_CHNBUSY_8822C)
  14528. #define BITS_RESP_CHNBUSY_8822C \
  14529. (BIT_MASK_RESP_CHNBUSY_8822C << BIT_SHIFT_RESP_CHNBUSY_8822C)
  14530. #define BIT_CLEAR_RESP_CHNBUSY_8822C(x) ((x) & (~BITS_RESP_CHNBUSY_8822C))
  14531. #define BIT_GET_RESP_CHNBUSY_8822C(x) \
  14532. (((x) >> BIT_SHIFT_RESP_CHNBUSY_8822C) & BIT_MASK_RESP_CHNBUSY_8822C)
  14533. #define BIT_SET_RESP_CHNBUSY_8822C(x, v) \
  14534. (BIT_CLEAR_RESP_CHNBUSY_8822C(x) | BIT_RESP_CHNBUSY_8822C(v))
  14535. #define BIT_RESP_DCTS_EN_8822C BIT(19)
  14536. #define BIT_RESP_DCFE_EN_8822C BIT(18)
  14537. #define BIT_RESP_SPLCPEN_8822C BIT(17)
  14538. #define BIT_RESP_SGIEN_8822C BIT(16)
  14539. #define BIT_RESP_LDPC_EN_8822C BIT(15)
  14540. #define BIT_DIS_RESP_ACKINCCA_8822C BIT(14)
  14541. #define BIT_DIS_RESP_CTSINCCA_8822C BIT(13)
  14542. #define BIT_SHIFT_R_WMAC_SECOND_CCA_TIMER_8822C 10
  14543. #define BIT_MASK_R_WMAC_SECOND_CCA_TIMER_8822C 0x7
  14544. #define BIT_R_WMAC_SECOND_CCA_TIMER_8822C(x) \
  14545. (((x) & BIT_MASK_R_WMAC_SECOND_CCA_TIMER_8822C) \
  14546. << BIT_SHIFT_R_WMAC_SECOND_CCA_TIMER_8822C)
  14547. #define BITS_R_WMAC_SECOND_CCA_TIMER_8822C \
  14548. (BIT_MASK_R_WMAC_SECOND_CCA_TIMER_8822C \
  14549. << BIT_SHIFT_R_WMAC_SECOND_CCA_TIMER_8822C)
  14550. #define BIT_CLEAR_R_WMAC_SECOND_CCA_TIMER_8822C(x) \
  14551. ((x) & (~BITS_R_WMAC_SECOND_CCA_TIMER_8822C))
  14552. #define BIT_GET_R_WMAC_SECOND_CCA_TIMER_8822C(x) \
  14553. (((x) >> BIT_SHIFT_R_WMAC_SECOND_CCA_TIMER_8822C) & \
  14554. BIT_MASK_R_WMAC_SECOND_CCA_TIMER_8822C)
  14555. #define BIT_SET_R_WMAC_SECOND_CCA_TIMER_8822C(x, v) \
  14556. (BIT_CLEAR_R_WMAC_SECOND_CCA_TIMER_8822C(x) | \
  14557. BIT_R_WMAC_SECOND_CCA_TIMER_8822C(v))
  14558. #define BIT_SHIFT_RFMOD_8822C 7
  14559. #define BIT_MASK_RFMOD_8822C 0x3
  14560. #define BIT_RFMOD_8822C(x) \
  14561. (((x) & BIT_MASK_RFMOD_8822C) << BIT_SHIFT_RFMOD_8822C)
  14562. #define BITS_RFMOD_8822C (BIT_MASK_RFMOD_8822C << BIT_SHIFT_RFMOD_8822C)
  14563. #define BIT_CLEAR_RFMOD_8822C(x) ((x) & (~BITS_RFMOD_8822C))
  14564. #define BIT_GET_RFMOD_8822C(x) \
  14565. (((x) >> BIT_SHIFT_RFMOD_8822C) & BIT_MASK_RFMOD_8822C)
  14566. #define BIT_SET_RFMOD_8822C(x, v) \
  14567. (BIT_CLEAR_RFMOD_8822C(x) | BIT_RFMOD_8822C(v))
  14568. #define BIT_SHIFT_RESP_CTS_DYNBW_SEL_8822C 5
  14569. #define BIT_MASK_RESP_CTS_DYNBW_SEL_8822C 0x3
  14570. #define BIT_RESP_CTS_DYNBW_SEL_8822C(x) \
  14571. (((x) & BIT_MASK_RESP_CTS_DYNBW_SEL_8822C) \
  14572. << BIT_SHIFT_RESP_CTS_DYNBW_SEL_8822C)
  14573. #define BITS_RESP_CTS_DYNBW_SEL_8822C \
  14574. (BIT_MASK_RESP_CTS_DYNBW_SEL_8822C \
  14575. << BIT_SHIFT_RESP_CTS_DYNBW_SEL_8822C)
  14576. #define BIT_CLEAR_RESP_CTS_DYNBW_SEL_8822C(x) \
  14577. ((x) & (~BITS_RESP_CTS_DYNBW_SEL_8822C))
  14578. #define BIT_GET_RESP_CTS_DYNBW_SEL_8822C(x) \
  14579. (((x) >> BIT_SHIFT_RESP_CTS_DYNBW_SEL_8822C) & \
  14580. BIT_MASK_RESP_CTS_DYNBW_SEL_8822C)
  14581. #define BIT_SET_RESP_CTS_DYNBW_SEL_8822C(x, v) \
  14582. (BIT_CLEAR_RESP_CTS_DYNBW_SEL_8822C(x) | \
  14583. BIT_RESP_CTS_DYNBW_SEL_8822C(v))
  14584. #define BIT_DLY_TX_WAIT_RXANTSEL_8822C BIT(4)
  14585. #define BIT_TXRESP_BY_RXANTSEL_8822C BIT(3)
  14586. #define BIT_SHIFT_ORIG_DCTS_CHK_8822C 0
  14587. #define BIT_MASK_ORIG_DCTS_CHK_8822C 0x3
  14588. #define BIT_ORIG_DCTS_CHK_8822C(x) \
  14589. (((x) & BIT_MASK_ORIG_DCTS_CHK_8822C) << BIT_SHIFT_ORIG_DCTS_CHK_8822C)
  14590. #define BITS_ORIG_DCTS_CHK_8822C \
  14591. (BIT_MASK_ORIG_DCTS_CHK_8822C << BIT_SHIFT_ORIG_DCTS_CHK_8822C)
  14592. #define BIT_CLEAR_ORIG_DCTS_CHK_8822C(x) ((x) & (~BITS_ORIG_DCTS_CHK_8822C))
  14593. #define BIT_GET_ORIG_DCTS_CHK_8822C(x) \
  14594. (((x) >> BIT_SHIFT_ORIG_DCTS_CHK_8822C) & BIT_MASK_ORIG_DCTS_CHK_8822C)
  14595. #define BIT_SET_ORIG_DCTS_CHK_8822C(x, v) \
  14596. (BIT_CLEAR_ORIG_DCTS_CHK_8822C(x) | BIT_ORIG_DCTS_CHK_8822C(v))
  14597. /* 2 REG_WMAC_TRXPTCL_CTL_H_8822C */
  14598. #define BIT_SHIFT_ACKBA_TYPSEL_8822C 28
  14599. #define BIT_MASK_ACKBA_TYPSEL_8822C 0xf
  14600. #define BIT_ACKBA_TYPSEL_8822C(x) \
  14601. (((x) & BIT_MASK_ACKBA_TYPSEL_8822C) << BIT_SHIFT_ACKBA_TYPSEL_8822C)
  14602. #define BITS_ACKBA_TYPSEL_8822C \
  14603. (BIT_MASK_ACKBA_TYPSEL_8822C << BIT_SHIFT_ACKBA_TYPSEL_8822C)
  14604. #define BIT_CLEAR_ACKBA_TYPSEL_8822C(x) ((x) & (~BITS_ACKBA_TYPSEL_8822C))
  14605. #define BIT_GET_ACKBA_TYPSEL_8822C(x) \
  14606. (((x) >> BIT_SHIFT_ACKBA_TYPSEL_8822C) & BIT_MASK_ACKBA_TYPSEL_8822C)
  14607. #define BIT_SET_ACKBA_TYPSEL_8822C(x, v) \
  14608. (BIT_CLEAR_ACKBA_TYPSEL_8822C(x) | BIT_ACKBA_TYPSEL_8822C(v))
  14609. #define BIT_SHIFT_ACKBA_ACKPCHK_8822C 24
  14610. #define BIT_MASK_ACKBA_ACKPCHK_8822C 0xf
  14611. #define BIT_ACKBA_ACKPCHK_8822C(x) \
  14612. (((x) & BIT_MASK_ACKBA_ACKPCHK_8822C) << BIT_SHIFT_ACKBA_ACKPCHK_8822C)
  14613. #define BITS_ACKBA_ACKPCHK_8822C \
  14614. (BIT_MASK_ACKBA_ACKPCHK_8822C << BIT_SHIFT_ACKBA_ACKPCHK_8822C)
  14615. #define BIT_CLEAR_ACKBA_ACKPCHK_8822C(x) ((x) & (~BITS_ACKBA_ACKPCHK_8822C))
  14616. #define BIT_GET_ACKBA_ACKPCHK_8822C(x) \
  14617. (((x) >> BIT_SHIFT_ACKBA_ACKPCHK_8822C) & BIT_MASK_ACKBA_ACKPCHK_8822C)
  14618. #define BIT_SET_ACKBA_ACKPCHK_8822C(x, v) \
  14619. (BIT_CLEAR_ACKBA_ACKPCHK_8822C(x) | BIT_ACKBA_ACKPCHK_8822C(v))
  14620. #define BIT_SHIFT_ACKBAR_TYPESEL_8822C 16
  14621. #define BIT_MASK_ACKBAR_TYPESEL_8822C 0xff
  14622. #define BIT_ACKBAR_TYPESEL_8822C(x) \
  14623. (((x) & BIT_MASK_ACKBAR_TYPESEL_8822C) \
  14624. << BIT_SHIFT_ACKBAR_TYPESEL_8822C)
  14625. #define BITS_ACKBAR_TYPESEL_8822C \
  14626. (BIT_MASK_ACKBAR_TYPESEL_8822C << BIT_SHIFT_ACKBAR_TYPESEL_8822C)
  14627. #define BIT_CLEAR_ACKBAR_TYPESEL_8822C(x) ((x) & (~BITS_ACKBAR_TYPESEL_8822C))
  14628. #define BIT_GET_ACKBAR_TYPESEL_8822C(x) \
  14629. (((x) >> BIT_SHIFT_ACKBAR_TYPESEL_8822C) & \
  14630. BIT_MASK_ACKBAR_TYPESEL_8822C)
  14631. #define BIT_SET_ACKBAR_TYPESEL_8822C(x, v) \
  14632. (BIT_CLEAR_ACKBAR_TYPESEL_8822C(x) | BIT_ACKBAR_TYPESEL_8822C(v))
  14633. #define BIT_SHIFT_ACKBAR_ACKPCHK_8822C 12
  14634. #define BIT_MASK_ACKBAR_ACKPCHK_8822C 0xf
  14635. #define BIT_ACKBAR_ACKPCHK_8822C(x) \
  14636. (((x) & BIT_MASK_ACKBAR_ACKPCHK_8822C) \
  14637. << BIT_SHIFT_ACKBAR_ACKPCHK_8822C)
  14638. #define BITS_ACKBAR_ACKPCHK_8822C \
  14639. (BIT_MASK_ACKBAR_ACKPCHK_8822C << BIT_SHIFT_ACKBAR_ACKPCHK_8822C)
  14640. #define BIT_CLEAR_ACKBAR_ACKPCHK_8822C(x) ((x) & (~BITS_ACKBAR_ACKPCHK_8822C))
  14641. #define BIT_GET_ACKBAR_ACKPCHK_8822C(x) \
  14642. (((x) >> BIT_SHIFT_ACKBAR_ACKPCHK_8822C) & \
  14643. BIT_MASK_ACKBAR_ACKPCHK_8822C)
  14644. #define BIT_SET_ACKBAR_ACKPCHK_8822C(x, v) \
  14645. (BIT_CLEAR_ACKBAR_ACKPCHK_8822C(x) | BIT_ACKBAR_ACKPCHK_8822C(v))
  14646. #define BIT_RXBA_IGNOREA2_V1_8822C BIT(10)
  14647. #define BIT_EN_SAVE_ALL_TXOPADDR_V1_8822C BIT(9)
  14648. #define BIT_EN_TXCTS_TO_TXOPOWNER_INRXNAV_V1_8822C BIT(8)
  14649. #define BIT_DIS_TXBA_AMPDUFCSERR_V1_8822C BIT(7)
  14650. #define BIT_DIS_TXBA_RXBARINFULL_V1_8822C BIT(6)
  14651. #define BIT_DIS_TXCFE_INFULL_V1_8822C BIT(5)
  14652. #define BIT_DIS_TXCTS_INFULL_V1_8822C BIT(4)
  14653. #define BIT_EN_TXACKBA_IN_TX_RDG_V1_8822C BIT(3)
  14654. #define BIT_EN_TXACKBA_IN_TXOP_V1_8822C BIT(2)
  14655. #define BIT_EN_TXCTS_IN_RXNAV_V1_8822C BIT(1)
  14656. #define BIT_EN_TXCTS_INTXOP_V1_8822C BIT(0)
  14657. /* 2 REG_CAMCMD_8822C (CAM COMMAND REGISTER) */
  14658. #define BIT_SECCAM_POLLING_8822C BIT(31)
  14659. #define BIT_SECCAM_CLR_8822C BIT(30)
  14660. #define BIT_SECCAM_WE_8822C BIT(16)
  14661. #define BIT_SHIFT_SECCAM_ADDR_V2_8822C 0
  14662. #define BIT_MASK_SECCAM_ADDR_V2_8822C 0x3ff
  14663. #define BIT_SECCAM_ADDR_V2_8822C(x) \
  14664. (((x) & BIT_MASK_SECCAM_ADDR_V2_8822C) \
  14665. << BIT_SHIFT_SECCAM_ADDR_V2_8822C)
  14666. #define BITS_SECCAM_ADDR_V2_8822C \
  14667. (BIT_MASK_SECCAM_ADDR_V2_8822C << BIT_SHIFT_SECCAM_ADDR_V2_8822C)
  14668. #define BIT_CLEAR_SECCAM_ADDR_V2_8822C(x) ((x) & (~BITS_SECCAM_ADDR_V2_8822C))
  14669. #define BIT_GET_SECCAM_ADDR_V2_8822C(x) \
  14670. (((x) >> BIT_SHIFT_SECCAM_ADDR_V2_8822C) & \
  14671. BIT_MASK_SECCAM_ADDR_V2_8822C)
  14672. #define BIT_SET_SECCAM_ADDR_V2_8822C(x, v) \
  14673. (BIT_CLEAR_SECCAM_ADDR_V2_8822C(x) | BIT_SECCAM_ADDR_V2_8822C(v))
  14674. /* 2 REG_CAMWRITE_8822C (CAM WRITE REGISTER) */
  14675. #define BIT_SHIFT_CAMW_DATA_8822C 0
  14676. #define BIT_MASK_CAMW_DATA_8822C 0xffffffffL
  14677. #define BIT_CAMW_DATA_8822C(x) \
  14678. (((x) & BIT_MASK_CAMW_DATA_8822C) << BIT_SHIFT_CAMW_DATA_8822C)
  14679. #define BITS_CAMW_DATA_8822C \
  14680. (BIT_MASK_CAMW_DATA_8822C << BIT_SHIFT_CAMW_DATA_8822C)
  14681. #define BIT_CLEAR_CAMW_DATA_8822C(x) ((x) & (~BITS_CAMW_DATA_8822C))
  14682. #define BIT_GET_CAMW_DATA_8822C(x) \
  14683. (((x) >> BIT_SHIFT_CAMW_DATA_8822C) & BIT_MASK_CAMW_DATA_8822C)
  14684. #define BIT_SET_CAMW_DATA_8822C(x, v) \
  14685. (BIT_CLEAR_CAMW_DATA_8822C(x) | BIT_CAMW_DATA_8822C(v))
  14686. /* 2 REG_CAMREAD_8822C (CAM READ REGISTER) */
  14687. #define BIT_SHIFT_CAMR_DATA_8822C 0
  14688. #define BIT_MASK_CAMR_DATA_8822C 0xffffffffL
  14689. #define BIT_CAMR_DATA_8822C(x) \
  14690. (((x) & BIT_MASK_CAMR_DATA_8822C) << BIT_SHIFT_CAMR_DATA_8822C)
  14691. #define BITS_CAMR_DATA_8822C \
  14692. (BIT_MASK_CAMR_DATA_8822C << BIT_SHIFT_CAMR_DATA_8822C)
  14693. #define BIT_CLEAR_CAMR_DATA_8822C(x) ((x) & (~BITS_CAMR_DATA_8822C))
  14694. #define BIT_GET_CAMR_DATA_8822C(x) \
  14695. (((x) >> BIT_SHIFT_CAMR_DATA_8822C) & BIT_MASK_CAMR_DATA_8822C)
  14696. #define BIT_SET_CAMR_DATA_8822C(x, v) \
  14697. (BIT_CLEAR_CAMR_DATA_8822C(x) | BIT_CAMR_DATA_8822C(v))
  14698. /* 2 REG_CAMDBG_8822C (CAM DEBUG REGISTER) */
  14699. #define BIT_SECCAM_INFO_8822C BIT(31)
  14700. #define BIT_SEC_KEYFOUND_8822C BIT(15)
  14701. #define BIT_SHIFT_CAMDBG_SEC_TYPE_8822C 12
  14702. #define BIT_MASK_CAMDBG_SEC_TYPE_8822C 0x7
  14703. #define BIT_CAMDBG_SEC_TYPE_8822C(x) \
  14704. (((x) & BIT_MASK_CAMDBG_SEC_TYPE_8822C) \
  14705. << BIT_SHIFT_CAMDBG_SEC_TYPE_8822C)
  14706. #define BITS_CAMDBG_SEC_TYPE_8822C \
  14707. (BIT_MASK_CAMDBG_SEC_TYPE_8822C << BIT_SHIFT_CAMDBG_SEC_TYPE_8822C)
  14708. #define BIT_CLEAR_CAMDBG_SEC_TYPE_8822C(x) ((x) & (~BITS_CAMDBG_SEC_TYPE_8822C))
  14709. #define BIT_GET_CAMDBG_SEC_TYPE_8822C(x) \
  14710. (((x) >> BIT_SHIFT_CAMDBG_SEC_TYPE_8822C) & \
  14711. BIT_MASK_CAMDBG_SEC_TYPE_8822C)
  14712. #define BIT_SET_CAMDBG_SEC_TYPE_8822C(x, v) \
  14713. (BIT_CLEAR_CAMDBG_SEC_TYPE_8822C(x) | BIT_CAMDBG_SEC_TYPE_8822C(v))
  14714. #define BIT_CAMDBG_EXT_SECTYPE_8822C BIT(11)
  14715. #define BIT_SHIFT_CAMDBG_MIC_KEY_IDX_8822C 5
  14716. #define BIT_MASK_CAMDBG_MIC_KEY_IDX_8822C 0x1f
  14717. #define BIT_CAMDBG_MIC_KEY_IDX_8822C(x) \
  14718. (((x) & BIT_MASK_CAMDBG_MIC_KEY_IDX_8822C) \
  14719. << BIT_SHIFT_CAMDBG_MIC_KEY_IDX_8822C)
  14720. #define BITS_CAMDBG_MIC_KEY_IDX_8822C \
  14721. (BIT_MASK_CAMDBG_MIC_KEY_IDX_8822C \
  14722. << BIT_SHIFT_CAMDBG_MIC_KEY_IDX_8822C)
  14723. #define BIT_CLEAR_CAMDBG_MIC_KEY_IDX_8822C(x) \
  14724. ((x) & (~BITS_CAMDBG_MIC_KEY_IDX_8822C))
  14725. #define BIT_GET_CAMDBG_MIC_KEY_IDX_8822C(x) \
  14726. (((x) >> BIT_SHIFT_CAMDBG_MIC_KEY_IDX_8822C) & \
  14727. BIT_MASK_CAMDBG_MIC_KEY_IDX_8822C)
  14728. #define BIT_SET_CAMDBG_MIC_KEY_IDX_8822C(x, v) \
  14729. (BIT_CLEAR_CAMDBG_MIC_KEY_IDX_8822C(x) | \
  14730. BIT_CAMDBG_MIC_KEY_IDX_8822C(v))
  14731. #define BIT_SHIFT_CAMDBG_SEC_KEY_IDX_8822C 0
  14732. #define BIT_MASK_CAMDBG_SEC_KEY_IDX_8822C 0x1f
  14733. #define BIT_CAMDBG_SEC_KEY_IDX_8822C(x) \
  14734. (((x) & BIT_MASK_CAMDBG_SEC_KEY_IDX_8822C) \
  14735. << BIT_SHIFT_CAMDBG_SEC_KEY_IDX_8822C)
  14736. #define BITS_CAMDBG_SEC_KEY_IDX_8822C \
  14737. (BIT_MASK_CAMDBG_SEC_KEY_IDX_8822C \
  14738. << BIT_SHIFT_CAMDBG_SEC_KEY_IDX_8822C)
  14739. #define BIT_CLEAR_CAMDBG_SEC_KEY_IDX_8822C(x) \
  14740. ((x) & (~BITS_CAMDBG_SEC_KEY_IDX_8822C))
  14741. #define BIT_GET_CAMDBG_SEC_KEY_IDX_8822C(x) \
  14742. (((x) >> BIT_SHIFT_CAMDBG_SEC_KEY_IDX_8822C) & \
  14743. BIT_MASK_CAMDBG_SEC_KEY_IDX_8822C)
  14744. #define BIT_SET_CAMDBG_SEC_KEY_IDX_8822C(x, v) \
  14745. (BIT_CLEAR_CAMDBG_SEC_KEY_IDX_8822C(x) | \
  14746. BIT_CAMDBG_SEC_KEY_IDX_8822C(v))
  14747. /* 2 REG_SECCFG_8822C (SECURITY CONFIGURATION REGISTER) */
  14748. #define BIT_DIS_GCLK_WAPI_8822C BIT(15)
  14749. #define BIT_DIS_GCLK_AES_8822C BIT(14)
  14750. #define BIT_DIS_GCLK_TKIP_8822C BIT(13)
  14751. #define BIT_AES_SEL_QC_1_8822C BIT(12)
  14752. #define BIT_AES_SEL_QC_0_8822C BIT(11)
  14753. #define BIT_CHK_BMC_8822C BIT(9)
  14754. #define BIT_CHK_KEYID_8822C BIT(8)
  14755. #define BIT_RXBCUSEDK_8822C BIT(7)
  14756. #define BIT_TXBCUSEDK_8822C BIT(6)
  14757. #define BIT_NOSKMC_8822C BIT(5)
  14758. #define BIT_SKBYA2_8822C BIT(4)
  14759. #define BIT_RXDEC_8822C BIT(3)
  14760. #define BIT_TXENC_8822C BIT(2)
  14761. #define BIT_RXUHUSEDK_8822C BIT(1)
  14762. #define BIT_TXUHUSEDK_8822C BIT(0)
  14763. /* 2 REG_RXFILTER_CATEGORY_1_8822C */
  14764. #define BIT_SHIFT_RXFILTER_CATEGORY_1_8822C 0
  14765. #define BIT_MASK_RXFILTER_CATEGORY_1_8822C 0xff
  14766. #define BIT_RXFILTER_CATEGORY_1_8822C(x) \
  14767. (((x) & BIT_MASK_RXFILTER_CATEGORY_1_8822C) \
  14768. << BIT_SHIFT_RXFILTER_CATEGORY_1_8822C)
  14769. #define BITS_RXFILTER_CATEGORY_1_8822C \
  14770. (BIT_MASK_RXFILTER_CATEGORY_1_8822C \
  14771. << BIT_SHIFT_RXFILTER_CATEGORY_1_8822C)
  14772. #define BIT_CLEAR_RXFILTER_CATEGORY_1_8822C(x) \
  14773. ((x) & (~BITS_RXFILTER_CATEGORY_1_8822C))
  14774. #define BIT_GET_RXFILTER_CATEGORY_1_8822C(x) \
  14775. (((x) >> BIT_SHIFT_RXFILTER_CATEGORY_1_8822C) & \
  14776. BIT_MASK_RXFILTER_CATEGORY_1_8822C)
  14777. #define BIT_SET_RXFILTER_CATEGORY_1_8822C(x, v) \
  14778. (BIT_CLEAR_RXFILTER_CATEGORY_1_8822C(x) | \
  14779. BIT_RXFILTER_CATEGORY_1_8822C(v))
  14780. /* 2 REG_RXFILTER_ACTION_1_8822C */
  14781. #define BIT_SHIFT_RXFILTER_ACTION_1_8822C 0
  14782. #define BIT_MASK_RXFILTER_ACTION_1_8822C 0xff
  14783. #define BIT_RXFILTER_ACTION_1_8822C(x) \
  14784. (((x) & BIT_MASK_RXFILTER_ACTION_1_8822C) \
  14785. << BIT_SHIFT_RXFILTER_ACTION_1_8822C)
  14786. #define BITS_RXFILTER_ACTION_1_8822C \
  14787. (BIT_MASK_RXFILTER_ACTION_1_8822C << BIT_SHIFT_RXFILTER_ACTION_1_8822C)
  14788. #define BIT_CLEAR_RXFILTER_ACTION_1_8822C(x) \
  14789. ((x) & (~BITS_RXFILTER_ACTION_1_8822C))
  14790. #define BIT_GET_RXFILTER_ACTION_1_8822C(x) \
  14791. (((x) >> BIT_SHIFT_RXFILTER_ACTION_1_8822C) & \
  14792. BIT_MASK_RXFILTER_ACTION_1_8822C)
  14793. #define BIT_SET_RXFILTER_ACTION_1_8822C(x, v) \
  14794. (BIT_CLEAR_RXFILTER_ACTION_1_8822C(x) | BIT_RXFILTER_ACTION_1_8822C(v))
  14795. /* 2 REG_RXFILTER_CATEGORY_2_8822C */
  14796. #define BIT_SHIFT_RXFILTER_CATEGORY_2_8822C 0
  14797. #define BIT_MASK_RXFILTER_CATEGORY_2_8822C 0xff
  14798. #define BIT_RXFILTER_CATEGORY_2_8822C(x) \
  14799. (((x) & BIT_MASK_RXFILTER_CATEGORY_2_8822C) \
  14800. << BIT_SHIFT_RXFILTER_CATEGORY_2_8822C)
  14801. #define BITS_RXFILTER_CATEGORY_2_8822C \
  14802. (BIT_MASK_RXFILTER_CATEGORY_2_8822C \
  14803. << BIT_SHIFT_RXFILTER_CATEGORY_2_8822C)
  14804. #define BIT_CLEAR_RXFILTER_CATEGORY_2_8822C(x) \
  14805. ((x) & (~BITS_RXFILTER_CATEGORY_2_8822C))
  14806. #define BIT_GET_RXFILTER_CATEGORY_2_8822C(x) \
  14807. (((x) >> BIT_SHIFT_RXFILTER_CATEGORY_2_8822C) & \
  14808. BIT_MASK_RXFILTER_CATEGORY_2_8822C)
  14809. #define BIT_SET_RXFILTER_CATEGORY_2_8822C(x, v) \
  14810. (BIT_CLEAR_RXFILTER_CATEGORY_2_8822C(x) | \
  14811. BIT_RXFILTER_CATEGORY_2_8822C(v))
  14812. /* 2 REG_RXFILTER_ACTION_2_8822C */
  14813. #define BIT_SHIFT_RXFILTER_ACTION_2_8822C 0
  14814. #define BIT_MASK_RXFILTER_ACTION_2_8822C 0xff
  14815. #define BIT_RXFILTER_ACTION_2_8822C(x) \
  14816. (((x) & BIT_MASK_RXFILTER_ACTION_2_8822C) \
  14817. << BIT_SHIFT_RXFILTER_ACTION_2_8822C)
  14818. #define BITS_RXFILTER_ACTION_2_8822C \
  14819. (BIT_MASK_RXFILTER_ACTION_2_8822C << BIT_SHIFT_RXFILTER_ACTION_2_8822C)
  14820. #define BIT_CLEAR_RXFILTER_ACTION_2_8822C(x) \
  14821. ((x) & (~BITS_RXFILTER_ACTION_2_8822C))
  14822. #define BIT_GET_RXFILTER_ACTION_2_8822C(x) \
  14823. (((x) >> BIT_SHIFT_RXFILTER_ACTION_2_8822C) & \
  14824. BIT_MASK_RXFILTER_ACTION_2_8822C)
  14825. #define BIT_SET_RXFILTER_ACTION_2_8822C(x, v) \
  14826. (BIT_CLEAR_RXFILTER_ACTION_2_8822C(x) | BIT_RXFILTER_ACTION_2_8822C(v))
  14827. /* 2 REG_RXFILTER_CATEGORY_3_8822C */
  14828. #define BIT_SHIFT_RXFILTER_CATEGORY_3_8822C 0
  14829. #define BIT_MASK_RXFILTER_CATEGORY_3_8822C 0xff
  14830. #define BIT_RXFILTER_CATEGORY_3_8822C(x) \
  14831. (((x) & BIT_MASK_RXFILTER_CATEGORY_3_8822C) \
  14832. << BIT_SHIFT_RXFILTER_CATEGORY_3_8822C)
  14833. #define BITS_RXFILTER_CATEGORY_3_8822C \
  14834. (BIT_MASK_RXFILTER_CATEGORY_3_8822C \
  14835. << BIT_SHIFT_RXFILTER_CATEGORY_3_8822C)
  14836. #define BIT_CLEAR_RXFILTER_CATEGORY_3_8822C(x) \
  14837. ((x) & (~BITS_RXFILTER_CATEGORY_3_8822C))
  14838. #define BIT_GET_RXFILTER_CATEGORY_3_8822C(x) \
  14839. (((x) >> BIT_SHIFT_RXFILTER_CATEGORY_3_8822C) & \
  14840. BIT_MASK_RXFILTER_CATEGORY_3_8822C)
  14841. #define BIT_SET_RXFILTER_CATEGORY_3_8822C(x, v) \
  14842. (BIT_CLEAR_RXFILTER_CATEGORY_3_8822C(x) | \
  14843. BIT_RXFILTER_CATEGORY_3_8822C(v))
  14844. /* 2 REG_RXFILTER_ACTION_3_8822C */
  14845. #define BIT_SHIFT_RXFILTER_ACTION_3_8822C 0
  14846. #define BIT_MASK_RXFILTER_ACTION_3_8822C 0xff
  14847. #define BIT_RXFILTER_ACTION_3_8822C(x) \
  14848. (((x) & BIT_MASK_RXFILTER_ACTION_3_8822C) \
  14849. << BIT_SHIFT_RXFILTER_ACTION_3_8822C)
  14850. #define BITS_RXFILTER_ACTION_3_8822C \
  14851. (BIT_MASK_RXFILTER_ACTION_3_8822C << BIT_SHIFT_RXFILTER_ACTION_3_8822C)
  14852. #define BIT_CLEAR_RXFILTER_ACTION_3_8822C(x) \
  14853. ((x) & (~BITS_RXFILTER_ACTION_3_8822C))
  14854. #define BIT_GET_RXFILTER_ACTION_3_8822C(x) \
  14855. (((x) >> BIT_SHIFT_RXFILTER_ACTION_3_8822C) & \
  14856. BIT_MASK_RXFILTER_ACTION_3_8822C)
  14857. #define BIT_SET_RXFILTER_ACTION_3_8822C(x, v) \
  14858. (BIT_CLEAR_RXFILTER_ACTION_3_8822C(x) | BIT_RXFILTER_ACTION_3_8822C(v))
  14859. /* 2 REG_RXFLTMAP3_8822C (RX FILTER MAP GROUP 3) */
  14860. #define BIT_MGTFLT15EN_FW_8822C BIT(15)
  14861. #define BIT_MGTFLT14EN_FW_8822C BIT(14)
  14862. #define BIT_MGTFLT13EN_FW_8822C BIT(13)
  14863. #define BIT_MGTFLT12EN_FW_8822C BIT(12)
  14864. #define BIT_MGTFLT11EN_FW_8822C BIT(11)
  14865. #define BIT_MGTFLT10EN_FW_8822C BIT(10)
  14866. #define BIT_MGTFLT9EN_FW_8822C BIT(9)
  14867. #define BIT_MGTFLT8EN_FW_8822C BIT(8)
  14868. #define BIT_MGTFLT7EN_FW_8822C BIT(7)
  14869. #define BIT_MGTFLT6EN_FW_8822C BIT(6)
  14870. #define BIT_MGTFLT5EN_FW_8822C BIT(5)
  14871. #define BIT_MGTFLT4EN_FW_8822C BIT(4)
  14872. #define BIT_MGTFLT3EN_FW_8822C BIT(3)
  14873. #define BIT_MGTFLT2EN_FW_8822C BIT(2)
  14874. #define BIT_MGTFLT1EN_FW_8822C BIT(1)
  14875. #define BIT_MGTFLT0EN_FW_8822C BIT(0)
  14876. /* 2 REG_RXFLTMAP4_8822C (RX FILTER MAP GROUP 4) */
  14877. #define BIT_CTRLFLT15EN_FW_8822C BIT(15)
  14878. #define BIT_CTRLFLT14EN_FW_8822C BIT(14)
  14879. #define BIT_CTRLFLT13EN_FW_8822C BIT(13)
  14880. #define BIT_CTRLFLT12EN_FW_8822C BIT(12)
  14881. #define BIT_CTRLFLT11EN_FW_8822C BIT(11)
  14882. #define BIT_CTRLFLT10EN_FW_8822C BIT(10)
  14883. #define BIT_CTRLFLT9EN_FW_8822C BIT(9)
  14884. #define BIT_CTRLFLT8EN_FW_8822C BIT(8)
  14885. #define BIT_CTRLFLT7EN_FW_8822C BIT(7)
  14886. #define BIT_CTRLFLT6EN_FW_8822C BIT(6)
  14887. #define BIT_CTRLFLT5EN_FW_8822C BIT(5)
  14888. #define BIT_CTRLFLT4EN_FW_8822C BIT(4)
  14889. #define BIT_CTRLFLT3EN_FW_8822C BIT(3)
  14890. #define BIT_CTRLFLT2EN_FW_8822C BIT(2)
  14891. #define BIT_CTRLFLT1EN_FW_8822C BIT(1)
  14892. #define BIT_CTRLFLT0EN_FW_8822C BIT(0)
  14893. /* 2 REG_RXFLTMAP5_8822C (RX FILTER MAP GROUP 5) */
  14894. #define BIT_DATAFLT15EN_FW_8822C BIT(15)
  14895. #define BIT_DATAFLT14EN_FW_8822C BIT(14)
  14896. #define BIT_DATAFLT13EN_FW_8822C BIT(13)
  14897. #define BIT_DATAFLT12EN_FW_8822C BIT(12)
  14898. #define BIT_DATAFLT11EN_FW_8822C BIT(11)
  14899. #define BIT_DATAFLT10EN_FW_8822C BIT(10)
  14900. #define BIT_DATAFLT9EN_FW_8822C BIT(9)
  14901. #define BIT_DATAFLT8EN_FW_8822C BIT(8)
  14902. #define BIT_DATAFLT7EN_FW_8822C BIT(7)
  14903. #define BIT_DATAFLT6EN_FW_8822C BIT(6)
  14904. #define BIT_DATAFLT5EN_FW_8822C BIT(5)
  14905. #define BIT_DATAFLT4EN_FW_8822C BIT(4)
  14906. #define BIT_DATAFLT3EN_FW_8822C BIT(3)
  14907. #define BIT_DATAFLT2EN_FW_8822C BIT(2)
  14908. #define BIT_DATAFLT1EN_FW_8822C BIT(1)
  14909. #define BIT_DATAFLT0EN_FW_8822C BIT(0)
  14910. /* 2 REG_RXFLTMAP6_8822C (RX FILTER MAP GROUP 6) */
  14911. #define BIT_ACTIONFLT15EN_FW_8822C BIT(15)
  14912. #define BIT_ACTIONFLT14EN_FW_8822C BIT(14)
  14913. #define BIT_ACTIONFLT13EN_FW_8822C BIT(13)
  14914. #define BIT_ACTIONFLT12EN_FW_8822C BIT(12)
  14915. #define BIT_ACTIONFLT11EN_FW_8822C BIT(11)
  14916. #define BIT_ACTIONFLT10EN_FW_8822C BIT(10)
  14917. #define BIT_ACTIONFLT9EN_FW_8822C BIT(9)
  14918. #define BIT_ACTIONFLT8EN_FW_8822C BIT(8)
  14919. #define BIT_ACTIONFLT7EN_FW_8822C BIT(7)
  14920. #define BIT_ACTIONFLT6EN_FW_8822C BIT(6)
  14921. #define BIT_ACTIONFLT5EN_FW_8822C BIT(5)
  14922. #define BIT_ACTIONFLT4EN_FW_8822C BIT(4)
  14923. #define BIT_ACTIONFLT3EN_FW_8822C BIT(3)
  14924. #define BIT_ACTIONFLT2EN_FW_8822C BIT(2)
  14925. #define BIT_ACTIONFLT1EN_FW_8822C BIT(1)
  14926. #define BIT_ACTIONFLT0EN_FW_8822C BIT(0)
  14927. /* 2 REG_WOW_CTRL_8822C (WAKE ON WLAN CONTROL REGISTER) */
  14928. #define BIT_SHIFT_PSF_BSSIDSEL_B2B1_8822C 6
  14929. #define BIT_MASK_PSF_BSSIDSEL_B2B1_8822C 0x3
  14930. #define BIT_PSF_BSSIDSEL_B2B1_8822C(x) \
  14931. (((x) & BIT_MASK_PSF_BSSIDSEL_B2B1_8822C) \
  14932. << BIT_SHIFT_PSF_BSSIDSEL_B2B1_8822C)
  14933. #define BITS_PSF_BSSIDSEL_B2B1_8822C \
  14934. (BIT_MASK_PSF_BSSIDSEL_B2B1_8822C << BIT_SHIFT_PSF_BSSIDSEL_B2B1_8822C)
  14935. #define BIT_CLEAR_PSF_BSSIDSEL_B2B1_8822C(x) \
  14936. ((x) & (~BITS_PSF_BSSIDSEL_B2B1_8822C))
  14937. #define BIT_GET_PSF_BSSIDSEL_B2B1_8822C(x) \
  14938. (((x) >> BIT_SHIFT_PSF_BSSIDSEL_B2B1_8822C) & \
  14939. BIT_MASK_PSF_BSSIDSEL_B2B1_8822C)
  14940. #define BIT_SET_PSF_BSSIDSEL_B2B1_8822C(x, v) \
  14941. (BIT_CLEAR_PSF_BSSIDSEL_B2B1_8822C(x) | BIT_PSF_BSSIDSEL_B2B1_8822C(v))
  14942. #define BIT_WOWHCI_8822C BIT(5)
  14943. #define BIT_PSF_BSSIDSEL_B0_8822C BIT(4)
  14944. #define BIT_UWF_8822C BIT(3)
  14945. #define BIT_MAGIC_8822C BIT(2)
  14946. #define BIT_WOWEN_8822C BIT(1)
  14947. #define BIT_FORCE_WAKEUP_8822C BIT(0)
  14948. /* 2 REG_NAN_RX_TSF_FILTER_8822C(NAN_RX_TSF_ADDRESS_FILTER) */
  14949. #define BIT_CHK_TSF_TA_8822C BIT(2)
  14950. #define BIT_CHK_TSF_CBSSID_8822C BIT(1)
  14951. #define BIT_CHK_TSF_EN_8822C BIT(0)
  14952. /* 2 REG_PS_RX_INFO_8822C (POWER SAVE RX INFORMATION REGISTER) */
  14953. #define BIT_SHIFT_PORTSEL__PS_RX_INFO_8822C 5
  14954. #define BIT_MASK_PORTSEL__PS_RX_INFO_8822C 0x7
  14955. #define BIT_PORTSEL__PS_RX_INFO_8822C(x) \
  14956. (((x) & BIT_MASK_PORTSEL__PS_RX_INFO_8822C) \
  14957. << BIT_SHIFT_PORTSEL__PS_RX_INFO_8822C)
  14958. #define BITS_PORTSEL__PS_RX_INFO_8822C \
  14959. (BIT_MASK_PORTSEL__PS_RX_INFO_8822C \
  14960. << BIT_SHIFT_PORTSEL__PS_RX_INFO_8822C)
  14961. #define BIT_CLEAR_PORTSEL__PS_RX_INFO_8822C(x) \
  14962. ((x) & (~BITS_PORTSEL__PS_RX_INFO_8822C))
  14963. #define BIT_GET_PORTSEL__PS_RX_INFO_8822C(x) \
  14964. (((x) >> BIT_SHIFT_PORTSEL__PS_RX_INFO_8822C) & \
  14965. BIT_MASK_PORTSEL__PS_RX_INFO_8822C)
  14966. #define BIT_SET_PORTSEL__PS_RX_INFO_8822C(x, v) \
  14967. (BIT_CLEAR_PORTSEL__PS_RX_INFO_8822C(x) | \
  14968. BIT_PORTSEL__PS_RX_INFO_8822C(v))
  14969. #define BIT_RXCTRLIN0_8822C BIT(4)
  14970. #define BIT_RXMGTIN0_8822C BIT(3)
  14971. #define BIT_RXDATAIN2_8822C BIT(2)
  14972. #define BIT_RXDATAIN1_8822C BIT(1)
  14973. #define BIT_RXDATAIN0_8822C BIT(0)
  14974. /* 2 REG_WMMPS_UAPSD_TID_8822C (WMM POWER SAVE UAPSD TID REGISTER) */
  14975. #define BIT_WMMPS_UAPSD_TID7_8822C BIT(7)
  14976. #define BIT_WMMPS_UAPSD_TID6_8822C BIT(6)
  14977. #define BIT_WMMPS_UAPSD_TID5_8822C BIT(5)
  14978. #define BIT_WMMPS_UAPSD_TID4_8822C BIT(4)
  14979. #define BIT_WMMPS_UAPSD_TID3_8822C BIT(3)
  14980. #define BIT_WMMPS_UAPSD_TID2_8822C BIT(2)
  14981. #define BIT_WMMPS_UAPSD_TID1_8822C BIT(1)
  14982. #define BIT_WMMPS_UAPSD_TID0_8822C BIT(0)
  14983. /* 2 REG_LPNAV_CTRL_8822C (LOW POWER NAV CONTROL REGISTER) */
  14984. /* 2 REG_WKFMCAM_CMD_8822C (WAKEUP FRAME CAM COMMAND REGISTER) */
  14985. #define BIT_WKFCAM_POLLING_V1_8822C BIT(31)
  14986. #define BIT_WKFCAM_CLR_V1_8822C BIT(30)
  14987. #define BIT_WKFCAM_WE_8822C BIT(16)
  14988. #define BIT_SHIFT_WKFCAM_ADDR_V2_8822C 8
  14989. #define BIT_MASK_WKFCAM_ADDR_V2_8822C 0xff
  14990. #define BIT_WKFCAM_ADDR_V2_8822C(x) \
  14991. (((x) & BIT_MASK_WKFCAM_ADDR_V2_8822C) \
  14992. << BIT_SHIFT_WKFCAM_ADDR_V2_8822C)
  14993. #define BITS_WKFCAM_ADDR_V2_8822C \
  14994. (BIT_MASK_WKFCAM_ADDR_V2_8822C << BIT_SHIFT_WKFCAM_ADDR_V2_8822C)
  14995. #define BIT_CLEAR_WKFCAM_ADDR_V2_8822C(x) ((x) & (~BITS_WKFCAM_ADDR_V2_8822C))
  14996. #define BIT_GET_WKFCAM_ADDR_V2_8822C(x) \
  14997. (((x) >> BIT_SHIFT_WKFCAM_ADDR_V2_8822C) & \
  14998. BIT_MASK_WKFCAM_ADDR_V2_8822C)
  14999. #define BIT_SET_WKFCAM_ADDR_V2_8822C(x, v) \
  15000. (BIT_CLEAR_WKFCAM_ADDR_V2_8822C(x) | BIT_WKFCAM_ADDR_V2_8822C(v))
  15001. #define BIT_SHIFT_WKFCAM_CAM_NUM_V1_8822C 0
  15002. #define BIT_MASK_WKFCAM_CAM_NUM_V1_8822C 0xff
  15003. #define BIT_WKFCAM_CAM_NUM_V1_8822C(x) \
  15004. (((x) & BIT_MASK_WKFCAM_CAM_NUM_V1_8822C) \
  15005. << BIT_SHIFT_WKFCAM_CAM_NUM_V1_8822C)
  15006. #define BITS_WKFCAM_CAM_NUM_V1_8822C \
  15007. (BIT_MASK_WKFCAM_CAM_NUM_V1_8822C << BIT_SHIFT_WKFCAM_CAM_NUM_V1_8822C)
  15008. #define BIT_CLEAR_WKFCAM_CAM_NUM_V1_8822C(x) \
  15009. ((x) & (~BITS_WKFCAM_CAM_NUM_V1_8822C))
  15010. #define BIT_GET_WKFCAM_CAM_NUM_V1_8822C(x) \
  15011. (((x) >> BIT_SHIFT_WKFCAM_CAM_NUM_V1_8822C) & \
  15012. BIT_MASK_WKFCAM_CAM_NUM_V1_8822C)
  15013. #define BIT_SET_WKFCAM_CAM_NUM_V1_8822C(x, v) \
  15014. (BIT_CLEAR_WKFCAM_CAM_NUM_V1_8822C(x) | BIT_WKFCAM_CAM_NUM_V1_8822C(v))
  15015. /* 2 REG_WKFMCAM_RWD_8822C (WAKEUP FRAME READ/WRITE DATA) */
  15016. #define BIT_SHIFT_WKFMCAM_RWD_8822C 0
  15017. #define BIT_MASK_WKFMCAM_RWD_8822C 0xffffffffL
  15018. #define BIT_WKFMCAM_RWD_8822C(x) \
  15019. (((x) & BIT_MASK_WKFMCAM_RWD_8822C) << BIT_SHIFT_WKFMCAM_RWD_8822C)
  15020. #define BITS_WKFMCAM_RWD_8822C \
  15021. (BIT_MASK_WKFMCAM_RWD_8822C << BIT_SHIFT_WKFMCAM_RWD_8822C)
  15022. #define BIT_CLEAR_WKFMCAM_RWD_8822C(x) ((x) & (~BITS_WKFMCAM_RWD_8822C))
  15023. #define BIT_GET_WKFMCAM_RWD_8822C(x) \
  15024. (((x) >> BIT_SHIFT_WKFMCAM_RWD_8822C) & BIT_MASK_WKFMCAM_RWD_8822C)
  15025. #define BIT_SET_WKFMCAM_RWD_8822C(x, v) \
  15026. (BIT_CLEAR_WKFMCAM_RWD_8822C(x) | BIT_WKFMCAM_RWD_8822C(v))
  15027. /* 2 REG_RXFLTMAP0_8822C (RX FILTER MAP GROUP 0) */
  15028. #define BIT_MGTFLT15EN_8822C BIT(15)
  15029. #define BIT_MGTFLT14EN_8822C BIT(14)
  15030. #define BIT_MGTFLT13EN_8822C BIT(13)
  15031. #define BIT_MGTFLT12EN_8822C BIT(12)
  15032. #define BIT_MGTFLT11EN_8822C BIT(11)
  15033. #define BIT_MGTFLT10EN_8822C BIT(10)
  15034. #define BIT_MGTFLT9EN_8822C BIT(9)
  15035. #define BIT_MGTFLT8EN_8822C BIT(8)
  15036. #define BIT_MGTFLT7EN_8822C BIT(7)
  15037. #define BIT_MGTFLT6EN_8822C BIT(6)
  15038. #define BIT_MGTFLT5EN_8822C BIT(5)
  15039. #define BIT_MGTFLT4EN_8822C BIT(4)
  15040. #define BIT_MGTFLT3EN_8822C BIT(3)
  15041. #define BIT_MGTFLT2EN_8822C BIT(2)
  15042. #define BIT_MGTFLT1EN_8822C BIT(1)
  15043. #define BIT_MGTFLT0EN_8822C BIT(0)
  15044. /* 2 REG_RXFLTMAP1_8822C (RX FILTER MAP GROUP 1) */
  15045. #define BIT_CTRLFLT15EN_8822C BIT(15)
  15046. #define BIT_CTRLFLT14EN_8822C BIT(14)
  15047. #define BIT_CTRLFLT13EN_8822C BIT(13)
  15048. #define BIT_CTRLFLT12EN_8822C BIT(12)
  15049. #define BIT_CTRLFLT11EN_8822C BIT(11)
  15050. #define BIT_CTRLFLT10EN_8822C BIT(10)
  15051. #define BIT_CTRLFLT9EN_8822C BIT(9)
  15052. #define BIT_CTRLFLT8EN_8822C BIT(8)
  15053. #define BIT_CTRLFLT7EN_8822C BIT(7)
  15054. #define BIT_CTRLFLT6EN_8822C BIT(6)
  15055. #define BIT_CTRLFLT5EN_8822C BIT(5)
  15056. #define BIT_CTRLFLT4EN_8822C BIT(4)
  15057. #define BIT_CTRLFLT3EN_8822C BIT(3)
  15058. #define BIT_CTRLFLT2EN_8822C BIT(2)
  15059. #define BIT_CTRLFLT1EN_8822C BIT(1)
  15060. #define BIT_CTRLFLT0EN_8822C BIT(0)
  15061. /* 2 REG_RXFLTMAP2_8822C (RX FILTER MAP GROUP 2) */
  15062. #define BIT_DATAFLT15EN_8822C BIT(15)
  15063. #define BIT_DATAFLT14EN_8822C BIT(14)
  15064. #define BIT_DATAFLT13EN_8822C BIT(13)
  15065. #define BIT_DATAFLT12EN_8822C BIT(12)
  15066. #define BIT_DATAFLT11EN_8822C BIT(11)
  15067. #define BIT_DATAFLT10EN_8822C BIT(10)
  15068. #define BIT_DATAFLT9EN_8822C BIT(9)
  15069. #define BIT_DATAFLT8EN_8822C BIT(8)
  15070. #define BIT_DATAFLT7EN_8822C BIT(7)
  15071. #define BIT_DATAFLT6EN_8822C BIT(6)
  15072. #define BIT_DATAFLT5EN_8822C BIT(5)
  15073. #define BIT_DATAFLT4EN_8822C BIT(4)
  15074. #define BIT_DATAFLT3EN_8822C BIT(3)
  15075. #define BIT_DATAFLT2EN_8822C BIT(2)
  15076. #define BIT_DATAFLT1EN_8822C BIT(1)
  15077. #define BIT_DATAFLT0EN_8822C BIT(0)
  15078. /* 2 REG_RSVD_8822C */
  15079. /* 2 REG_BCN_PSR_RPT_8822C (BEACON PARSER REPORT REGISTER) */
  15080. #define BIT_SHIFT_DTIM_CNT_8822C 24
  15081. #define BIT_MASK_DTIM_CNT_8822C 0xff
  15082. #define BIT_DTIM_CNT_8822C(x) \
  15083. (((x) & BIT_MASK_DTIM_CNT_8822C) << BIT_SHIFT_DTIM_CNT_8822C)
  15084. #define BITS_DTIM_CNT_8822C \
  15085. (BIT_MASK_DTIM_CNT_8822C << BIT_SHIFT_DTIM_CNT_8822C)
  15086. #define BIT_CLEAR_DTIM_CNT_8822C(x) ((x) & (~BITS_DTIM_CNT_8822C))
  15087. #define BIT_GET_DTIM_CNT_8822C(x) \
  15088. (((x) >> BIT_SHIFT_DTIM_CNT_8822C) & BIT_MASK_DTIM_CNT_8822C)
  15089. #define BIT_SET_DTIM_CNT_8822C(x, v) \
  15090. (BIT_CLEAR_DTIM_CNT_8822C(x) | BIT_DTIM_CNT_8822C(v))
  15091. #define BIT_SHIFT_DTIM_PERIOD_8822C 16
  15092. #define BIT_MASK_DTIM_PERIOD_8822C 0xff
  15093. #define BIT_DTIM_PERIOD_8822C(x) \
  15094. (((x) & BIT_MASK_DTIM_PERIOD_8822C) << BIT_SHIFT_DTIM_PERIOD_8822C)
  15095. #define BITS_DTIM_PERIOD_8822C \
  15096. (BIT_MASK_DTIM_PERIOD_8822C << BIT_SHIFT_DTIM_PERIOD_8822C)
  15097. #define BIT_CLEAR_DTIM_PERIOD_8822C(x) ((x) & (~BITS_DTIM_PERIOD_8822C))
  15098. #define BIT_GET_DTIM_PERIOD_8822C(x) \
  15099. (((x) >> BIT_SHIFT_DTIM_PERIOD_8822C) & BIT_MASK_DTIM_PERIOD_8822C)
  15100. #define BIT_SET_DTIM_PERIOD_8822C(x, v) \
  15101. (BIT_CLEAR_DTIM_PERIOD_8822C(x) | BIT_DTIM_PERIOD_8822C(v))
  15102. #define BIT_DTIM_8822C BIT(15)
  15103. #define BIT_TIM_8822C BIT(14)
  15104. #define BIT_RPT_VALID_8822C BIT(13)
  15105. #define BIT_SHIFT_PS_AID_0_8822C 0
  15106. #define BIT_MASK_PS_AID_0_8822C 0x7ff
  15107. #define BIT_PS_AID_0_8822C(x) \
  15108. (((x) & BIT_MASK_PS_AID_0_8822C) << BIT_SHIFT_PS_AID_0_8822C)
  15109. #define BITS_PS_AID_0_8822C \
  15110. (BIT_MASK_PS_AID_0_8822C << BIT_SHIFT_PS_AID_0_8822C)
  15111. #define BIT_CLEAR_PS_AID_0_8822C(x) ((x) & (~BITS_PS_AID_0_8822C))
  15112. #define BIT_GET_PS_AID_0_8822C(x) \
  15113. (((x) >> BIT_SHIFT_PS_AID_0_8822C) & BIT_MASK_PS_AID_0_8822C)
  15114. #define BIT_SET_PS_AID_0_8822C(x, v) \
  15115. (BIT_CLEAR_PS_AID_0_8822C(x) | BIT_PS_AID_0_8822C(v))
  15116. /* 2 REG_FLC_RPC_8822C (FW LPS CONDITION -- RX PKT COUNTER) */
  15117. #define BIT_SHIFT_FLC_RPC_8822C 0
  15118. #define BIT_MASK_FLC_RPC_8822C 0xff
  15119. #define BIT_FLC_RPC_8822C(x) \
  15120. (((x) & BIT_MASK_FLC_RPC_8822C) << BIT_SHIFT_FLC_RPC_8822C)
  15121. #define BITS_FLC_RPC_8822C (BIT_MASK_FLC_RPC_8822C << BIT_SHIFT_FLC_RPC_8822C)
  15122. #define BIT_CLEAR_FLC_RPC_8822C(x) ((x) & (~BITS_FLC_RPC_8822C))
  15123. #define BIT_GET_FLC_RPC_8822C(x) \
  15124. (((x) >> BIT_SHIFT_FLC_RPC_8822C) & BIT_MASK_FLC_RPC_8822C)
  15125. #define BIT_SET_FLC_RPC_8822C(x, v) \
  15126. (BIT_CLEAR_FLC_RPC_8822C(x) | BIT_FLC_RPC_8822C(v))
  15127. /* 2 REG_FLC_RPCT_8822C (FLC_RPC THRESHOLD) */
  15128. #define BIT_SHIFT_FLC_RPCT_8822C 0
  15129. #define BIT_MASK_FLC_RPCT_8822C 0xff
  15130. #define BIT_FLC_RPCT_8822C(x) \
  15131. (((x) & BIT_MASK_FLC_RPCT_8822C) << BIT_SHIFT_FLC_RPCT_8822C)
  15132. #define BITS_FLC_RPCT_8822C \
  15133. (BIT_MASK_FLC_RPCT_8822C << BIT_SHIFT_FLC_RPCT_8822C)
  15134. #define BIT_CLEAR_FLC_RPCT_8822C(x) ((x) & (~BITS_FLC_RPCT_8822C))
  15135. #define BIT_GET_FLC_RPCT_8822C(x) \
  15136. (((x) >> BIT_SHIFT_FLC_RPCT_8822C) & BIT_MASK_FLC_RPCT_8822C)
  15137. #define BIT_SET_FLC_RPCT_8822C(x, v) \
  15138. (BIT_CLEAR_FLC_RPCT_8822C(x) | BIT_FLC_RPCT_8822C(v))
  15139. /* 2 REG_FLC_PTS_8822C (PKT TYPE SELECTION OF FLC_RPC T) */
  15140. #define BIT_CMF_8822C BIT(2)
  15141. #define BIT_CCF_8822C BIT(1)
  15142. #define BIT_CDF_8822C BIT(0)
  15143. /* 2 REG_FLC_TRPC_8822C (TIMER OF FLC_RPC) */
  15144. #define BIT_FLC_RPCT_V1_8822C BIT(7)
  15145. #define BIT_MODE_8822C BIT(6)
  15146. #define BIT_SHIFT_TRPCD_8822C 0
  15147. #define BIT_MASK_TRPCD_8822C 0x3f
  15148. #define BIT_TRPCD_8822C(x) \
  15149. (((x) & BIT_MASK_TRPCD_8822C) << BIT_SHIFT_TRPCD_8822C)
  15150. #define BITS_TRPCD_8822C (BIT_MASK_TRPCD_8822C << BIT_SHIFT_TRPCD_8822C)
  15151. #define BIT_CLEAR_TRPCD_8822C(x) ((x) & (~BITS_TRPCD_8822C))
  15152. #define BIT_GET_TRPCD_8822C(x) \
  15153. (((x) >> BIT_SHIFT_TRPCD_8822C) & BIT_MASK_TRPCD_8822C)
  15154. #define BIT_SET_TRPCD_8822C(x, v) \
  15155. (BIT_CLEAR_TRPCD_8822C(x) | BIT_TRPCD_8822C(v))
  15156. /* 2 REG_RXPKTMON_CTRL_8822C */
  15157. #define BIT_SHIFT_RXBKQPKT_SEQ_8822C 20
  15158. #define BIT_MASK_RXBKQPKT_SEQ_8822C 0xf
  15159. #define BIT_RXBKQPKT_SEQ_8822C(x) \
  15160. (((x) & BIT_MASK_RXBKQPKT_SEQ_8822C) << BIT_SHIFT_RXBKQPKT_SEQ_8822C)
  15161. #define BITS_RXBKQPKT_SEQ_8822C \
  15162. (BIT_MASK_RXBKQPKT_SEQ_8822C << BIT_SHIFT_RXBKQPKT_SEQ_8822C)
  15163. #define BIT_CLEAR_RXBKQPKT_SEQ_8822C(x) ((x) & (~BITS_RXBKQPKT_SEQ_8822C))
  15164. #define BIT_GET_RXBKQPKT_SEQ_8822C(x) \
  15165. (((x) >> BIT_SHIFT_RXBKQPKT_SEQ_8822C) & BIT_MASK_RXBKQPKT_SEQ_8822C)
  15166. #define BIT_SET_RXBKQPKT_SEQ_8822C(x, v) \
  15167. (BIT_CLEAR_RXBKQPKT_SEQ_8822C(x) | BIT_RXBKQPKT_SEQ_8822C(v))
  15168. #define BIT_SHIFT_RXBEQPKT_SEQ_8822C 16
  15169. #define BIT_MASK_RXBEQPKT_SEQ_8822C 0xf
  15170. #define BIT_RXBEQPKT_SEQ_8822C(x) \
  15171. (((x) & BIT_MASK_RXBEQPKT_SEQ_8822C) << BIT_SHIFT_RXBEQPKT_SEQ_8822C)
  15172. #define BITS_RXBEQPKT_SEQ_8822C \
  15173. (BIT_MASK_RXBEQPKT_SEQ_8822C << BIT_SHIFT_RXBEQPKT_SEQ_8822C)
  15174. #define BIT_CLEAR_RXBEQPKT_SEQ_8822C(x) ((x) & (~BITS_RXBEQPKT_SEQ_8822C))
  15175. #define BIT_GET_RXBEQPKT_SEQ_8822C(x) \
  15176. (((x) >> BIT_SHIFT_RXBEQPKT_SEQ_8822C) & BIT_MASK_RXBEQPKT_SEQ_8822C)
  15177. #define BIT_SET_RXBEQPKT_SEQ_8822C(x, v) \
  15178. (BIT_CLEAR_RXBEQPKT_SEQ_8822C(x) | BIT_RXBEQPKT_SEQ_8822C(v))
  15179. #define BIT_SHIFT_RXVIQPKT_SEQ_8822C 12
  15180. #define BIT_MASK_RXVIQPKT_SEQ_8822C 0xf
  15181. #define BIT_RXVIQPKT_SEQ_8822C(x) \
  15182. (((x) & BIT_MASK_RXVIQPKT_SEQ_8822C) << BIT_SHIFT_RXVIQPKT_SEQ_8822C)
  15183. #define BITS_RXVIQPKT_SEQ_8822C \
  15184. (BIT_MASK_RXVIQPKT_SEQ_8822C << BIT_SHIFT_RXVIQPKT_SEQ_8822C)
  15185. #define BIT_CLEAR_RXVIQPKT_SEQ_8822C(x) ((x) & (~BITS_RXVIQPKT_SEQ_8822C))
  15186. #define BIT_GET_RXVIQPKT_SEQ_8822C(x) \
  15187. (((x) >> BIT_SHIFT_RXVIQPKT_SEQ_8822C) & BIT_MASK_RXVIQPKT_SEQ_8822C)
  15188. #define BIT_SET_RXVIQPKT_SEQ_8822C(x, v) \
  15189. (BIT_CLEAR_RXVIQPKT_SEQ_8822C(x) | BIT_RXVIQPKT_SEQ_8822C(v))
  15190. #define BIT_SHIFT_RXVOQPKT_SEQ_8822C 8
  15191. #define BIT_MASK_RXVOQPKT_SEQ_8822C 0xf
  15192. #define BIT_RXVOQPKT_SEQ_8822C(x) \
  15193. (((x) & BIT_MASK_RXVOQPKT_SEQ_8822C) << BIT_SHIFT_RXVOQPKT_SEQ_8822C)
  15194. #define BITS_RXVOQPKT_SEQ_8822C \
  15195. (BIT_MASK_RXVOQPKT_SEQ_8822C << BIT_SHIFT_RXVOQPKT_SEQ_8822C)
  15196. #define BIT_CLEAR_RXVOQPKT_SEQ_8822C(x) ((x) & (~BITS_RXVOQPKT_SEQ_8822C))
  15197. #define BIT_GET_RXVOQPKT_SEQ_8822C(x) \
  15198. (((x) >> BIT_SHIFT_RXVOQPKT_SEQ_8822C) & BIT_MASK_RXVOQPKT_SEQ_8822C)
  15199. #define BIT_SET_RXVOQPKT_SEQ_8822C(x, v) \
  15200. (BIT_CLEAR_RXVOQPKT_SEQ_8822C(x) | BIT_RXVOQPKT_SEQ_8822C(v))
  15201. #define BIT_RXBKQPKT_ERR_8822C BIT(7)
  15202. #define BIT_RXBEQPKT_ERR_8822C BIT(6)
  15203. #define BIT_RXVIQPKT_ERR_8822C BIT(5)
  15204. #define BIT_RXVOQPKT_ERR_8822C BIT(4)
  15205. #define BIT_RXDMA_MON_EN_8822C BIT(2)
  15206. #define BIT_RXPKT_MON_RST_8822C BIT(1)
  15207. #define BIT_RXPKT_MON_EN_8822C BIT(0)
  15208. /* 2 REG_STATE_MON_8822C */
  15209. #define BIT_SHIFT_STATE_SEL_8822C 24
  15210. #define BIT_MASK_STATE_SEL_8822C 0x1f
  15211. #define BIT_STATE_SEL_8822C(x) \
  15212. (((x) & BIT_MASK_STATE_SEL_8822C) << BIT_SHIFT_STATE_SEL_8822C)
  15213. #define BITS_STATE_SEL_8822C \
  15214. (BIT_MASK_STATE_SEL_8822C << BIT_SHIFT_STATE_SEL_8822C)
  15215. #define BIT_CLEAR_STATE_SEL_8822C(x) ((x) & (~BITS_STATE_SEL_8822C))
  15216. #define BIT_GET_STATE_SEL_8822C(x) \
  15217. (((x) >> BIT_SHIFT_STATE_SEL_8822C) & BIT_MASK_STATE_SEL_8822C)
  15218. #define BIT_SET_STATE_SEL_8822C(x, v) \
  15219. (BIT_CLEAR_STATE_SEL_8822C(x) | BIT_STATE_SEL_8822C(v))
  15220. #define BIT_SHIFT_STATE_INFO_8822C 8
  15221. #define BIT_MASK_STATE_INFO_8822C 0xff
  15222. #define BIT_STATE_INFO_8822C(x) \
  15223. (((x) & BIT_MASK_STATE_INFO_8822C) << BIT_SHIFT_STATE_INFO_8822C)
  15224. #define BITS_STATE_INFO_8822C \
  15225. (BIT_MASK_STATE_INFO_8822C << BIT_SHIFT_STATE_INFO_8822C)
  15226. #define BIT_CLEAR_STATE_INFO_8822C(x) ((x) & (~BITS_STATE_INFO_8822C))
  15227. #define BIT_GET_STATE_INFO_8822C(x) \
  15228. (((x) >> BIT_SHIFT_STATE_INFO_8822C) & BIT_MASK_STATE_INFO_8822C)
  15229. #define BIT_SET_STATE_INFO_8822C(x, v) \
  15230. (BIT_CLEAR_STATE_INFO_8822C(x) | BIT_STATE_INFO_8822C(v))
  15231. #define BIT_UPD_NXT_STATE_8822C BIT(7)
  15232. #define BIT_SHIFT_CUR_STATE_8822C 0
  15233. #define BIT_MASK_CUR_STATE_8822C 0x7f
  15234. #define BIT_CUR_STATE_8822C(x) \
  15235. (((x) & BIT_MASK_CUR_STATE_8822C) << BIT_SHIFT_CUR_STATE_8822C)
  15236. #define BITS_CUR_STATE_8822C \
  15237. (BIT_MASK_CUR_STATE_8822C << BIT_SHIFT_CUR_STATE_8822C)
  15238. #define BIT_CLEAR_CUR_STATE_8822C(x) ((x) & (~BITS_CUR_STATE_8822C))
  15239. #define BIT_GET_CUR_STATE_8822C(x) \
  15240. (((x) >> BIT_SHIFT_CUR_STATE_8822C) & BIT_MASK_CUR_STATE_8822C)
  15241. #define BIT_SET_CUR_STATE_8822C(x, v) \
  15242. (BIT_CLEAR_CUR_STATE_8822C(x) | BIT_CUR_STATE_8822C(v))
  15243. /* 2 REG_ERROR_MON_8822C */
  15244. #define BIT_CSIRPT_LEN_BB_MORE_THAN_MAC_8822C BIT(23)
  15245. #define BIT_CSI_CHKSUM_ERROR_8822C BIT(22)
  15246. #define BIT_MACRX_ERR_4_8822C BIT(20)
  15247. #define BIT_MACRX_ERR_3_8822C BIT(19)
  15248. #define BIT_MACRX_ERR_2_8822C BIT(18)
  15249. #define BIT_MACRX_ERR_1_8822C BIT(17)
  15250. #define BIT_MACRX_ERR_0_8822C BIT(16)
  15251. #define BIT_WMAC_PRETX_ERRHDL_EN_8822C BIT(15)
  15252. #define BIT_MACTX_ERR_5_8822C BIT(5)
  15253. #define BIT_MACTX_ERR_4_8822C BIT(4)
  15254. #define BIT_MACTX_ERR_3_8822C BIT(3)
  15255. #define BIT_MACTX_ERR_2_8822C BIT(2)
  15256. #define BIT_MACTX_ERR_1_8822C BIT(1)
  15257. #define BIT_MACTX_ERR_0_8822C BIT(0)
  15258. /* 2 REG_SEARCH_MACID_8822C */
  15259. #define BIT_EN_TXRPTBUF_CLK_8822C BIT(31)
  15260. #define BIT_SHIFT_INFO_INDEX_OFFSET_8822C 16
  15261. #define BIT_MASK_INFO_INDEX_OFFSET_8822C 0x1fff
  15262. #define BIT_INFO_INDEX_OFFSET_8822C(x) \
  15263. (((x) & BIT_MASK_INFO_INDEX_OFFSET_8822C) \
  15264. << BIT_SHIFT_INFO_INDEX_OFFSET_8822C)
  15265. #define BITS_INFO_INDEX_OFFSET_8822C \
  15266. (BIT_MASK_INFO_INDEX_OFFSET_8822C << BIT_SHIFT_INFO_INDEX_OFFSET_8822C)
  15267. #define BIT_CLEAR_INFO_INDEX_OFFSET_8822C(x) \
  15268. ((x) & (~BITS_INFO_INDEX_OFFSET_8822C))
  15269. #define BIT_GET_INFO_INDEX_OFFSET_8822C(x) \
  15270. (((x) >> BIT_SHIFT_INFO_INDEX_OFFSET_8822C) & \
  15271. BIT_MASK_INFO_INDEX_OFFSET_8822C)
  15272. #define BIT_SET_INFO_INDEX_OFFSET_8822C(x, v) \
  15273. (BIT_CLEAR_INFO_INDEX_OFFSET_8822C(x) | BIT_INFO_INDEX_OFFSET_8822C(v))
  15274. #define BIT_WMAC_SRCH_FIFOFULL_8822C BIT(15)
  15275. #define BIT_DIS_INFOSRCH_8822C BIT(14)
  15276. #define BIT_SHIFT_INFO_ADDR_OFFSET_8822C 0
  15277. #define BIT_MASK_INFO_ADDR_OFFSET_8822C 0x1fff
  15278. #define BIT_INFO_ADDR_OFFSET_8822C(x) \
  15279. (((x) & BIT_MASK_INFO_ADDR_OFFSET_8822C) \
  15280. << BIT_SHIFT_INFO_ADDR_OFFSET_8822C)
  15281. #define BITS_INFO_ADDR_OFFSET_8822C \
  15282. (BIT_MASK_INFO_ADDR_OFFSET_8822C << BIT_SHIFT_INFO_ADDR_OFFSET_8822C)
  15283. #define BIT_CLEAR_INFO_ADDR_OFFSET_8822C(x) \
  15284. ((x) & (~BITS_INFO_ADDR_OFFSET_8822C))
  15285. #define BIT_GET_INFO_ADDR_OFFSET_8822C(x) \
  15286. (((x) >> BIT_SHIFT_INFO_ADDR_OFFSET_8822C) & \
  15287. BIT_MASK_INFO_ADDR_OFFSET_8822C)
  15288. #define BIT_SET_INFO_ADDR_OFFSET_8822C(x, v) \
  15289. (BIT_CLEAR_INFO_ADDR_OFFSET_8822C(x) | BIT_INFO_ADDR_OFFSET_8822C(v))
  15290. /* 2 REG_BT_COEX_TABLE_8822C (BT-COEXISTENCE CONTROL REGISTER) */
  15291. #define BIT_SHIFT_COEX_TABLE_1_8822C 0
  15292. #define BIT_MASK_COEX_TABLE_1_8822C 0xffffffffL
  15293. #define BIT_COEX_TABLE_1_8822C(x) \
  15294. (((x) & BIT_MASK_COEX_TABLE_1_8822C) << BIT_SHIFT_COEX_TABLE_1_8822C)
  15295. #define BITS_COEX_TABLE_1_8822C \
  15296. (BIT_MASK_COEX_TABLE_1_8822C << BIT_SHIFT_COEX_TABLE_1_8822C)
  15297. #define BIT_CLEAR_COEX_TABLE_1_8822C(x) ((x) & (~BITS_COEX_TABLE_1_8822C))
  15298. #define BIT_GET_COEX_TABLE_1_8822C(x) \
  15299. (((x) >> BIT_SHIFT_COEX_TABLE_1_8822C) & BIT_MASK_COEX_TABLE_1_8822C)
  15300. #define BIT_SET_COEX_TABLE_1_8822C(x, v) \
  15301. (BIT_CLEAR_COEX_TABLE_1_8822C(x) | BIT_COEX_TABLE_1_8822C(v))
  15302. /* 2 REG_BT_COEX_TABLE2_8822C (BT-COEXISTENCE CONTROL REGISTER) */
  15303. #define BIT_SHIFT_COEX_TABLE_2_8822C 0
  15304. #define BIT_MASK_COEX_TABLE_2_8822C 0xffffffffL
  15305. #define BIT_COEX_TABLE_2_8822C(x) \
  15306. (((x) & BIT_MASK_COEX_TABLE_2_8822C) << BIT_SHIFT_COEX_TABLE_2_8822C)
  15307. #define BITS_COEX_TABLE_2_8822C \
  15308. (BIT_MASK_COEX_TABLE_2_8822C << BIT_SHIFT_COEX_TABLE_2_8822C)
  15309. #define BIT_CLEAR_COEX_TABLE_2_8822C(x) ((x) & (~BITS_COEX_TABLE_2_8822C))
  15310. #define BIT_GET_COEX_TABLE_2_8822C(x) \
  15311. (((x) >> BIT_SHIFT_COEX_TABLE_2_8822C) & BIT_MASK_COEX_TABLE_2_8822C)
  15312. #define BIT_SET_COEX_TABLE_2_8822C(x, v) \
  15313. (BIT_CLEAR_COEX_TABLE_2_8822C(x) | BIT_COEX_TABLE_2_8822C(v))
  15314. /* 2 REG_BT_COEX_BREAK_TABLE_8822C (BT-COEXISTENCE CONTROL REGISTER) */
  15315. #define BIT_SHIFT_BREAK_TABLE_2_8822C 16
  15316. #define BIT_MASK_BREAK_TABLE_2_8822C 0xffff
  15317. #define BIT_BREAK_TABLE_2_8822C(x) \
  15318. (((x) & BIT_MASK_BREAK_TABLE_2_8822C) << BIT_SHIFT_BREAK_TABLE_2_8822C)
  15319. #define BITS_BREAK_TABLE_2_8822C \
  15320. (BIT_MASK_BREAK_TABLE_2_8822C << BIT_SHIFT_BREAK_TABLE_2_8822C)
  15321. #define BIT_CLEAR_BREAK_TABLE_2_8822C(x) ((x) & (~BITS_BREAK_TABLE_2_8822C))
  15322. #define BIT_GET_BREAK_TABLE_2_8822C(x) \
  15323. (((x) >> BIT_SHIFT_BREAK_TABLE_2_8822C) & BIT_MASK_BREAK_TABLE_2_8822C)
  15324. #define BIT_SET_BREAK_TABLE_2_8822C(x, v) \
  15325. (BIT_CLEAR_BREAK_TABLE_2_8822C(x) | BIT_BREAK_TABLE_2_8822C(v))
  15326. #define BIT_SHIFT_BREAK_TABLE_1_8822C 0
  15327. #define BIT_MASK_BREAK_TABLE_1_8822C 0xffff
  15328. #define BIT_BREAK_TABLE_1_8822C(x) \
  15329. (((x) & BIT_MASK_BREAK_TABLE_1_8822C) << BIT_SHIFT_BREAK_TABLE_1_8822C)
  15330. #define BITS_BREAK_TABLE_1_8822C \
  15331. (BIT_MASK_BREAK_TABLE_1_8822C << BIT_SHIFT_BREAK_TABLE_1_8822C)
  15332. #define BIT_CLEAR_BREAK_TABLE_1_8822C(x) ((x) & (~BITS_BREAK_TABLE_1_8822C))
  15333. #define BIT_GET_BREAK_TABLE_1_8822C(x) \
  15334. (((x) >> BIT_SHIFT_BREAK_TABLE_1_8822C) & BIT_MASK_BREAK_TABLE_1_8822C)
  15335. #define BIT_SET_BREAK_TABLE_1_8822C(x, v) \
  15336. (BIT_CLEAR_BREAK_TABLE_1_8822C(x) | BIT_BREAK_TABLE_1_8822C(v))
  15337. /* 2 REG_BT_COEX_TABLE_H_8822C (BT-COEXISTENCE CONTROL REGISTER) */
  15338. #define BIT_PRI_MASK_RX_RESP_V1_8822C BIT(30)
  15339. #define BIT_PRI_MASK_RXOFDM_V1_8822C BIT(29)
  15340. #define BIT_PRI_MASK_RXCCK_V1_8822C BIT(28)
  15341. #define BIT_SHIFT_PRI_MASK_TXAC_8822C 21
  15342. #define BIT_MASK_PRI_MASK_TXAC_8822C 0x7f
  15343. #define BIT_PRI_MASK_TXAC_8822C(x) \
  15344. (((x) & BIT_MASK_PRI_MASK_TXAC_8822C) << BIT_SHIFT_PRI_MASK_TXAC_8822C)
  15345. #define BITS_PRI_MASK_TXAC_8822C \
  15346. (BIT_MASK_PRI_MASK_TXAC_8822C << BIT_SHIFT_PRI_MASK_TXAC_8822C)
  15347. #define BIT_CLEAR_PRI_MASK_TXAC_8822C(x) ((x) & (~BITS_PRI_MASK_TXAC_8822C))
  15348. #define BIT_GET_PRI_MASK_TXAC_8822C(x) \
  15349. (((x) >> BIT_SHIFT_PRI_MASK_TXAC_8822C) & BIT_MASK_PRI_MASK_TXAC_8822C)
  15350. #define BIT_SET_PRI_MASK_TXAC_8822C(x, v) \
  15351. (BIT_CLEAR_PRI_MASK_TXAC_8822C(x) | BIT_PRI_MASK_TXAC_8822C(v))
  15352. #define BIT_SHIFT_PRI_MASK_NAV_8822C 13
  15353. #define BIT_MASK_PRI_MASK_NAV_8822C 0xff
  15354. #define BIT_PRI_MASK_NAV_8822C(x) \
  15355. (((x) & BIT_MASK_PRI_MASK_NAV_8822C) << BIT_SHIFT_PRI_MASK_NAV_8822C)
  15356. #define BITS_PRI_MASK_NAV_8822C \
  15357. (BIT_MASK_PRI_MASK_NAV_8822C << BIT_SHIFT_PRI_MASK_NAV_8822C)
  15358. #define BIT_CLEAR_PRI_MASK_NAV_8822C(x) ((x) & (~BITS_PRI_MASK_NAV_8822C))
  15359. #define BIT_GET_PRI_MASK_NAV_8822C(x) \
  15360. (((x) >> BIT_SHIFT_PRI_MASK_NAV_8822C) & BIT_MASK_PRI_MASK_NAV_8822C)
  15361. #define BIT_SET_PRI_MASK_NAV_8822C(x, v) \
  15362. (BIT_CLEAR_PRI_MASK_NAV_8822C(x) | BIT_PRI_MASK_NAV_8822C(v))
  15363. #define BIT_PRI_MASK_CCK_V1_8822C BIT(12)
  15364. #define BIT_PRI_MASK_OFDM_V1_8822C BIT(11)
  15365. #define BIT_PRI_MASK_RTY_V1_8822C BIT(10)
  15366. #define BIT_SHIFT_PRI_MASK_NUM_8822C 6
  15367. #define BIT_MASK_PRI_MASK_NUM_8822C 0xf
  15368. #define BIT_PRI_MASK_NUM_8822C(x) \
  15369. (((x) & BIT_MASK_PRI_MASK_NUM_8822C) << BIT_SHIFT_PRI_MASK_NUM_8822C)
  15370. #define BITS_PRI_MASK_NUM_8822C \
  15371. (BIT_MASK_PRI_MASK_NUM_8822C << BIT_SHIFT_PRI_MASK_NUM_8822C)
  15372. #define BIT_CLEAR_PRI_MASK_NUM_8822C(x) ((x) & (~BITS_PRI_MASK_NUM_8822C))
  15373. #define BIT_GET_PRI_MASK_NUM_8822C(x) \
  15374. (((x) >> BIT_SHIFT_PRI_MASK_NUM_8822C) & BIT_MASK_PRI_MASK_NUM_8822C)
  15375. #define BIT_SET_PRI_MASK_NUM_8822C(x, v) \
  15376. (BIT_CLEAR_PRI_MASK_NUM_8822C(x) | BIT_PRI_MASK_NUM_8822C(v))
  15377. #define BIT_SHIFT_PRI_MASK_TYPE_8822C 2
  15378. #define BIT_MASK_PRI_MASK_TYPE_8822C 0xf
  15379. #define BIT_PRI_MASK_TYPE_8822C(x) \
  15380. (((x) & BIT_MASK_PRI_MASK_TYPE_8822C) << BIT_SHIFT_PRI_MASK_TYPE_8822C)
  15381. #define BITS_PRI_MASK_TYPE_8822C \
  15382. (BIT_MASK_PRI_MASK_TYPE_8822C << BIT_SHIFT_PRI_MASK_TYPE_8822C)
  15383. #define BIT_CLEAR_PRI_MASK_TYPE_8822C(x) ((x) & (~BITS_PRI_MASK_TYPE_8822C))
  15384. #define BIT_GET_PRI_MASK_TYPE_8822C(x) \
  15385. (((x) >> BIT_SHIFT_PRI_MASK_TYPE_8822C) & BIT_MASK_PRI_MASK_TYPE_8822C)
  15386. #define BIT_SET_PRI_MASK_TYPE_8822C(x, v) \
  15387. (BIT_CLEAR_PRI_MASK_TYPE_8822C(x) | BIT_PRI_MASK_TYPE_8822C(v))
  15388. #define BIT_OOB_V1_8822C BIT(1)
  15389. #define BIT_ANT_SEL_V1_8822C BIT(0)
  15390. /* 2 REG_RXCMD_0_8822C */
  15391. #define BIT_RXCMD_EN_8822C BIT(31)
  15392. #define BIT_SHIFT_RXCMD_INFO_8822C 0
  15393. #define BIT_MASK_RXCMD_INFO_8822C 0x7fffffffL
  15394. #define BIT_RXCMD_INFO_8822C(x) \
  15395. (((x) & BIT_MASK_RXCMD_INFO_8822C) << BIT_SHIFT_RXCMD_INFO_8822C)
  15396. #define BITS_RXCMD_INFO_8822C \
  15397. (BIT_MASK_RXCMD_INFO_8822C << BIT_SHIFT_RXCMD_INFO_8822C)
  15398. #define BIT_CLEAR_RXCMD_INFO_8822C(x) ((x) & (~BITS_RXCMD_INFO_8822C))
  15399. #define BIT_GET_RXCMD_INFO_8822C(x) \
  15400. (((x) >> BIT_SHIFT_RXCMD_INFO_8822C) & BIT_MASK_RXCMD_INFO_8822C)
  15401. #define BIT_SET_RXCMD_INFO_8822C(x, v) \
  15402. (BIT_CLEAR_RXCMD_INFO_8822C(x) | BIT_RXCMD_INFO_8822C(v))
  15403. /* 2 REG_RXCMD_1_8822C */
  15404. #define BIT_SHIFT_RXCMD_PRD_8822C 0
  15405. #define BIT_MASK_RXCMD_PRD_8822C 0xffff
  15406. #define BIT_RXCMD_PRD_8822C(x) \
  15407. (((x) & BIT_MASK_RXCMD_PRD_8822C) << BIT_SHIFT_RXCMD_PRD_8822C)
  15408. #define BITS_RXCMD_PRD_8822C \
  15409. (BIT_MASK_RXCMD_PRD_8822C << BIT_SHIFT_RXCMD_PRD_8822C)
  15410. #define BIT_CLEAR_RXCMD_PRD_8822C(x) ((x) & (~BITS_RXCMD_PRD_8822C))
  15411. #define BIT_GET_RXCMD_PRD_8822C(x) \
  15412. (((x) >> BIT_SHIFT_RXCMD_PRD_8822C) & BIT_MASK_RXCMD_PRD_8822C)
  15413. #define BIT_SET_RXCMD_PRD_8822C(x, v) \
  15414. (BIT_CLEAR_RXCMD_PRD_8822C(x) | BIT_RXCMD_PRD_8822C(v))
  15415. /* 2 REG_WMAC_RESP_TXINFO_8822C (RESPONSE TXINFO REGISTER) */
  15416. #define BIT_SHIFT_WMAC_RESP_MFB_8822C 25
  15417. #define BIT_MASK_WMAC_RESP_MFB_8822C 0x7f
  15418. #define BIT_WMAC_RESP_MFB_8822C(x) \
  15419. (((x) & BIT_MASK_WMAC_RESP_MFB_8822C) << BIT_SHIFT_WMAC_RESP_MFB_8822C)
  15420. #define BITS_WMAC_RESP_MFB_8822C \
  15421. (BIT_MASK_WMAC_RESP_MFB_8822C << BIT_SHIFT_WMAC_RESP_MFB_8822C)
  15422. #define BIT_CLEAR_WMAC_RESP_MFB_8822C(x) ((x) & (~BITS_WMAC_RESP_MFB_8822C))
  15423. #define BIT_GET_WMAC_RESP_MFB_8822C(x) \
  15424. (((x) >> BIT_SHIFT_WMAC_RESP_MFB_8822C) & BIT_MASK_WMAC_RESP_MFB_8822C)
  15425. #define BIT_SET_WMAC_RESP_MFB_8822C(x, v) \
  15426. (BIT_CLEAR_WMAC_RESP_MFB_8822C(x) | BIT_WMAC_RESP_MFB_8822C(v))
  15427. #define BIT_SHIFT_WMAC_ANTINF_SEL_8822C 23
  15428. #define BIT_MASK_WMAC_ANTINF_SEL_8822C 0x3
  15429. #define BIT_WMAC_ANTINF_SEL_8822C(x) \
  15430. (((x) & BIT_MASK_WMAC_ANTINF_SEL_8822C) \
  15431. << BIT_SHIFT_WMAC_ANTINF_SEL_8822C)
  15432. #define BITS_WMAC_ANTINF_SEL_8822C \
  15433. (BIT_MASK_WMAC_ANTINF_SEL_8822C << BIT_SHIFT_WMAC_ANTINF_SEL_8822C)
  15434. #define BIT_CLEAR_WMAC_ANTINF_SEL_8822C(x) ((x) & (~BITS_WMAC_ANTINF_SEL_8822C))
  15435. #define BIT_GET_WMAC_ANTINF_SEL_8822C(x) \
  15436. (((x) >> BIT_SHIFT_WMAC_ANTINF_SEL_8822C) & \
  15437. BIT_MASK_WMAC_ANTINF_SEL_8822C)
  15438. #define BIT_SET_WMAC_ANTINF_SEL_8822C(x, v) \
  15439. (BIT_CLEAR_WMAC_ANTINF_SEL_8822C(x) | BIT_WMAC_ANTINF_SEL_8822C(v))
  15440. #define BIT_SHIFT_WMAC_ANTSEL_SEL_8822C 21
  15441. #define BIT_MASK_WMAC_ANTSEL_SEL_8822C 0x3
  15442. #define BIT_WMAC_ANTSEL_SEL_8822C(x) \
  15443. (((x) & BIT_MASK_WMAC_ANTSEL_SEL_8822C) \
  15444. << BIT_SHIFT_WMAC_ANTSEL_SEL_8822C)
  15445. #define BITS_WMAC_ANTSEL_SEL_8822C \
  15446. (BIT_MASK_WMAC_ANTSEL_SEL_8822C << BIT_SHIFT_WMAC_ANTSEL_SEL_8822C)
  15447. #define BIT_CLEAR_WMAC_ANTSEL_SEL_8822C(x) ((x) & (~BITS_WMAC_ANTSEL_SEL_8822C))
  15448. #define BIT_GET_WMAC_ANTSEL_SEL_8822C(x) \
  15449. (((x) >> BIT_SHIFT_WMAC_ANTSEL_SEL_8822C) & \
  15450. BIT_MASK_WMAC_ANTSEL_SEL_8822C)
  15451. #define BIT_SET_WMAC_ANTSEL_SEL_8822C(x, v) \
  15452. (BIT_CLEAR_WMAC_ANTSEL_SEL_8822C(x) | BIT_WMAC_ANTSEL_SEL_8822C(v))
  15453. #define BIT_SHIFT_WMAC_RESP_TXPOWER_OFFSET_TYPE_8822C 18
  15454. #define BIT_MASK_WMAC_RESP_TXPOWER_OFFSET_TYPE_8822C 0x3
  15455. #define BIT_WMAC_RESP_TXPOWER_OFFSET_TYPE_8822C(x) \
  15456. (((x) & BIT_MASK_WMAC_RESP_TXPOWER_OFFSET_TYPE_8822C) \
  15457. << BIT_SHIFT_WMAC_RESP_TXPOWER_OFFSET_TYPE_8822C)
  15458. #define BITS_WMAC_RESP_TXPOWER_OFFSET_TYPE_8822C \
  15459. (BIT_MASK_WMAC_RESP_TXPOWER_OFFSET_TYPE_8822C \
  15460. << BIT_SHIFT_WMAC_RESP_TXPOWER_OFFSET_TYPE_8822C)
  15461. #define BIT_CLEAR_WMAC_RESP_TXPOWER_OFFSET_TYPE_8822C(x) \
  15462. ((x) & (~BITS_WMAC_RESP_TXPOWER_OFFSET_TYPE_8822C))
  15463. #define BIT_GET_WMAC_RESP_TXPOWER_OFFSET_TYPE_8822C(x) \
  15464. (((x) >> BIT_SHIFT_WMAC_RESP_TXPOWER_OFFSET_TYPE_8822C) & \
  15465. BIT_MASK_WMAC_RESP_TXPOWER_OFFSET_TYPE_8822C)
  15466. #define BIT_SET_WMAC_RESP_TXPOWER_OFFSET_TYPE_8822C(x, v) \
  15467. (BIT_CLEAR_WMAC_RESP_TXPOWER_OFFSET_TYPE_8822C(x) | \
  15468. BIT_WMAC_RESP_TXPOWER_OFFSET_TYPE_8822C(v))
  15469. #define BIT_SHIFT_WMAC_RESP_TXANT_V1_8822C 6
  15470. #define BIT_MASK_WMAC_RESP_TXANT_V1_8822C 0xfff
  15471. #define BIT_WMAC_RESP_TXANT_V1_8822C(x) \
  15472. (((x) & BIT_MASK_WMAC_RESP_TXANT_V1_8822C) \
  15473. << BIT_SHIFT_WMAC_RESP_TXANT_V1_8822C)
  15474. #define BITS_WMAC_RESP_TXANT_V1_8822C \
  15475. (BIT_MASK_WMAC_RESP_TXANT_V1_8822C \
  15476. << BIT_SHIFT_WMAC_RESP_TXANT_V1_8822C)
  15477. #define BIT_CLEAR_WMAC_RESP_TXANT_V1_8822C(x) \
  15478. ((x) & (~BITS_WMAC_RESP_TXANT_V1_8822C))
  15479. #define BIT_GET_WMAC_RESP_TXANT_V1_8822C(x) \
  15480. (((x) >> BIT_SHIFT_WMAC_RESP_TXANT_V1_8822C) & \
  15481. BIT_MASK_WMAC_RESP_TXANT_V1_8822C)
  15482. #define BIT_SET_WMAC_RESP_TXANT_V1_8822C(x, v) \
  15483. (BIT_CLEAR_WMAC_RESP_TXANT_V1_8822C(x) | \
  15484. BIT_WMAC_RESP_TXANT_V1_8822C(v))
  15485. /* 2 REG_BBPSF_CTRL_8822C */
  15486. #define BIT_CTL_IDLE_CLR_CSI_RPT_8822C BIT(31)
  15487. #define BIT_WMAC_USE_NDPARATE_8822C BIT(30)
  15488. #define BIT_SHIFT_WMAC_CSI_RATE_8822C 24
  15489. #define BIT_MASK_WMAC_CSI_RATE_8822C 0x3f
  15490. #define BIT_WMAC_CSI_RATE_8822C(x) \
  15491. (((x) & BIT_MASK_WMAC_CSI_RATE_8822C) << BIT_SHIFT_WMAC_CSI_RATE_8822C)
  15492. #define BITS_WMAC_CSI_RATE_8822C \
  15493. (BIT_MASK_WMAC_CSI_RATE_8822C << BIT_SHIFT_WMAC_CSI_RATE_8822C)
  15494. #define BIT_CLEAR_WMAC_CSI_RATE_8822C(x) ((x) & (~BITS_WMAC_CSI_RATE_8822C))
  15495. #define BIT_GET_WMAC_CSI_RATE_8822C(x) \
  15496. (((x) >> BIT_SHIFT_WMAC_CSI_RATE_8822C) & BIT_MASK_WMAC_CSI_RATE_8822C)
  15497. #define BIT_SET_WMAC_CSI_RATE_8822C(x, v) \
  15498. (BIT_CLEAR_WMAC_CSI_RATE_8822C(x) | BIT_WMAC_CSI_RATE_8822C(v))
  15499. #define BIT_SHIFT_WMAC_RESP_TXRATE_8822C 16
  15500. #define BIT_MASK_WMAC_RESP_TXRATE_8822C 0xff
  15501. #define BIT_WMAC_RESP_TXRATE_8822C(x) \
  15502. (((x) & BIT_MASK_WMAC_RESP_TXRATE_8822C) \
  15503. << BIT_SHIFT_WMAC_RESP_TXRATE_8822C)
  15504. #define BITS_WMAC_RESP_TXRATE_8822C \
  15505. (BIT_MASK_WMAC_RESP_TXRATE_8822C << BIT_SHIFT_WMAC_RESP_TXRATE_8822C)
  15506. #define BIT_CLEAR_WMAC_RESP_TXRATE_8822C(x) \
  15507. ((x) & (~BITS_WMAC_RESP_TXRATE_8822C))
  15508. #define BIT_GET_WMAC_RESP_TXRATE_8822C(x) \
  15509. (((x) >> BIT_SHIFT_WMAC_RESP_TXRATE_8822C) & \
  15510. BIT_MASK_WMAC_RESP_TXRATE_8822C)
  15511. #define BIT_SET_WMAC_RESP_TXRATE_8822C(x, v) \
  15512. (BIT_CLEAR_WMAC_RESP_TXRATE_8822C(x) | BIT_WMAC_RESP_TXRATE_8822C(v))
  15513. #define BIT_SHIFT_CSI_RSC_8822C 13
  15514. #define BIT_MASK_CSI_RSC_8822C 0x3
  15515. #define BIT_CSI_RSC_8822C(x) \
  15516. (((x) & BIT_MASK_CSI_RSC_8822C) << BIT_SHIFT_CSI_RSC_8822C)
  15517. #define BITS_CSI_RSC_8822C (BIT_MASK_CSI_RSC_8822C << BIT_SHIFT_CSI_RSC_8822C)
  15518. #define BIT_CLEAR_CSI_RSC_8822C(x) ((x) & (~BITS_CSI_RSC_8822C))
  15519. #define BIT_GET_CSI_RSC_8822C(x) \
  15520. (((x) >> BIT_SHIFT_CSI_RSC_8822C) & BIT_MASK_CSI_RSC_8822C)
  15521. #define BIT_SET_CSI_RSC_8822C(x, v) \
  15522. (BIT_CLEAR_CSI_RSC_8822C(x) | BIT_CSI_RSC_8822C(v))
  15523. #define BIT_CSI_GID_SEL_8822C BIT(12)
  15524. #define BIT_NDPVLD_PROTECT_RDRDY_DIS_8822C BIT(9)
  15525. #define BIT_RDCSI_EMPTY_APPZERO_8822C BIT(8)
  15526. #define BIT_CSI_RATE_FB_EN_8822C BIT(7)
  15527. #define BIT_RXFIFO_WRPTR_WO_CHKSUM_8822C BIT(6)
  15528. /* 2 REG_P2P_RX_BCN_NOA_8822C (P2P RX BEACON NOA REGISTER) */
  15529. #define BIT_NOA_PARSER_EN_8822C BIT(15)
  15530. #define BIT_SHIFT_BSSID_SEL_V1_8822C 12
  15531. #define BIT_MASK_BSSID_SEL_V1_8822C 0x7
  15532. #define BIT_BSSID_SEL_V1_8822C(x) \
  15533. (((x) & BIT_MASK_BSSID_SEL_V1_8822C) << BIT_SHIFT_BSSID_SEL_V1_8822C)
  15534. #define BITS_BSSID_SEL_V1_8822C \
  15535. (BIT_MASK_BSSID_SEL_V1_8822C << BIT_SHIFT_BSSID_SEL_V1_8822C)
  15536. #define BIT_CLEAR_BSSID_SEL_V1_8822C(x) ((x) & (~BITS_BSSID_SEL_V1_8822C))
  15537. #define BIT_GET_BSSID_SEL_V1_8822C(x) \
  15538. (((x) >> BIT_SHIFT_BSSID_SEL_V1_8822C) & BIT_MASK_BSSID_SEL_V1_8822C)
  15539. #define BIT_SET_BSSID_SEL_V1_8822C(x, v) \
  15540. (BIT_CLEAR_BSSID_SEL_V1_8822C(x) | BIT_BSSID_SEL_V1_8822C(v))
  15541. #define BIT_SHIFT_P2P_OUI_TYPE_8822C 0
  15542. #define BIT_MASK_P2P_OUI_TYPE_8822C 0xff
  15543. #define BIT_P2P_OUI_TYPE_8822C(x) \
  15544. (((x) & BIT_MASK_P2P_OUI_TYPE_8822C) << BIT_SHIFT_P2P_OUI_TYPE_8822C)
  15545. #define BITS_P2P_OUI_TYPE_8822C \
  15546. (BIT_MASK_P2P_OUI_TYPE_8822C << BIT_SHIFT_P2P_OUI_TYPE_8822C)
  15547. #define BIT_CLEAR_P2P_OUI_TYPE_8822C(x) ((x) & (~BITS_P2P_OUI_TYPE_8822C))
  15548. #define BIT_GET_P2P_OUI_TYPE_8822C(x) \
  15549. (((x) >> BIT_SHIFT_P2P_OUI_TYPE_8822C) & BIT_MASK_P2P_OUI_TYPE_8822C)
  15550. #define BIT_SET_P2P_OUI_TYPE_8822C(x, v) \
  15551. (BIT_CLEAR_P2P_OUI_TYPE_8822C(x) | BIT_P2P_OUI_TYPE_8822C(v))
  15552. /* 2 REG_RSVD_8822C */
  15553. /* 2 REG_ASSOCIATED_BFMER0_INFO_8822C (ASSOCIATED BEAMFORMER0 INFO REGISTER) */
  15554. #define BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R0_V1_8822C 0
  15555. #define BIT_MASK_R_WMAC_SOUNDING_RXADD_R0_V1_8822C 0xffffffffL
  15556. #define BIT_R_WMAC_SOUNDING_RXADD_R0_V1_8822C(x) \
  15557. (((x) & BIT_MASK_R_WMAC_SOUNDING_RXADD_R0_V1_8822C) \
  15558. << BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R0_V1_8822C)
  15559. #define BITS_R_WMAC_SOUNDING_RXADD_R0_V1_8822C \
  15560. (BIT_MASK_R_WMAC_SOUNDING_RXADD_R0_V1_8822C \
  15561. << BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R0_V1_8822C)
  15562. #define BIT_CLEAR_R_WMAC_SOUNDING_RXADD_R0_V1_8822C(x) \
  15563. ((x) & (~BITS_R_WMAC_SOUNDING_RXADD_R0_V1_8822C))
  15564. #define BIT_GET_R_WMAC_SOUNDING_RXADD_R0_V1_8822C(x) \
  15565. (((x) >> BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R0_V1_8822C) & \
  15566. BIT_MASK_R_WMAC_SOUNDING_RXADD_R0_V1_8822C)
  15567. #define BIT_SET_R_WMAC_SOUNDING_RXADD_R0_V1_8822C(x, v) \
  15568. (BIT_CLEAR_R_WMAC_SOUNDING_RXADD_R0_V1_8822C(x) | \
  15569. BIT_R_WMAC_SOUNDING_RXADD_R0_V1_8822C(v))
  15570. /* 2 REG_ASSOCIATED_BFMER0_INFO_H_8822C */
  15571. #define BIT_SHIFT_R_WMAC_TXCSI_AID0_8822C 16
  15572. #define BIT_MASK_R_WMAC_TXCSI_AID0_8822C 0x1ff
  15573. #define BIT_R_WMAC_TXCSI_AID0_8822C(x) \
  15574. (((x) & BIT_MASK_R_WMAC_TXCSI_AID0_8822C) \
  15575. << BIT_SHIFT_R_WMAC_TXCSI_AID0_8822C)
  15576. #define BITS_R_WMAC_TXCSI_AID0_8822C \
  15577. (BIT_MASK_R_WMAC_TXCSI_AID0_8822C << BIT_SHIFT_R_WMAC_TXCSI_AID0_8822C)
  15578. #define BIT_CLEAR_R_WMAC_TXCSI_AID0_8822C(x) \
  15579. ((x) & (~BITS_R_WMAC_TXCSI_AID0_8822C))
  15580. #define BIT_GET_R_WMAC_TXCSI_AID0_8822C(x) \
  15581. (((x) >> BIT_SHIFT_R_WMAC_TXCSI_AID0_8822C) & \
  15582. BIT_MASK_R_WMAC_TXCSI_AID0_8822C)
  15583. #define BIT_SET_R_WMAC_TXCSI_AID0_8822C(x, v) \
  15584. (BIT_CLEAR_R_WMAC_TXCSI_AID0_8822C(x) | BIT_R_WMAC_TXCSI_AID0_8822C(v))
  15585. #define BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R0_H_V1_8822C 0
  15586. #define BIT_MASK_R_WMAC_SOUNDING_RXADD_R0_H_V1_8822C 0xffff
  15587. #define BIT_R_WMAC_SOUNDING_RXADD_R0_H_V1_8822C(x) \
  15588. (((x) & BIT_MASK_R_WMAC_SOUNDING_RXADD_R0_H_V1_8822C) \
  15589. << BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R0_H_V1_8822C)
  15590. #define BITS_R_WMAC_SOUNDING_RXADD_R0_H_V1_8822C \
  15591. (BIT_MASK_R_WMAC_SOUNDING_RXADD_R0_H_V1_8822C \
  15592. << BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R0_H_V1_8822C)
  15593. #define BIT_CLEAR_R_WMAC_SOUNDING_RXADD_R0_H_V1_8822C(x) \
  15594. ((x) & (~BITS_R_WMAC_SOUNDING_RXADD_R0_H_V1_8822C))
  15595. #define BIT_GET_R_WMAC_SOUNDING_RXADD_R0_H_V1_8822C(x) \
  15596. (((x) >> BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R0_H_V1_8822C) & \
  15597. BIT_MASK_R_WMAC_SOUNDING_RXADD_R0_H_V1_8822C)
  15598. #define BIT_SET_R_WMAC_SOUNDING_RXADD_R0_H_V1_8822C(x, v) \
  15599. (BIT_CLEAR_R_WMAC_SOUNDING_RXADD_R0_H_V1_8822C(x) | \
  15600. BIT_R_WMAC_SOUNDING_RXADD_R0_H_V1_8822C(v))
  15601. /* 2 REG_ASSOCIATED_BFMER1_INFO_8822C (ASSOCIATED BEAMFORMER1 INFO REGISTER) */
  15602. #define BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R1_V1_8822C 0
  15603. #define BIT_MASK_R_WMAC_SOUNDING_RXADD_R1_V1_8822C 0xffffffffL
  15604. #define BIT_R_WMAC_SOUNDING_RXADD_R1_V1_8822C(x) \
  15605. (((x) & BIT_MASK_R_WMAC_SOUNDING_RXADD_R1_V1_8822C) \
  15606. << BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R1_V1_8822C)
  15607. #define BITS_R_WMAC_SOUNDING_RXADD_R1_V1_8822C \
  15608. (BIT_MASK_R_WMAC_SOUNDING_RXADD_R1_V1_8822C \
  15609. << BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R1_V1_8822C)
  15610. #define BIT_CLEAR_R_WMAC_SOUNDING_RXADD_R1_V1_8822C(x) \
  15611. ((x) & (~BITS_R_WMAC_SOUNDING_RXADD_R1_V1_8822C))
  15612. #define BIT_GET_R_WMAC_SOUNDING_RXADD_R1_V1_8822C(x) \
  15613. (((x) >> BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R1_V1_8822C) & \
  15614. BIT_MASK_R_WMAC_SOUNDING_RXADD_R1_V1_8822C)
  15615. #define BIT_SET_R_WMAC_SOUNDING_RXADD_R1_V1_8822C(x, v) \
  15616. (BIT_CLEAR_R_WMAC_SOUNDING_RXADD_R1_V1_8822C(x) | \
  15617. BIT_R_WMAC_SOUNDING_RXADD_R1_V1_8822C(v))
  15618. /* 2 REG_ASSOCIATED_BFMER1_INFO_H_8822C */
  15619. #define BIT_SHIFT_R_WMAC_TXCSI_AID1_8822C 16
  15620. #define BIT_MASK_R_WMAC_TXCSI_AID1_8822C 0x1ff
  15621. #define BIT_R_WMAC_TXCSI_AID1_8822C(x) \
  15622. (((x) & BIT_MASK_R_WMAC_TXCSI_AID1_8822C) \
  15623. << BIT_SHIFT_R_WMAC_TXCSI_AID1_8822C)
  15624. #define BITS_R_WMAC_TXCSI_AID1_8822C \
  15625. (BIT_MASK_R_WMAC_TXCSI_AID1_8822C << BIT_SHIFT_R_WMAC_TXCSI_AID1_8822C)
  15626. #define BIT_CLEAR_R_WMAC_TXCSI_AID1_8822C(x) \
  15627. ((x) & (~BITS_R_WMAC_TXCSI_AID1_8822C))
  15628. #define BIT_GET_R_WMAC_TXCSI_AID1_8822C(x) \
  15629. (((x) >> BIT_SHIFT_R_WMAC_TXCSI_AID1_8822C) & \
  15630. BIT_MASK_R_WMAC_TXCSI_AID1_8822C)
  15631. #define BIT_SET_R_WMAC_TXCSI_AID1_8822C(x, v) \
  15632. (BIT_CLEAR_R_WMAC_TXCSI_AID1_8822C(x) | BIT_R_WMAC_TXCSI_AID1_8822C(v))
  15633. #define BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R1_H_V1_8822C 0
  15634. #define BIT_MASK_R_WMAC_SOUNDING_RXADD_R1_H_V1_8822C 0xffff
  15635. #define BIT_R_WMAC_SOUNDING_RXADD_R1_H_V1_8822C(x) \
  15636. (((x) & BIT_MASK_R_WMAC_SOUNDING_RXADD_R1_H_V1_8822C) \
  15637. << BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R1_H_V1_8822C)
  15638. #define BITS_R_WMAC_SOUNDING_RXADD_R1_H_V1_8822C \
  15639. (BIT_MASK_R_WMAC_SOUNDING_RXADD_R1_H_V1_8822C \
  15640. << BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R1_H_V1_8822C)
  15641. #define BIT_CLEAR_R_WMAC_SOUNDING_RXADD_R1_H_V1_8822C(x) \
  15642. ((x) & (~BITS_R_WMAC_SOUNDING_RXADD_R1_H_V1_8822C))
  15643. #define BIT_GET_R_WMAC_SOUNDING_RXADD_R1_H_V1_8822C(x) \
  15644. (((x) >> BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R1_H_V1_8822C) & \
  15645. BIT_MASK_R_WMAC_SOUNDING_RXADD_R1_H_V1_8822C)
  15646. #define BIT_SET_R_WMAC_SOUNDING_RXADD_R1_H_V1_8822C(x, v) \
  15647. (BIT_CLEAR_R_WMAC_SOUNDING_RXADD_R1_H_V1_8822C(x) | \
  15648. BIT_R_WMAC_SOUNDING_RXADD_R1_H_V1_8822C(v))
  15649. /* 2 REG_TX_CSI_RPT_PARAM_BW20_8822C (TX CSI REPORT PARAMETER REGISTER) */
  15650. #define BIT_SHIFT_R_WMAC_BFINFO_20M_1_8822C 16
  15651. #define BIT_MASK_R_WMAC_BFINFO_20M_1_8822C 0xfff
  15652. #define BIT_R_WMAC_BFINFO_20M_1_8822C(x) \
  15653. (((x) & BIT_MASK_R_WMAC_BFINFO_20M_1_8822C) \
  15654. << BIT_SHIFT_R_WMAC_BFINFO_20M_1_8822C)
  15655. #define BITS_R_WMAC_BFINFO_20M_1_8822C \
  15656. (BIT_MASK_R_WMAC_BFINFO_20M_1_8822C \
  15657. << BIT_SHIFT_R_WMAC_BFINFO_20M_1_8822C)
  15658. #define BIT_CLEAR_R_WMAC_BFINFO_20M_1_8822C(x) \
  15659. ((x) & (~BITS_R_WMAC_BFINFO_20M_1_8822C))
  15660. #define BIT_GET_R_WMAC_BFINFO_20M_1_8822C(x) \
  15661. (((x) >> BIT_SHIFT_R_WMAC_BFINFO_20M_1_8822C) & \
  15662. BIT_MASK_R_WMAC_BFINFO_20M_1_8822C)
  15663. #define BIT_SET_R_WMAC_BFINFO_20M_1_8822C(x, v) \
  15664. (BIT_CLEAR_R_WMAC_BFINFO_20M_1_8822C(x) | \
  15665. BIT_R_WMAC_BFINFO_20M_1_8822C(v))
  15666. #define BIT_SHIFT_R_WMAC_BFINFO_20M_0_8822C 0
  15667. #define BIT_MASK_R_WMAC_BFINFO_20M_0_8822C 0xfff
  15668. #define BIT_R_WMAC_BFINFO_20M_0_8822C(x) \
  15669. (((x) & BIT_MASK_R_WMAC_BFINFO_20M_0_8822C) \
  15670. << BIT_SHIFT_R_WMAC_BFINFO_20M_0_8822C)
  15671. #define BITS_R_WMAC_BFINFO_20M_0_8822C \
  15672. (BIT_MASK_R_WMAC_BFINFO_20M_0_8822C \
  15673. << BIT_SHIFT_R_WMAC_BFINFO_20M_0_8822C)
  15674. #define BIT_CLEAR_R_WMAC_BFINFO_20M_0_8822C(x) \
  15675. ((x) & (~BITS_R_WMAC_BFINFO_20M_0_8822C))
  15676. #define BIT_GET_R_WMAC_BFINFO_20M_0_8822C(x) \
  15677. (((x) >> BIT_SHIFT_R_WMAC_BFINFO_20M_0_8822C) & \
  15678. BIT_MASK_R_WMAC_BFINFO_20M_0_8822C)
  15679. #define BIT_SET_R_WMAC_BFINFO_20M_0_8822C(x, v) \
  15680. (BIT_CLEAR_R_WMAC_BFINFO_20M_0_8822C(x) | \
  15681. BIT_R_WMAC_BFINFO_20M_0_8822C(v))
  15682. /* 2 REG_TX_CSI_RPT_PARAM_BW40_8822C (TX CSI REPORT PARAMETER_BW40 REGISTER) */
  15683. #define BIT_SHIFT_WMAC_RESP_ANTD_8822C 12
  15684. #define BIT_MASK_WMAC_RESP_ANTD_8822C 0xf
  15685. #define BIT_WMAC_RESP_ANTD_8822C(x) \
  15686. (((x) & BIT_MASK_WMAC_RESP_ANTD_8822C) \
  15687. << BIT_SHIFT_WMAC_RESP_ANTD_8822C)
  15688. #define BITS_WMAC_RESP_ANTD_8822C \
  15689. (BIT_MASK_WMAC_RESP_ANTD_8822C << BIT_SHIFT_WMAC_RESP_ANTD_8822C)
  15690. #define BIT_CLEAR_WMAC_RESP_ANTD_8822C(x) ((x) & (~BITS_WMAC_RESP_ANTD_8822C))
  15691. #define BIT_GET_WMAC_RESP_ANTD_8822C(x) \
  15692. (((x) >> BIT_SHIFT_WMAC_RESP_ANTD_8822C) & \
  15693. BIT_MASK_WMAC_RESP_ANTD_8822C)
  15694. #define BIT_SET_WMAC_RESP_ANTD_8822C(x, v) \
  15695. (BIT_CLEAR_WMAC_RESP_ANTD_8822C(x) | BIT_WMAC_RESP_ANTD_8822C(v))
  15696. #define BIT_SHIFT_WMAC_RESP_ANTC_8822C 8
  15697. #define BIT_MASK_WMAC_RESP_ANTC_8822C 0xf
  15698. #define BIT_WMAC_RESP_ANTC_8822C(x) \
  15699. (((x) & BIT_MASK_WMAC_RESP_ANTC_8822C) \
  15700. << BIT_SHIFT_WMAC_RESP_ANTC_8822C)
  15701. #define BITS_WMAC_RESP_ANTC_8822C \
  15702. (BIT_MASK_WMAC_RESP_ANTC_8822C << BIT_SHIFT_WMAC_RESP_ANTC_8822C)
  15703. #define BIT_CLEAR_WMAC_RESP_ANTC_8822C(x) ((x) & (~BITS_WMAC_RESP_ANTC_8822C))
  15704. #define BIT_GET_WMAC_RESP_ANTC_8822C(x) \
  15705. (((x) >> BIT_SHIFT_WMAC_RESP_ANTC_8822C) & \
  15706. BIT_MASK_WMAC_RESP_ANTC_8822C)
  15707. #define BIT_SET_WMAC_RESP_ANTC_8822C(x, v) \
  15708. (BIT_CLEAR_WMAC_RESP_ANTC_8822C(x) | BIT_WMAC_RESP_ANTC_8822C(v))
  15709. #define BIT_SHIFT_WMAC_RESP_ANTB_8822C 4
  15710. #define BIT_MASK_WMAC_RESP_ANTB_8822C 0xf
  15711. #define BIT_WMAC_RESP_ANTB_8822C(x) \
  15712. (((x) & BIT_MASK_WMAC_RESP_ANTB_8822C) \
  15713. << BIT_SHIFT_WMAC_RESP_ANTB_8822C)
  15714. #define BITS_WMAC_RESP_ANTB_8822C \
  15715. (BIT_MASK_WMAC_RESP_ANTB_8822C << BIT_SHIFT_WMAC_RESP_ANTB_8822C)
  15716. #define BIT_CLEAR_WMAC_RESP_ANTB_8822C(x) ((x) & (~BITS_WMAC_RESP_ANTB_8822C))
  15717. #define BIT_GET_WMAC_RESP_ANTB_8822C(x) \
  15718. (((x) >> BIT_SHIFT_WMAC_RESP_ANTB_8822C) & \
  15719. BIT_MASK_WMAC_RESP_ANTB_8822C)
  15720. #define BIT_SET_WMAC_RESP_ANTB_8822C(x, v) \
  15721. (BIT_CLEAR_WMAC_RESP_ANTB_8822C(x) | BIT_WMAC_RESP_ANTB_8822C(v))
  15722. #define BIT_SHIFT_WMAC_RESP_ANTA_8822C 0
  15723. #define BIT_MASK_WMAC_RESP_ANTA_8822C 0xf
  15724. #define BIT_WMAC_RESP_ANTA_8822C(x) \
  15725. (((x) & BIT_MASK_WMAC_RESP_ANTA_8822C) \
  15726. << BIT_SHIFT_WMAC_RESP_ANTA_8822C)
  15727. #define BITS_WMAC_RESP_ANTA_8822C \
  15728. (BIT_MASK_WMAC_RESP_ANTA_8822C << BIT_SHIFT_WMAC_RESP_ANTA_8822C)
  15729. #define BIT_CLEAR_WMAC_RESP_ANTA_8822C(x) ((x) & (~BITS_WMAC_RESP_ANTA_8822C))
  15730. #define BIT_GET_WMAC_RESP_ANTA_8822C(x) \
  15731. (((x) >> BIT_SHIFT_WMAC_RESP_ANTA_8822C) & \
  15732. BIT_MASK_WMAC_RESP_ANTA_8822C)
  15733. #define BIT_SET_WMAC_RESP_ANTA_8822C(x, v) \
  15734. (BIT_CLEAR_WMAC_RESP_ANTA_8822C(x) | BIT_WMAC_RESP_ANTA_8822C(v))
  15735. /* 2 REG_CSI_PTR_8822C */
  15736. #define BIT_SHIFT_CSI_RADDR_LATCH_V2_8822C 16
  15737. #define BIT_MASK_CSI_RADDR_LATCH_V2_8822C 0xffff
  15738. #define BIT_CSI_RADDR_LATCH_V2_8822C(x) \
  15739. (((x) & BIT_MASK_CSI_RADDR_LATCH_V2_8822C) \
  15740. << BIT_SHIFT_CSI_RADDR_LATCH_V2_8822C)
  15741. #define BITS_CSI_RADDR_LATCH_V2_8822C \
  15742. (BIT_MASK_CSI_RADDR_LATCH_V2_8822C \
  15743. << BIT_SHIFT_CSI_RADDR_LATCH_V2_8822C)
  15744. #define BIT_CLEAR_CSI_RADDR_LATCH_V2_8822C(x) \
  15745. ((x) & (~BITS_CSI_RADDR_LATCH_V2_8822C))
  15746. #define BIT_GET_CSI_RADDR_LATCH_V2_8822C(x) \
  15747. (((x) >> BIT_SHIFT_CSI_RADDR_LATCH_V2_8822C) & \
  15748. BIT_MASK_CSI_RADDR_LATCH_V2_8822C)
  15749. #define BIT_SET_CSI_RADDR_LATCH_V2_8822C(x, v) \
  15750. (BIT_CLEAR_CSI_RADDR_LATCH_V2_8822C(x) | \
  15751. BIT_CSI_RADDR_LATCH_V2_8822C(v))
  15752. #define BIT_SHIFT_CSI_WADDR_LATCH_V2_8822C 0
  15753. #define BIT_MASK_CSI_WADDR_LATCH_V2_8822C 0xffff
  15754. #define BIT_CSI_WADDR_LATCH_V2_8822C(x) \
  15755. (((x) & BIT_MASK_CSI_WADDR_LATCH_V2_8822C) \
  15756. << BIT_SHIFT_CSI_WADDR_LATCH_V2_8822C)
  15757. #define BITS_CSI_WADDR_LATCH_V2_8822C \
  15758. (BIT_MASK_CSI_WADDR_LATCH_V2_8822C \
  15759. << BIT_SHIFT_CSI_WADDR_LATCH_V2_8822C)
  15760. #define BIT_CLEAR_CSI_WADDR_LATCH_V2_8822C(x) \
  15761. ((x) & (~BITS_CSI_WADDR_LATCH_V2_8822C))
  15762. #define BIT_GET_CSI_WADDR_LATCH_V2_8822C(x) \
  15763. (((x) >> BIT_SHIFT_CSI_WADDR_LATCH_V2_8822C) & \
  15764. BIT_MASK_CSI_WADDR_LATCH_V2_8822C)
  15765. #define BIT_SET_CSI_WADDR_LATCH_V2_8822C(x, v) \
  15766. (BIT_CLEAR_CSI_WADDR_LATCH_V2_8822C(x) | \
  15767. BIT_CSI_WADDR_LATCH_V2_8822C(v))
  15768. /* 2 REG_BCN_PSR_RPT2_8822C (BEACON PARSER REPORT REGISTER2) */
  15769. #define BIT_SHIFT_DTIM_CNT2_8822C 24
  15770. #define BIT_MASK_DTIM_CNT2_8822C 0xff
  15771. #define BIT_DTIM_CNT2_8822C(x) \
  15772. (((x) & BIT_MASK_DTIM_CNT2_8822C) << BIT_SHIFT_DTIM_CNT2_8822C)
  15773. #define BITS_DTIM_CNT2_8822C \
  15774. (BIT_MASK_DTIM_CNT2_8822C << BIT_SHIFT_DTIM_CNT2_8822C)
  15775. #define BIT_CLEAR_DTIM_CNT2_8822C(x) ((x) & (~BITS_DTIM_CNT2_8822C))
  15776. #define BIT_GET_DTIM_CNT2_8822C(x) \
  15777. (((x) >> BIT_SHIFT_DTIM_CNT2_8822C) & BIT_MASK_DTIM_CNT2_8822C)
  15778. #define BIT_SET_DTIM_CNT2_8822C(x, v) \
  15779. (BIT_CLEAR_DTIM_CNT2_8822C(x) | BIT_DTIM_CNT2_8822C(v))
  15780. #define BIT_SHIFT_DTIM_PERIOD2_8822C 16
  15781. #define BIT_MASK_DTIM_PERIOD2_8822C 0xff
  15782. #define BIT_DTIM_PERIOD2_8822C(x) \
  15783. (((x) & BIT_MASK_DTIM_PERIOD2_8822C) << BIT_SHIFT_DTIM_PERIOD2_8822C)
  15784. #define BITS_DTIM_PERIOD2_8822C \
  15785. (BIT_MASK_DTIM_PERIOD2_8822C << BIT_SHIFT_DTIM_PERIOD2_8822C)
  15786. #define BIT_CLEAR_DTIM_PERIOD2_8822C(x) ((x) & (~BITS_DTIM_PERIOD2_8822C))
  15787. #define BIT_GET_DTIM_PERIOD2_8822C(x) \
  15788. (((x) >> BIT_SHIFT_DTIM_PERIOD2_8822C) & BIT_MASK_DTIM_PERIOD2_8822C)
  15789. #define BIT_SET_DTIM_PERIOD2_8822C(x, v) \
  15790. (BIT_CLEAR_DTIM_PERIOD2_8822C(x) | BIT_DTIM_PERIOD2_8822C(v))
  15791. #define BIT_DTIM2_8822C BIT(15)
  15792. #define BIT_TIM2_8822C BIT(14)
  15793. #define BIT_RPT_VALID_8822C BIT(13)
  15794. #define BIT_SHIFT_PS_AID_2_8822C 0
  15795. #define BIT_MASK_PS_AID_2_8822C 0x7ff
  15796. #define BIT_PS_AID_2_8822C(x) \
  15797. (((x) & BIT_MASK_PS_AID_2_8822C) << BIT_SHIFT_PS_AID_2_8822C)
  15798. #define BITS_PS_AID_2_8822C \
  15799. (BIT_MASK_PS_AID_2_8822C << BIT_SHIFT_PS_AID_2_8822C)
  15800. #define BIT_CLEAR_PS_AID_2_8822C(x) ((x) & (~BITS_PS_AID_2_8822C))
  15801. #define BIT_GET_PS_AID_2_8822C(x) \
  15802. (((x) >> BIT_SHIFT_PS_AID_2_8822C) & BIT_MASK_PS_AID_2_8822C)
  15803. #define BIT_SET_PS_AID_2_8822C(x, v) \
  15804. (BIT_CLEAR_PS_AID_2_8822C(x) | BIT_PS_AID_2_8822C(v))
  15805. /* 2 REG_BCN_PSR_RPT3_8822C (BEACON PARSER REPORT REGISTER3) */
  15806. #define BIT_SHIFT_DTIM_CNT3_8822C 24
  15807. #define BIT_MASK_DTIM_CNT3_8822C 0xff
  15808. #define BIT_DTIM_CNT3_8822C(x) \
  15809. (((x) & BIT_MASK_DTIM_CNT3_8822C) << BIT_SHIFT_DTIM_CNT3_8822C)
  15810. #define BITS_DTIM_CNT3_8822C \
  15811. (BIT_MASK_DTIM_CNT3_8822C << BIT_SHIFT_DTIM_CNT3_8822C)
  15812. #define BIT_CLEAR_DTIM_CNT3_8822C(x) ((x) & (~BITS_DTIM_CNT3_8822C))
  15813. #define BIT_GET_DTIM_CNT3_8822C(x) \
  15814. (((x) >> BIT_SHIFT_DTIM_CNT3_8822C) & BIT_MASK_DTIM_CNT3_8822C)
  15815. #define BIT_SET_DTIM_CNT3_8822C(x, v) \
  15816. (BIT_CLEAR_DTIM_CNT3_8822C(x) | BIT_DTIM_CNT3_8822C(v))
  15817. #define BIT_SHIFT_DTIM_PERIOD3_8822C 16
  15818. #define BIT_MASK_DTIM_PERIOD3_8822C 0xff
  15819. #define BIT_DTIM_PERIOD3_8822C(x) \
  15820. (((x) & BIT_MASK_DTIM_PERIOD3_8822C) << BIT_SHIFT_DTIM_PERIOD3_8822C)
  15821. #define BITS_DTIM_PERIOD3_8822C \
  15822. (BIT_MASK_DTIM_PERIOD3_8822C << BIT_SHIFT_DTIM_PERIOD3_8822C)
  15823. #define BIT_CLEAR_DTIM_PERIOD3_8822C(x) ((x) & (~BITS_DTIM_PERIOD3_8822C))
  15824. #define BIT_GET_DTIM_PERIOD3_8822C(x) \
  15825. (((x) >> BIT_SHIFT_DTIM_PERIOD3_8822C) & BIT_MASK_DTIM_PERIOD3_8822C)
  15826. #define BIT_SET_DTIM_PERIOD3_8822C(x, v) \
  15827. (BIT_CLEAR_DTIM_PERIOD3_8822C(x) | BIT_DTIM_PERIOD3_8822C(v))
  15828. #define BIT_DTIM3_8822C BIT(15)
  15829. #define BIT_TIM3_8822C BIT(14)
  15830. #define BIT_RPT_VALID_8822C BIT(13)
  15831. #define BIT_SHIFT_PS_AID_3_8822C 0
  15832. #define BIT_MASK_PS_AID_3_8822C 0x7ff
  15833. #define BIT_PS_AID_3_8822C(x) \
  15834. (((x) & BIT_MASK_PS_AID_3_8822C) << BIT_SHIFT_PS_AID_3_8822C)
  15835. #define BITS_PS_AID_3_8822C \
  15836. (BIT_MASK_PS_AID_3_8822C << BIT_SHIFT_PS_AID_3_8822C)
  15837. #define BIT_CLEAR_PS_AID_3_8822C(x) ((x) & (~BITS_PS_AID_3_8822C))
  15838. #define BIT_GET_PS_AID_3_8822C(x) \
  15839. (((x) >> BIT_SHIFT_PS_AID_3_8822C) & BIT_MASK_PS_AID_3_8822C)
  15840. #define BIT_SET_PS_AID_3_8822C(x, v) \
  15841. (BIT_CLEAR_PS_AID_3_8822C(x) | BIT_PS_AID_3_8822C(v))
  15842. /* 2 REG_BCN_PSR_RPT4_8822C (BEACON PARSER REPORT REGISTER4) */
  15843. #define BIT_SHIFT_DTIM_CNT4_8822C 24
  15844. #define BIT_MASK_DTIM_CNT4_8822C 0xff
  15845. #define BIT_DTIM_CNT4_8822C(x) \
  15846. (((x) & BIT_MASK_DTIM_CNT4_8822C) << BIT_SHIFT_DTIM_CNT4_8822C)
  15847. #define BITS_DTIM_CNT4_8822C \
  15848. (BIT_MASK_DTIM_CNT4_8822C << BIT_SHIFT_DTIM_CNT4_8822C)
  15849. #define BIT_CLEAR_DTIM_CNT4_8822C(x) ((x) & (~BITS_DTIM_CNT4_8822C))
  15850. #define BIT_GET_DTIM_CNT4_8822C(x) \
  15851. (((x) >> BIT_SHIFT_DTIM_CNT4_8822C) & BIT_MASK_DTIM_CNT4_8822C)
  15852. #define BIT_SET_DTIM_CNT4_8822C(x, v) \
  15853. (BIT_CLEAR_DTIM_CNT4_8822C(x) | BIT_DTIM_CNT4_8822C(v))
  15854. #define BIT_SHIFT_DTIM_PERIOD4_8822C 16
  15855. #define BIT_MASK_DTIM_PERIOD4_8822C 0xff
  15856. #define BIT_DTIM_PERIOD4_8822C(x) \
  15857. (((x) & BIT_MASK_DTIM_PERIOD4_8822C) << BIT_SHIFT_DTIM_PERIOD4_8822C)
  15858. #define BITS_DTIM_PERIOD4_8822C \
  15859. (BIT_MASK_DTIM_PERIOD4_8822C << BIT_SHIFT_DTIM_PERIOD4_8822C)
  15860. #define BIT_CLEAR_DTIM_PERIOD4_8822C(x) ((x) & (~BITS_DTIM_PERIOD4_8822C))
  15861. #define BIT_GET_DTIM_PERIOD4_8822C(x) \
  15862. (((x) >> BIT_SHIFT_DTIM_PERIOD4_8822C) & BIT_MASK_DTIM_PERIOD4_8822C)
  15863. #define BIT_SET_DTIM_PERIOD4_8822C(x, v) \
  15864. (BIT_CLEAR_DTIM_PERIOD4_8822C(x) | BIT_DTIM_PERIOD4_8822C(v))
  15865. #define BIT_DTIM4_8822C BIT(15)
  15866. #define BIT_TIM4_8822C BIT(14)
  15867. #define BIT_RPT_VALID_8822C BIT(13)
  15868. #define BIT_SHIFT_PS_AID_4_8822C 0
  15869. #define BIT_MASK_PS_AID_4_8822C 0x7ff
  15870. #define BIT_PS_AID_4_8822C(x) \
  15871. (((x) & BIT_MASK_PS_AID_4_8822C) << BIT_SHIFT_PS_AID_4_8822C)
  15872. #define BITS_PS_AID_4_8822C \
  15873. (BIT_MASK_PS_AID_4_8822C << BIT_SHIFT_PS_AID_4_8822C)
  15874. #define BIT_CLEAR_PS_AID_4_8822C(x) ((x) & (~BITS_PS_AID_4_8822C))
  15875. #define BIT_GET_PS_AID_4_8822C(x) \
  15876. (((x) >> BIT_SHIFT_PS_AID_4_8822C) & BIT_MASK_PS_AID_4_8822C)
  15877. #define BIT_SET_PS_AID_4_8822C(x, v) \
  15878. (BIT_CLEAR_PS_AID_4_8822C(x) | BIT_PS_AID_4_8822C(v))
  15879. /* 2 REG_A1_ADDR_MASK_8822C (A1 ADDR MASK REGISTER) */
  15880. #define BIT_SHIFT_A1_ADDR_MASK_8822C 0
  15881. #define BIT_MASK_A1_ADDR_MASK_8822C 0xffffffffL
  15882. #define BIT_A1_ADDR_MASK_8822C(x) \
  15883. (((x) & BIT_MASK_A1_ADDR_MASK_8822C) << BIT_SHIFT_A1_ADDR_MASK_8822C)
  15884. #define BITS_A1_ADDR_MASK_8822C \
  15885. (BIT_MASK_A1_ADDR_MASK_8822C << BIT_SHIFT_A1_ADDR_MASK_8822C)
  15886. #define BIT_CLEAR_A1_ADDR_MASK_8822C(x) ((x) & (~BITS_A1_ADDR_MASK_8822C))
  15887. #define BIT_GET_A1_ADDR_MASK_8822C(x) \
  15888. (((x) >> BIT_SHIFT_A1_ADDR_MASK_8822C) & BIT_MASK_A1_ADDR_MASK_8822C)
  15889. #define BIT_SET_A1_ADDR_MASK_8822C(x, v) \
  15890. (BIT_CLEAR_A1_ADDR_MASK_8822C(x) | BIT_A1_ADDR_MASK_8822C(v))
  15891. /* 2 REG_RXPSF_CTRL_8822C */
  15892. #define BIT_RXGCK_FIFOTHR_EN_8822C BIT(28)
  15893. #define BIT_SHIFT_RXGCK_VHT_FIFOTHR_8822C 26
  15894. #define BIT_MASK_RXGCK_VHT_FIFOTHR_8822C 0x3
  15895. #define BIT_RXGCK_VHT_FIFOTHR_8822C(x) \
  15896. (((x) & BIT_MASK_RXGCK_VHT_FIFOTHR_8822C) \
  15897. << BIT_SHIFT_RXGCK_VHT_FIFOTHR_8822C)
  15898. #define BITS_RXGCK_VHT_FIFOTHR_8822C \
  15899. (BIT_MASK_RXGCK_VHT_FIFOTHR_8822C << BIT_SHIFT_RXGCK_VHT_FIFOTHR_8822C)
  15900. #define BIT_CLEAR_RXGCK_VHT_FIFOTHR_8822C(x) \
  15901. ((x) & (~BITS_RXGCK_VHT_FIFOTHR_8822C))
  15902. #define BIT_GET_RXGCK_VHT_FIFOTHR_8822C(x) \
  15903. (((x) >> BIT_SHIFT_RXGCK_VHT_FIFOTHR_8822C) & \
  15904. BIT_MASK_RXGCK_VHT_FIFOTHR_8822C)
  15905. #define BIT_SET_RXGCK_VHT_FIFOTHR_8822C(x, v) \
  15906. (BIT_CLEAR_RXGCK_VHT_FIFOTHR_8822C(x) | BIT_RXGCK_VHT_FIFOTHR_8822C(v))
  15907. #define BIT_SHIFT_RXGCK_HT_FIFOTHR_8822C 24
  15908. #define BIT_MASK_RXGCK_HT_FIFOTHR_8822C 0x3
  15909. #define BIT_RXGCK_HT_FIFOTHR_8822C(x) \
  15910. (((x) & BIT_MASK_RXGCK_HT_FIFOTHR_8822C) \
  15911. << BIT_SHIFT_RXGCK_HT_FIFOTHR_8822C)
  15912. #define BITS_RXGCK_HT_FIFOTHR_8822C \
  15913. (BIT_MASK_RXGCK_HT_FIFOTHR_8822C << BIT_SHIFT_RXGCK_HT_FIFOTHR_8822C)
  15914. #define BIT_CLEAR_RXGCK_HT_FIFOTHR_8822C(x) \
  15915. ((x) & (~BITS_RXGCK_HT_FIFOTHR_8822C))
  15916. #define BIT_GET_RXGCK_HT_FIFOTHR_8822C(x) \
  15917. (((x) >> BIT_SHIFT_RXGCK_HT_FIFOTHR_8822C) & \
  15918. BIT_MASK_RXGCK_HT_FIFOTHR_8822C)
  15919. #define BIT_SET_RXGCK_HT_FIFOTHR_8822C(x, v) \
  15920. (BIT_CLEAR_RXGCK_HT_FIFOTHR_8822C(x) | BIT_RXGCK_HT_FIFOTHR_8822C(v))
  15921. #define BIT_SHIFT_RXGCK_OFDM_FIFOTHR_8822C 22
  15922. #define BIT_MASK_RXGCK_OFDM_FIFOTHR_8822C 0x3
  15923. #define BIT_RXGCK_OFDM_FIFOTHR_8822C(x) \
  15924. (((x) & BIT_MASK_RXGCK_OFDM_FIFOTHR_8822C) \
  15925. << BIT_SHIFT_RXGCK_OFDM_FIFOTHR_8822C)
  15926. #define BITS_RXGCK_OFDM_FIFOTHR_8822C \
  15927. (BIT_MASK_RXGCK_OFDM_FIFOTHR_8822C \
  15928. << BIT_SHIFT_RXGCK_OFDM_FIFOTHR_8822C)
  15929. #define BIT_CLEAR_RXGCK_OFDM_FIFOTHR_8822C(x) \
  15930. ((x) & (~BITS_RXGCK_OFDM_FIFOTHR_8822C))
  15931. #define BIT_GET_RXGCK_OFDM_FIFOTHR_8822C(x) \
  15932. (((x) >> BIT_SHIFT_RXGCK_OFDM_FIFOTHR_8822C) & \
  15933. BIT_MASK_RXGCK_OFDM_FIFOTHR_8822C)
  15934. #define BIT_SET_RXGCK_OFDM_FIFOTHR_8822C(x, v) \
  15935. (BIT_CLEAR_RXGCK_OFDM_FIFOTHR_8822C(x) | \
  15936. BIT_RXGCK_OFDM_FIFOTHR_8822C(v))
  15937. #define BIT_SHIFT_RXGCK_CCK_FIFOTHR_8822C 20
  15938. #define BIT_MASK_RXGCK_CCK_FIFOTHR_8822C 0x3
  15939. #define BIT_RXGCK_CCK_FIFOTHR_8822C(x) \
  15940. (((x) & BIT_MASK_RXGCK_CCK_FIFOTHR_8822C) \
  15941. << BIT_SHIFT_RXGCK_CCK_FIFOTHR_8822C)
  15942. #define BITS_RXGCK_CCK_FIFOTHR_8822C \
  15943. (BIT_MASK_RXGCK_CCK_FIFOTHR_8822C << BIT_SHIFT_RXGCK_CCK_FIFOTHR_8822C)
  15944. #define BIT_CLEAR_RXGCK_CCK_FIFOTHR_8822C(x) \
  15945. ((x) & (~BITS_RXGCK_CCK_FIFOTHR_8822C))
  15946. #define BIT_GET_RXGCK_CCK_FIFOTHR_8822C(x) \
  15947. (((x) >> BIT_SHIFT_RXGCK_CCK_FIFOTHR_8822C) & \
  15948. BIT_MASK_RXGCK_CCK_FIFOTHR_8822C)
  15949. #define BIT_SET_RXGCK_CCK_FIFOTHR_8822C(x, v) \
  15950. (BIT_CLEAR_RXGCK_CCK_FIFOTHR_8822C(x) | BIT_RXGCK_CCK_FIFOTHR_8822C(v))
  15951. #define BIT_SHIFT_RXGCK_ENTRY_DELAY_8822C 17
  15952. #define BIT_MASK_RXGCK_ENTRY_DELAY_8822C 0x7
  15953. #define BIT_RXGCK_ENTRY_DELAY_8822C(x) \
  15954. (((x) & BIT_MASK_RXGCK_ENTRY_DELAY_8822C) \
  15955. << BIT_SHIFT_RXGCK_ENTRY_DELAY_8822C)
  15956. #define BITS_RXGCK_ENTRY_DELAY_8822C \
  15957. (BIT_MASK_RXGCK_ENTRY_DELAY_8822C << BIT_SHIFT_RXGCK_ENTRY_DELAY_8822C)
  15958. #define BIT_CLEAR_RXGCK_ENTRY_DELAY_8822C(x) \
  15959. ((x) & (~BITS_RXGCK_ENTRY_DELAY_8822C))
  15960. #define BIT_GET_RXGCK_ENTRY_DELAY_8822C(x) \
  15961. (((x) >> BIT_SHIFT_RXGCK_ENTRY_DELAY_8822C) & \
  15962. BIT_MASK_RXGCK_ENTRY_DELAY_8822C)
  15963. #define BIT_SET_RXGCK_ENTRY_DELAY_8822C(x, v) \
  15964. (BIT_CLEAR_RXGCK_ENTRY_DELAY_8822C(x) | BIT_RXGCK_ENTRY_DELAY_8822C(v))
  15965. #define BIT_RXGCK_OFDMCCA_EN_8822C BIT(16)
  15966. #define BIT_SHIFT_RXPSF_PKTLENTHR_8822C 13
  15967. #define BIT_MASK_RXPSF_PKTLENTHR_8822C 0x7
  15968. #define BIT_RXPSF_PKTLENTHR_8822C(x) \
  15969. (((x) & BIT_MASK_RXPSF_PKTLENTHR_8822C) \
  15970. << BIT_SHIFT_RXPSF_PKTLENTHR_8822C)
  15971. #define BITS_RXPSF_PKTLENTHR_8822C \
  15972. (BIT_MASK_RXPSF_PKTLENTHR_8822C << BIT_SHIFT_RXPSF_PKTLENTHR_8822C)
  15973. #define BIT_CLEAR_RXPSF_PKTLENTHR_8822C(x) ((x) & (~BITS_RXPSF_PKTLENTHR_8822C))
  15974. #define BIT_GET_RXPSF_PKTLENTHR_8822C(x) \
  15975. (((x) >> BIT_SHIFT_RXPSF_PKTLENTHR_8822C) & \
  15976. BIT_MASK_RXPSF_PKTLENTHR_8822C)
  15977. #define BIT_SET_RXPSF_PKTLENTHR_8822C(x, v) \
  15978. (BIT_CLEAR_RXPSF_PKTLENTHR_8822C(x) | BIT_RXPSF_PKTLENTHR_8822C(v))
  15979. #define BIT_RXPSF_CTRLEN_8822C BIT(12)
  15980. #define BIT_RXPSF_VHTCHKEN_8822C BIT(11)
  15981. #define BIT_RXPSF_HTCHKEN_8822C BIT(10)
  15982. #define BIT_RXPSF_OFDMCHKEN_8822C BIT(9)
  15983. #define BIT_RXPSF_CCKCHKEN_8822C BIT(8)
  15984. #define BIT_RXPSF_OFDMRST_8822C BIT(7)
  15985. #define BIT_RXPSF_CCKRST_8822C BIT(6)
  15986. #define BIT_RXPSF_MHCHKEN_8822C BIT(5)
  15987. #define BIT_RXPSF_CONT_ERRCHKEN_8822C BIT(4)
  15988. #define BIT_RXPSF_ALL_ERRCHKEN_8822C BIT(3)
  15989. #define BIT_SHIFT_RXPSF_ERRTHR_8822C 0
  15990. #define BIT_MASK_RXPSF_ERRTHR_8822C 0x7
  15991. #define BIT_RXPSF_ERRTHR_8822C(x) \
  15992. (((x) & BIT_MASK_RXPSF_ERRTHR_8822C) << BIT_SHIFT_RXPSF_ERRTHR_8822C)
  15993. #define BITS_RXPSF_ERRTHR_8822C \
  15994. (BIT_MASK_RXPSF_ERRTHR_8822C << BIT_SHIFT_RXPSF_ERRTHR_8822C)
  15995. #define BIT_CLEAR_RXPSF_ERRTHR_8822C(x) ((x) & (~BITS_RXPSF_ERRTHR_8822C))
  15996. #define BIT_GET_RXPSF_ERRTHR_8822C(x) \
  15997. (((x) >> BIT_SHIFT_RXPSF_ERRTHR_8822C) & BIT_MASK_RXPSF_ERRTHR_8822C)
  15998. #define BIT_SET_RXPSF_ERRTHR_8822C(x, v) \
  15999. (BIT_CLEAR_RXPSF_ERRTHR_8822C(x) | BIT_RXPSF_ERRTHR_8822C(v))
  16000. /* 2 REG_RXPSF_TYPE_CTRL_8822C */
  16001. #define BIT_RXPSF_DATA15EN_8822C BIT(31)
  16002. #define BIT_RXPSF_DATA14EN_8822C BIT(30)
  16003. #define BIT_RXPSF_DATA13EN_8822C BIT(29)
  16004. #define BIT_RXPSF_DATA12EN_8822C BIT(28)
  16005. #define BIT_RXPSF_DATA11EN_8822C BIT(27)
  16006. #define BIT_RXPSF_DATA10EN_8822C BIT(26)
  16007. #define BIT_RXPSF_DATA9EN_8822C BIT(25)
  16008. #define BIT_RXPSF_DATA8EN_8822C BIT(24)
  16009. #define BIT_RXPSF_DATA7EN_8822C BIT(23)
  16010. #define BIT_RXPSF_DATA6EN_8822C BIT(22)
  16011. #define BIT_RXPSF_DATA5EN_8822C BIT(21)
  16012. #define BIT_RXPSF_DATA4EN_8822C BIT(20)
  16013. #define BIT_RXPSF_DATA3EN_8822C BIT(19)
  16014. #define BIT_RXPSF_DATA2EN_8822C BIT(18)
  16015. #define BIT_RXPSF_DATA1EN_8822C BIT(17)
  16016. #define BIT_RXPSF_DATA0EN_8822C BIT(16)
  16017. #define BIT_RXPSF_MGT15EN_8822C BIT(15)
  16018. #define BIT_RXPSF_MGT14EN_8822C BIT(14)
  16019. #define BIT_RXPSF_MGT13EN_8822C BIT(13)
  16020. #define BIT_RXPSF_MGT12EN_8822C BIT(12)
  16021. #define BIT_RXPSF_MGT11EN_8822C BIT(11)
  16022. #define BIT_RXPSF_MGT10EN_8822C BIT(10)
  16023. #define BIT_RXPSF_MGT9EN_8822C BIT(9)
  16024. #define BIT_RXPSF_MGT8EN_8822C BIT(8)
  16025. #define BIT_RXPSF_MGT7EN_8822C BIT(7)
  16026. #define BIT_RXPSF_MGT6EN_8822C BIT(6)
  16027. #define BIT_RXPSF_MGT5EN_8822C BIT(5)
  16028. #define BIT_RXPSF_MGT4EN_8822C BIT(4)
  16029. #define BIT_RXPSF_MGT3EN_8822C BIT(3)
  16030. #define BIT_RXPSF_MGT2EN_8822C BIT(2)
  16031. #define BIT_RXPSF_MGT1EN_8822C BIT(1)
  16032. #define BIT_RXPSF_MGT0EN_8822C BIT(0)
  16033. /* 2 REG_CAM_ACCESS_CTRL_8822C */
  16034. #define BIT_INDIRECT_ERR_8822C BIT(6)
  16035. #define BIT_DIRECT_ERR_8822C BIT(5)
  16036. #define BIT_DIR_ACCESS_EN_RX_BA_8822C BIT(4)
  16037. #define BIT_DIR_ACCESS_EN_MBSSIDCAM_8822C BIT(3)
  16038. #define BIT_DIR_ACCESS_EN_KEY_8822C BIT(2)
  16039. #define BIT_DIR_ACCESS_EN_WOWLAN_8822C BIT(1)
  16040. #define BIT_DIR_ACCESS_EN_FW_FILTER_8822C BIT(0)
  16041. /* 2 REG_HT_SND_REF_RATE_8822C */
  16042. #define BIT_SHIFT_WMAC_HT_CSI_RATE_8822C 0
  16043. #define BIT_MASK_WMAC_HT_CSI_RATE_8822C 0x3f
  16044. #define BIT_WMAC_HT_CSI_RATE_8822C(x) \
  16045. (((x) & BIT_MASK_WMAC_HT_CSI_RATE_8822C) \
  16046. << BIT_SHIFT_WMAC_HT_CSI_RATE_8822C)
  16047. #define BITS_WMAC_HT_CSI_RATE_8822C \
  16048. (BIT_MASK_WMAC_HT_CSI_RATE_8822C << BIT_SHIFT_WMAC_HT_CSI_RATE_8822C)
  16049. #define BIT_CLEAR_WMAC_HT_CSI_RATE_8822C(x) \
  16050. ((x) & (~BITS_WMAC_HT_CSI_RATE_8822C))
  16051. #define BIT_GET_WMAC_HT_CSI_RATE_8822C(x) \
  16052. (((x) >> BIT_SHIFT_WMAC_HT_CSI_RATE_8822C) & \
  16053. BIT_MASK_WMAC_HT_CSI_RATE_8822C)
  16054. #define BIT_SET_WMAC_HT_CSI_RATE_8822C(x, v) \
  16055. (BIT_CLEAR_WMAC_HT_CSI_RATE_8822C(x) | BIT_WMAC_HT_CSI_RATE_8822C(v))
  16056. /* 2 REG_RSVD_8822C */
  16057. /* 2 REG_MACID2_8822C (MAC ID2 REGISTER) */
  16058. #define BIT_SHIFT_MACID2_V1_8822C 0
  16059. #define BIT_MASK_MACID2_V1_8822C 0xffffffffL
  16060. #define BIT_MACID2_V1_8822C(x) \
  16061. (((x) & BIT_MASK_MACID2_V1_8822C) << BIT_SHIFT_MACID2_V1_8822C)
  16062. #define BITS_MACID2_V1_8822C \
  16063. (BIT_MASK_MACID2_V1_8822C << BIT_SHIFT_MACID2_V1_8822C)
  16064. #define BIT_CLEAR_MACID2_V1_8822C(x) ((x) & (~BITS_MACID2_V1_8822C))
  16065. #define BIT_GET_MACID2_V1_8822C(x) \
  16066. (((x) >> BIT_SHIFT_MACID2_V1_8822C) & BIT_MASK_MACID2_V1_8822C)
  16067. #define BIT_SET_MACID2_V1_8822C(x, v) \
  16068. (BIT_CLEAR_MACID2_V1_8822C(x) | BIT_MACID2_V1_8822C(v))
  16069. /* 2 REG_MACID2_H_8822C (MAC ID2 REGISTER) */
  16070. #define BIT_SHIFT_MACID2_H_V1_8822C 0
  16071. #define BIT_MASK_MACID2_H_V1_8822C 0xffff
  16072. #define BIT_MACID2_H_V1_8822C(x) \
  16073. (((x) & BIT_MASK_MACID2_H_V1_8822C) << BIT_SHIFT_MACID2_H_V1_8822C)
  16074. #define BITS_MACID2_H_V1_8822C \
  16075. (BIT_MASK_MACID2_H_V1_8822C << BIT_SHIFT_MACID2_H_V1_8822C)
  16076. #define BIT_CLEAR_MACID2_H_V1_8822C(x) ((x) & (~BITS_MACID2_H_V1_8822C))
  16077. #define BIT_GET_MACID2_H_V1_8822C(x) \
  16078. (((x) >> BIT_SHIFT_MACID2_H_V1_8822C) & BIT_MASK_MACID2_H_V1_8822C)
  16079. #define BIT_SET_MACID2_H_V1_8822C(x, v) \
  16080. (BIT_CLEAR_MACID2_H_V1_8822C(x) | BIT_MACID2_H_V1_8822C(v))
  16081. /* 2 REG_BSSID2_8822C (BSSID2 REGISTER) */
  16082. #define BIT_SHIFT_BSSID2_V1_8822C 0
  16083. #define BIT_MASK_BSSID2_V1_8822C 0xffffffffL
  16084. #define BIT_BSSID2_V1_8822C(x) \
  16085. (((x) & BIT_MASK_BSSID2_V1_8822C) << BIT_SHIFT_BSSID2_V1_8822C)
  16086. #define BITS_BSSID2_V1_8822C \
  16087. (BIT_MASK_BSSID2_V1_8822C << BIT_SHIFT_BSSID2_V1_8822C)
  16088. #define BIT_CLEAR_BSSID2_V1_8822C(x) ((x) & (~BITS_BSSID2_V1_8822C))
  16089. #define BIT_GET_BSSID2_V1_8822C(x) \
  16090. (((x) >> BIT_SHIFT_BSSID2_V1_8822C) & BIT_MASK_BSSID2_V1_8822C)
  16091. #define BIT_SET_BSSID2_V1_8822C(x, v) \
  16092. (BIT_CLEAR_BSSID2_V1_8822C(x) | BIT_BSSID2_V1_8822C(v))
  16093. /* 2 REG_BSSID2_H_8822C (BSSID2 REGISTER) */
  16094. #define BIT_SHIFT_BSSID2_H_V1_8822C 0
  16095. #define BIT_MASK_BSSID2_H_V1_8822C 0xffff
  16096. #define BIT_BSSID2_H_V1_8822C(x) \
  16097. (((x) & BIT_MASK_BSSID2_H_V1_8822C) << BIT_SHIFT_BSSID2_H_V1_8822C)
  16098. #define BITS_BSSID2_H_V1_8822C \
  16099. (BIT_MASK_BSSID2_H_V1_8822C << BIT_SHIFT_BSSID2_H_V1_8822C)
  16100. #define BIT_CLEAR_BSSID2_H_V1_8822C(x) ((x) & (~BITS_BSSID2_H_V1_8822C))
  16101. #define BIT_GET_BSSID2_H_V1_8822C(x) \
  16102. (((x) >> BIT_SHIFT_BSSID2_H_V1_8822C) & BIT_MASK_BSSID2_H_V1_8822C)
  16103. #define BIT_SET_BSSID2_H_V1_8822C(x, v) \
  16104. (BIT_CLEAR_BSSID2_H_V1_8822C(x) | BIT_BSSID2_H_V1_8822C(v))
  16105. /* 2 REG_MACID3_8822C (MAC ID3 REGISTER) */
  16106. #define BIT_SHIFT_MACID3_V1_8822C 0
  16107. #define BIT_MASK_MACID3_V1_8822C 0xffffffffL
  16108. #define BIT_MACID3_V1_8822C(x) \
  16109. (((x) & BIT_MASK_MACID3_V1_8822C) << BIT_SHIFT_MACID3_V1_8822C)
  16110. #define BITS_MACID3_V1_8822C \
  16111. (BIT_MASK_MACID3_V1_8822C << BIT_SHIFT_MACID3_V1_8822C)
  16112. #define BIT_CLEAR_MACID3_V1_8822C(x) ((x) & (~BITS_MACID3_V1_8822C))
  16113. #define BIT_GET_MACID3_V1_8822C(x) \
  16114. (((x) >> BIT_SHIFT_MACID3_V1_8822C) & BIT_MASK_MACID3_V1_8822C)
  16115. #define BIT_SET_MACID3_V1_8822C(x, v) \
  16116. (BIT_CLEAR_MACID3_V1_8822C(x) | BIT_MACID3_V1_8822C(v))
  16117. /* 2 REG_MACID3_H_8822C (MAC ID3 REGISTER) */
  16118. #define BIT_SHIFT_MACID3_H_V1_8822C 0
  16119. #define BIT_MASK_MACID3_H_V1_8822C 0xffff
  16120. #define BIT_MACID3_H_V1_8822C(x) \
  16121. (((x) & BIT_MASK_MACID3_H_V1_8822C) << BIT_SHIFT_MACID3_H_V1_8822C)
  16122. #define BITS_MACID3_H_V1_8822C \
  16123. (BIT_MASK_MACID3_H_V1_8822C << BIT_SHIFT_MACID3_H_V1_8822C)
  16124. #define BIT_CLEAR_MACID3_H_V1_8822C(x) ((x) & (~BITS_MACID3_H_V1_8822C))
  16125. #define BIT_GET_MACID3_H_V1_8822C(x) \
  16126. (((x) >> BIT_SHIFT_MACID3_H_V1_8822C) & BIT_MASK_MACID3_H_V1_8822C)
  16127. #define BIT_SET_MACID3_H_V1_8822C(x, v) \
  16128. (BIT_CLEAR_MACID3_H_V1_8822C(x) | BIT_MACID3_H_V1_8822C(v))
  16129. /* 2 REG_BSSID3_8822C (BSSID3 REGISTER) */
  16130. #define BIT_SHIFT_BSSID3_V1_8822C 0
  16131. #define BIT_MASK_BSSID3_V1_8822C 0xffffffffL
  16132. #define BIT_BSSID3_V1_8822C(x) \
  16133. (((x) & BIT_MASK_BSSID3_V1_8822C) << BIT_SHIFT_BSSID3_V1_8822C)
  16134. #define BITS_BSSID3_V1_8822C \
  16135. (BIT_MASK_BSSID3_V1_8822C << BIT_SHIFT_BSSID3_V1_8822C)
  16136. #define BIT_CLEAR_BSSID3_V1_8822C(x) ((x) & (~BITS_BSSID3_V1_8822C))
  16137. #define BIT_GET_BSSID3_V1_8822C(x) \
  16138. (((x) >> BIT_SHIFT_BSSID3_V1_8822C) & BIT_MASK_BSSID3_V1_8822C)
  16139. #define BIT_SET_BSSID3_V1_8822C(x, v) \
  16140. (BIT_CLEAR_BSSID3_V1_8822C(x) | BIT_BSSID3_V1_8822C(v))
  16141. /* 2 REG_BSSID3_H_8822C (BSSID3 REGISTER) */
  16142. #define BIT_SHIFT_BSSID3_H_V1_8822C 0
  16143. #define BIT_MASK_BSSID3_H_V1_8822C 0xffff
  16144. #define BIT_BSSID3_H_V1_8822C(x) \
  16145. (((x) & BIT_MASK_BSSID3_H_V1_8822C) << BIT_SHIFT_BSSID3_H_V1_8822C)
  16146. #define BITS_BSSID3_H_V1_8822C \
  16147. (BIT_MASK_BSSID3_H_V1_8822C << BIT_SHIFT_BSSID3_H_V1_8822C)
  16148. #define BIT_CLEAR_BSSID3_H_V1_8822C(x) ((x) & (~BITS_BSSID3_H_V1_8822C))
  16149. #define BIT_GET_BSSID3_H_V1_8822C(x) \
  16150. (((x) >> BIT_SHIFT_BSSID3_H_V1_8822C) & BIT_MASK_BSSID3_H_V1_8822C)
  16151. #define BIT_SET_BSSID3_H_V1_8822C(x, v) \
  16152. (BIT_CLEAR_BSSID3_H_V1_8822C(x) | BIT_BSSID3_H_V1_8822C(v))
  16153. /* 2 REG_MACID4_8822C (MAC ID4 REGISTER) */
  16154. #define BIT_SHIFT_MACID4_V1_8822C 0
  16155. #define BIT_MASK_MACID4_V1_8822C 0xffffffffL
  16156. #define BIT_MACID4_V1_8822C(x) \
  16157. (((x) & BIT_MASK_MACID4_V1_8822C) << BIT_SHIFT_MACID4_V1_8822C)
  16158. #define BITS_MACID4_V1_8822C \
  16159. (BIT_MASK_MACID4_V1_8822C << BIT_SHIFT_MACID4_V1_8822C)
  16160. #define BIT_CLEAR_MACID4_V1_8822C(x) ((x) & (~BITS_MACID4_V1_8822C))
  16161. #define BIT_GET_MACID4_V1_8822C(x) \
  16162. (((x) >> BIT_SHIFT_MACID4_V1_8822C) & BIT_MASK_MACID4_V1_8822C)
  16163. #define BIT_SET_MACID4_V1_8822C(x, v) \
  16164. (BIT_CLEAR_MACID4_V1_8822C(x) | BIT_MACID4_V1_8822C(v))
  16165. /* 2 REG_MACID4_H_8822C (MAC ID4 REGISTER) */
  16166. #define BIT_SHIFT_MACID4_H_V1_8822C 0
  16167. #define BIT_MASK_MACID4_H_V1_8822C 0xffff
  16168. #define BIT_MACID4_H_V1_8822C(x) \
  16169. (((x) & BIT_MASK_MACID4_H_V1_8822C) << BIT_SHIFT_MACID4_H_V1_8822C)
  16170. #define BITS_MACID4_H_V1_8822C \
  16171. (BIT_MASK_MACID4_H_V1_8822C << BIT_SHIFT_MACID4_H_V1_8822C)
  16172. #define BIT_CLEAR_MACID4_H_V1_8822C(x) ((x) & (~BITS_MACID4_H_V1_8822C))
  16173. #define BIT_GET_MACID4_H_V1_8822C(x) \
  16174. (((x) >> BIT_SHIFT_MACID4_H_V1_8822C) & BIT_MASK_MACID4_H_V1_8822C)
  16175. #define BIT_SET_MACID4_H_V1_8822C(x, v) \
  16176. (BIT_CLEAR_MACID4_H_V1_8822C(x) | BIT_MACID4_H_V1_8822C(v))
  16177. /* 2 REG_BSSID4_8822C (BSSID4 REGISTER) */
  16178. #define BIT_SHIFT_BSSID4_V1_8822C 0
  16179. #define BIT_MASK_BSSID4_V1_8822C 0xffffffffL
  16180. #define BIT_BSSID4_V1_8822C(x) \
  16181. (((x) & BIT_MASK_BSSID4_V1_8822C) << BIT_SHIFT_BSSID4_V1_8822C)
  16182. #define BITS_BSSID4_V1_8822C \
  16183. (BIT_MASK_BSSID4_V1_8822C << BIT_SHIFT_BSSID4_V1_8822C)
  16184. #define BIT_CLEAR_BSSID4_V1_8822C(x) ((x) & (~BITS_BSSID4_V1_8822C))
  16185. #define BIT_GET_BSSID4_V1_8822C(x) \
  16186. (((x) >> BIT_SHIFT_BSSID4_V1_8822C) & BIT_MASK_BSSID4_V1_8822C)
  16187. #define BIT_SET_BSSID4_V1_8822C(x, v) \
  16188. (BIT_CLEAR_BSSID4_V1_8822C(x) | BIT_BSSID4_V1_8822C(v))
  16189. /* 2 REG_BSSID4_H_8822C (BSSID4 REGISTER) */
  16190. #define BIT_SHIFT_BSSID4_H_V1_8822C 0
  16191. #define BIT_MASK_BSSID4_H_V1_8822C 0xffff
  16192. #define BIT_BSSID4_H_V1_8822C(x) \
  16193. (((x) & BIT_MASK_BSSID4_H_V1_8822C) << BIT_SHIFT_BSSID4_H_V1_8822C)
  16194. #define BITS_BSSID4_H_V1_8822C \
  16195. (BIT_MASK_BSSID4_H_V1_8822C << BIT_SHIFT_BSSID4_H_V1_8822C)
  16196. #define BIT_CLEAR_BSSID4_H_V1_8822C(x) ((x) & (~BITS_BSSID4_H_V1_8822C))
  16197. #define BIT_GET_BSSID4_H_V1_8822C(x) \
  16198. (((x) >> BIT_SHIFT_BSSID4_H_V1_8822C) & BIT_MASK_BSSID4_H_V1_8822C)
  16199. #define BIT_SET_BSSID4_H_V1_8822C(x, v) \
  16200. (BIT_CLEAR_BSSID4_H_V1_8822C(x) | BIT_BSSID4_H_V1_8822C(v))
  16201. /* 2 REG_NOA_REPORT_8822C */
  16202. /* 2 REG_NOA_REPORT_1_8822C */
  16203. /* 2 REG_NOA_REPORT_2_8822C */
  16204. /* 2 REG_NOA_REPORT_3_8822C */
  16205. /* 2 REG_PWRBIT_SETTING_8822C */
  16206. #define BIT_CLI3_WMAC_TCRPWRMGT_HWCTL_EN_8822C BIT(15)
  16207. #define BIT_CLI3_WMAC_TCRPWRMGT_HWDATA_EN_8822C BIT(14)
  16208. #define BIT_CLI3_WMAC_TCRPWRMGT_HWACT_EN_8822C BIT(13)
  16209. #define BIT_CLI3_PWR_ST_V1_8822C BIT(12)
  16210. #define BIT_CLI2_WMAC_TCRPWRMGT_HWCTL_EN_8822C BIT(11)
  16211. #define BIT_CLI2_WMAC_TCRPWRMGT_HWDATA_EN_8822C BIT(10)
  16212. #define BIT_CLI2_WMAC_TCRPWRMGT_HWACT_EN_8822C BIT(9)
  16213. #define BIT_CLI2_PWR_ST_V1_8822C BIT(8)
  16214. #define BIT_CLI1_WMAC_TCRPWRMGT_HWCTL_EN_8822C BIT(7)
  16215. #define BIT_CLI1_WMAC_TCRPWRMGT_HWDATA_EN_8822C BIT(6)
  16216. #define BIT_CLI1_WMAC_TCRPWRMGT_HWACT_EN_8822C BIT(5)
  16217. #define BIT_CLI1_PWR_ST_V1_8822C BIT(4)
  16218. #define BIT_CLI0_WMAC_TCRPWRMGT_HWCTL_EN_8822C BIT(3)
  16219. #define BIT_CLI0_WMAC_TCRPWRMGT_HWDATA_EN_8822C BIT(2)
  16220. #define BIT_CLI0_WMAC_TCRPWRMGT_HWACT_EN_8822C BIT(1)
  16221. #define BIT_CLI0_PWR_ST_V1_8822C BIT(0)
  16222. /* 2 REG_GENERAL_OPTION_8822C */
  16223. #define BIT_WMAC_RXRST_NDP_TIMEOUT_8822C BIT(11)
  16224. #define BIT_WMAC_NDP_STANDBY_WAIT_RXEND_8822C BIT(10)
  16225. #define BIT_DUMMY_FCS_READY_MASK_EN_8822C BIT(9)
  16226. #define BIT_RXFIFO_GNT_CUT_8822C BIT(8)
  16227. #define BIT_DUMMY_RXD_FCS_ERROR_MASK_EN_V1_8822C BIT(7)
  16228. #define BIT_WMAC_EXT_DBG_SEL_V1_8822C BIT(6)
  16229. #define BIT_WMAC_FIX_FIRST_MPDU_WITH_PHYSTS_8822C BIT(5)
  16230. #define BIT_RX_DMA_BYPASS_CHECK_DATABYPASS_CHECK_DATA_8822C BIT(4)
  16231. #define BIT_RX_DMA_BYPASS_CHECK_MGTBIT_RX_DMA_BYPASS_CHECK_MGT_8822C BIT(3)
  16232. #define BIT_TXSERV_FIELD_SEL_8822C BIT(2)
  16233. #define BIT_RXVHT_LEN_SEL_8822C BIT(1)
  16234. #define BIT_RXMIC_PROTECT_EN_8822C BIT(0)
  16235. /* 2 REG_RSVD_8822C */
  16236. /* 2 REG_RSVD_8822C */
  16237. /* 2 REG_RSVD_8822C */
  16238. /* 2 REG_RSVD_8822C */
  16239. /* 2 REG_CSI_RRSR_8822C */
  16240. #define BIT_CSI_LDPC_EN_8822C BIT(29)
  16241. #define BIT_CSI_STBC_EN_8822C BIT(28)
  16242. #define BIT_SHIFT_CSI_RRSC_BITMAP_8822C 4
  16243. #define BIT_MASK_CSI_RRSC_BITMAP_8822C 0xffffff
  16244. #define BIT_CSI_RRSC_BITMAP_8822C(x) \
  16245. (((x) & BIT_MASK_CSI_RRSC_BITMAP_8822C) \
  16246. << BIT_SHIFT_CSI_RRSC_BITMAP_8822C)
  16247. #define BITS_CSI_RRSC_BITMAP_8822C \
  16248. (BIT_MASK_CSI_RRSC_BITMAP_8822C << BIT_SHIFT_CSI_RRSC_BITMAP_8822C)
  16249. #define BIT_CLEAR_CSI_RRSC_BITMAP_8822C(x) ((x) & (~BITS_CSI_RRSC_BITMAP_8822C))
  16250. #define BIT_GET_CSI_RRSC_BITMAP_8822C(x) \
  16251. (((x) >> BIT_SHIFT_CSI_RRSC_BITMAP_8822C) & \
  16252. BIT_MASK_CSI_RRSC_BITMAP_8822C)
  16253. #define BIT_SET_CSI_RRSC_BITMAP_8822C(x, v) \
  16254. (BIT_CLEAR_CSI_RRSC_BITMAP_8822C(x) | BIT_CSI_RRSC_BITMAP_8822C(v))
  16255. #define BIT_SHIFT_OFDM_LEN_TH_8822C 0
  16256. #define BIT_MASK_OFDM_LEN_TH_8822C 0xf
  16257. #define BIT_OFDM_LEN_TH_8822C(x) \
  16258. (((x) & BIT_MASK_OFDM_LEN_TH_8822C) << BIT_SHIFT_OFDM_LEN_TH_8822C)
  16259. #define BITS_OFDM_LEN_TH_8822C \
  16260. (BIT_MASK_OFDM_LEN_TH_8822C << BIT_SHIFT_OFDM_LEN_TH_8822C)
  16261. #define BIT_CLEAR_OFDM_LEN_TH_8822C(x) ((x) & (~BITS_OFDM_LEN_TH_8822C))
  16262. #define BIT_GET_OFDM_LEN_TH_8822C(x) \
  16263. (((x) >> BIT_SHIFT_OFDM_LEN_TH_8822C) & BIT_MASK_OFDM_LEN_TH_8822C)
  16264. #define BIT_SET_OFDM_LEN_TH_8822C(x, v) \
  16265. (BIT_CLEAR_OFDM_LEN_TH_8822C(x) | BIT_OFDM_LEN_TH_8822C(v))
  16266. /* 2 REG_MU_BF_OPTION_8822C */
  16267. #define BIT_WMAC_RESP_NONSTA1_DIS_8822C BIT(7)
  16268. #define BIT_WMAC_TXMU_ACKPOLICY_EN_8822C BIT(6)
  16269. #define BIT_SHIFT_WMAC_TXMU_ACKPOLICY_8822C 4
  16270. #define BIT_MASK_WMAC_TXMU_ACKPOLICY_8822C 0x3
  16271. #define BIT_WMAC_TXMU_ACKPOLICY_8822C(x) \
  16272. (((x) & BIT_MASK_WMAC_TXMU_ACKPOLICY_8822C) \
  16273. << BIT_SHIFT_WMAC_TXMU_ACKPOLICY_8822C)
  16274. #define BITS_WMAC_TXMU_ACKPOLICY_8822C \
  16275. (BIT_MASK_WMAC_TXMU_ACKPOLICY_8822C \
  16276. << BIT_SHIFT_WMAC_TXMU_ACKPOLICY_8822C)
  16277. #define BIT_CLEAR_WMAC_TXMU_ACKPOLICY_8822C(x) \
  16278. ((x) & (~BITS_WMAC_TXMU_ACKPOLICY_8822C))
  16279. #define BIT_GET_WMAC_TXMU_ACKPOLICY_8822C(x) \
  16280. (((x) >> BIT_SHIFT_WMAC_TXMU_ACKPOLICY_8822C) & \
  16281. BIT_MASK_WMAC_TXMU_ACKPOLICY_8822C)
  16282. #define BIT_SET_WMAC_TXMU_ACKPOLICY_8822C(x, v) \
  16283. (BIT_CLEAR_WMAC_TXMU_ACKPOLICY_8822C(x) | \
  16284. BIT_WMAC_TXMU_ACKPOLICY_8822C(v))
  16285. #define BIT_SHIFT_WMAC_MU_BFEE_PORT_SEL_8822C 1
  16286. #define BIT_MASK_WMAC_MU_BFEE_PORT_SEL_8822C 0x7
  16287. #define BIT_WMAC_MU_BFEE_PORT_SEL_8822C(x) \
  16288. (((x) & BIT_MASK_WMAC_MU_BFEE_PORT_SEL_8822C) \
  16289. << BIT_SHIFT_WMAC_MU_BFEE_PORT_SEL_8822C)
  16290. #define BITS_WMAC_MU_BFEE_PORT_SEL_8822C \
  16291. (BIT_MASK_WMAC_MU_BFEE_PORT_SEL_8822C \
  16292. << BIT_SHIFT_WMAC_MU_BFEE_PORT_SEL_8822C)
  16293. #define BIT_CLEAR_WMAC_MU_BFEE_PORT_SEL_8822C(x) \
  16294. ((x) & (~BITS_WMAC_MU_BFEE_PORT_SEL_8822C))
  16295. #define BIT_GET_WMAC_MU_BFEE_PORT_SEL_8822C(x) \
  16296. (((x) >> BIT_SHIFT_WMAC_MU_BFEE_PORT_SEL_8822C) & \
  16297. BIT_MASK_WMAC_MU_BFEE_PORT_SEL_8822C)
  16298. #define BIT_SET_WMAC_MU_BFEE_PORT_SEL_8822C(x, v) \
  16299. (BIT_CLEAR_WMAC_MU_BFEE_PORT_SEL_8822C(x) | \
  16300. BIT_WMAC_MU_BFEE_PORT_SEL_8822C(v))
  16301. #define BIT_WMAC_MU_BFEE_DIS_8822C BIT(0)
  16302. /* 2 REG_WMAC_PAUSE_BB_CLR_TH_8822C */
  16303. #define BIT_SHIFT_WMAC_PAUSE_BB_CLR_TH_8822C 0
  16304. #define BIT_MASK_WMAC_PAUSE_BB_CLR_TH_8822C 0xff
  16305. #define BIT_WMAC_PAUSE_BB_CLR_TH_8822C(x) \
  16306. (((x) & BIT_MASK_WMAC_PAUSE_BB_CLR_TH_8822C) \
  16307. << BIT_SHIFT_WMAC_PAUSE_BB_CLR_TH_8822C)
  16308. #define BITS_WMAC_PAUSE_BB_CLR_TH_8822C \
  16309. (BIT_MASK_WMAC_PAUSE_BB_CLR_TH_8822C \
  16310. << BIT_SHIFT_WMAC_PAUSE_BB_CLR_TH_8822C)
  16311. #define BIT_CLEAR_WMAC_PAUSE_BB_CLR_TH_8822C(x) \
  16312. ((x) & (~BITS_WMAC_PAUSE_BB_CLR_TH_8822C))
  16313. #define BIT_GET_WMAC_PAUSE_BB_CLR_TH_8822C(x) \
  16314. (((x) >> BIT_SHIFT_WMAC_PAUSE_BB_CLR_TH_8822C) & \
  16315. BIT_MASK_WMAC_PAUSE_BB_CLR_TH_8822C)
  16316. #define BIT_SET_WMAC_PAUSE_BB_CLR_TH_8822C(x, v) \
  16317. (BIT_CLEAR_WMAC_PAUSE_BB_CLR_TH_8822C(x) | \
  16318. BIT_WMAC_PAUSE_BB_CLR_TH_8822C(v))
  16319. /* 2 REG__WMAC_MULBK_BUF_8822C */
  16320. #define BIT_SHIFT_WMAC_MULBK_PAGE_SIZE_8822C 0
  16321. #define BIT_MASK_WMAC_MULBK_PAGE_SIZE_8822C 0xff
  16322. #define BIT_WMAC_MULBK_PAGE_SIZE_8822C(x) \
  16323. (((x) & BIT_MASK_WMAC_MULBK_PAGE_SIZE_8822C) \
  16324. << BIT_SHIFT_WMAC_MULBK_PAGE_SIZE_8822C)
  16325. #define BITS_WMAC_MULBK_PAGE_SIZE_8822C \
  16326. (BIT_MASK_WMAC_MULBK_PAGE_SIZE_8822C \
  16327. << BIT_SHIFT_WMAC_MULBK_PAGE_SIZE_8822C)
  16328. #define BIT_CLEAR_WMAC_MULBK_PAGE_SIZE_8822C(x) \
  16329. ((x) & (~BITS_WMAC_MULBK_PAGE_SIZE_8822C))
  16330. #define BIT_GET_WMAC_MULBK_PAGE_SIZE_8822C(x) \
  16331. (((x) >> BIT_SHIFT_WMAC_MULBK_PAGE_SIZE_8822C) & \
  16332. BIT_MASK_WMAC_MULBK_PAGE_SIZE_8822C)
  16333. #define BIT_SET_WMAC_MULBK_PAGE_SIZE_8822C(x, v) \
  16334. (BIT_CLEAR_WMAC_MULBK_PAGE_SIZE_8822C(x) | \
  16335. BIT_WMAC_MULBK_PAGE_SIZE_8822C(v))
  16336. /* 2 REG_WMAC_MU_OPTION_8822C */
  16337. /* 2 REG_WMAC_MU_BF_CTL_8822C */
  16338. #define BIT_WMAC_INVLD_BFPRT_CHK_8822C BIT(15)
  16339. #define BIT_WMAC_RETXBFRPTSEQ_UPD_8822C BIT(14)
  16340. #define BIT_SHIFT_WMAC_MU_BFRPTSEG_SEL_8822C 12
  16341. #define BIT_MASK_WMAC_MU_BFRPTSEG_SEL_8822C 0x3
  16342. #define BIT_WMAC_MU_BFRPTSEG_SEL_8822C(x) \
  16343. (((x) & BIT_MASK_WMAC_MU_BFRPTSEG_SEL_8822C) \
  16344. << BIT_SHIFT_WMAC_MU_BFRPTSEG_SEL_8822C)
  16345. #define BITS_WMAC_MU_BFRPTSEG_SEL_8822C \
  16346. (BIT_MASK_WMAC_MU_BFRPTSEG_SEL_8822C \
  16347. << BIT_SHIFT_WMAC_MU_BFRPTSEG_SEL_8822C)
  16348. #define BIT_CLEAR_WMAC_MU_BFRPTSEG_SEL_8822C(x) \
  16349. ((x) & (~BITS_WMAC_MU_BFRPTSEG_SEL_8822C))
  16350. #define BIT_GET_WMAC_MU_BFRPTSEG_SEL_8822C(x) \
  16351. (((x) >> BIT_SHIFT_WMAC_MU_BFRPTSEG_SEL_8822C) & \
  16352. BIT_MASK_WMAC_MU_BFRPTSEG_SEL_8822C)
  16353. #define BIT_SET_WMAC_MU_BFRPTSEG_SEL_8822C(x, v) \
  16354. (BIT_CLEAR_WMAC_MU_BFRPTSEG_SEL_8822C(x) | \
  16355. BIT_WMAC_MU_BFRPTSEG_SEL_8822C(v))
  16356. #define BIT_SHIFT_WMAC_MU_BF_MYAID_8822C 0
  16357. #define BIT_MASK_WMAC_MU_BF_MYAID_8822C 0xfff
  16358. #define BIT_WMAC_MU_BF_MYAID_8822C(x) \
  16359. (((x) & BIT_MASK_WMAC_MU_BF_MYAID_8822C) \
  16360. << BIT_SHIFT_WMAC_MU_BF_MYAID_8822C)
  16361. #define BITS_WMAC_MU_BF_MYAID_8822C \
  16362. (BIT_MASK_WMAC_MU_BF_MYAID_8822C << BIT_SHIFT_WMAC_MU_BF_MYAID_8822C)
  16363. #define BIT_CLEAR_WMAC_MU_BF_MYAID_8822C(x) \
  16364. ((x) & (~BITS_WMAC_MU_BF_MYAID_8822C))
  16365. #define BIT_GET_WMAC_MU_BF_MYAID_8822C(x) \
  16366. (((x) >> BIT_SHIFT_WMAC_MU_BF_MYAID_8822C) & \
  16367. BIT_MASK_WMAC_MU_BF_MYAID_8822C)
  16368. #define BIT_SET_WMAC_MU_BF_MYAID_8822C(x, v) \
  16369. (BIT_CLEAR_WMAC_MU_BF_MYAID_8822C(x) | BIT_WMAC_MU_BF_MYAID_8822C(v))
  16370. /* 2 REG_WMAC_MU_BFRPT_PARA_8822C */
  16371. #define BIT_SHIFT_BFRPT_PARA_USERID_SEL_V1_8822C 13
  16372. #define BIT_MASK_BFRPT_PARA_USERID_SEL_V1_8822C 0x7
  16373. #define BIT_BFRPT_PARA_USERID_SEL_V1_8822C(x) \
  16374. (((x) & BIT_MASK_BFRPT_PARA_USERID_SEL_V1_8822C) \
  16375. << BIT_SHIFT_BFRPT_PARA_USERID_SEL_V1_8822C)
  16376. #define BITS_BFRPT_PARA_USERID_SEL_V1_8822C \
  16377. (BIT_MASK_BFRPT_PARA_USERID_SEL_V1_8822C \
  16378. << BIT_SHIFT_BFRPT_PARA_USERID_SEL_V1_8822C)
  16379. #define BIT_CLEAR_BFRPT_PARA_USERID_SEL_V1_8822C(x) \
  16380. ((x) & (~BITS_BFRPT_PARA_USERID_SEL_V1_8822C))
  16381. #define BIT_GET_BFRPT_PARA_USERID_SEL_V1_8822C(x) \
  16382. (((x) >> BIT_SHIFT_BFRPT_PARA_USERID_SEL_V1_8822C) & \
  16383. BIT_MASK_BFRPT_PARA_USERID_SEL_V1_8822C)
  16384. #define BIT_SET_BFRPT_PARA_USERID_SEL_V1_8822C(x, v) \
  16385. (BIT_CLEAR_BFRPT_PARA_USERID_SEL_V1_8822C(x) | \
  16386. BIT_BFRPT_PARA_USERID_SEL_V1_8822C(v))
  16387. #define BIT_SHIFT_BFRPT_PARA_V1_8822C 0
  16388. #define BIT_MASK_BFRPT_PARA_V1_8822C 0x1fff
  16389. #define BIT_BFRPT_PARA_V1_8822C(x) \
  16390. (((x) & BIT_MASK_BFRPT_PARA_V1_8822C) << BIT_SHIFT_BFRPT_PARA_V1_8822C)
  16391. #define BITS_BFRPT_PARA_V1_8822C \
  16392. (BIT_MASK_BFRPT_PARA_V1_8822C << BIT_SHIFT_BFRPT_PARA_V1_8822C)
  16393. #define BIT_CLEAR_BFRPT_PARA_V1_8822C(x) ((x) & (~BITS_BFRPT_PARA_V1_8822C))
  16394. #define BIT_GET_BFRPT_PARA_V1_8822C(x) \
  16395. (((x) >> BIT_SHIFT_BFRPT_PARA_V1_8822C) & BIT_MASK_BFRPT_PARA_V1_8822C)
  16396. #define BIT_SET_BFRPT_PARA_V1_8822C(x, v) \
  16397. (BIT_CLEAR_BFRPT_PARA_V1_8822C(x) | BIT_BFRPT_PARA_V1_8822C(v))
  16398. /* 2 REG_WMAC_ASSOCIATED_MU_BFMEE2_8822C */
  16399. #define BIT_STATUS_BFEE2_8822C BIT(10)
  16400. #define BIT_WMAC_MU_BFEE2_EN_8822C BIT(9)
  16401. #define BIT_SHIFT_WMAC_MU_BFEE2_AID_8822C 0
  16402. #define BIT_MASK_WMAC_MU_BFEE2_AID_8822C 0x1ff
  16403. #define BIT_WMAC_MU_BFEE2_AID_8822C(x) \
  16404. (((x) & BIT_MASK_WMAC_MU_BFEE2_AID_8822C) \
  16405. << BIT_SHIFT_WMAC_MU_BFEE2_AID_8822C)
  16406. #define BITS_WMAC_MU_BFEE2_AID_8822C \
  16407. (BIT_MASK_WMAC_MU_BFEE2_AID_8822C << BIT_SHIFT_WMAC_MU_BFEE2_AID_8822C)
  16408. #define BIT_CLEAR_WMAC_MU_BFEE2_AID_8822C(x) \
  16409. ((x) & (~BITS_WMAC_MU_BFEE2_AID_8822C))
  16410. #define BIT_GET_WMAC_MU_BFEE2_AID_8822C(x) \
  16411. (((x) >> BIT_SHIFT_WMAC_MU_BFEE2_AID_8822C) & \
  16412. BIT_MASK_WMAC_MU_BFEE2_AID_8822C)
  16413. #define BIT_SET_WMAC_MU_BFEE2_AID_8822C(x, v) \
  16414. (BIT_CLEAR_WMAC_MU_BFEE2_AID_8822C(x) | BIT_WMAC_MU_BFEE2_AID_8822C(v))
  16415. /* 2 REG_WMAC_ASSOCIATED_MU_BFMEE3_8822C */
  16416. #define BIT_STATUS_BFEE3_8822C BIT(10)
  16417. #define BIT_WMAC_MU_BFEE3_EN_8822C BIT(9)
  16418. #define BIT_SHIFT_WMAC_MU_BFEE3_AID_8822C 0
  16419. #define BIT_MASK_WMAC_MU_BFEE3_AID_8822C 0x1ff
  16420. #define BIT_WMAC_MU_BFEE3_AID_8822C(x) \
  16421. (((x) & BIT_MASK_WMAC_MU_BFEE3_AID_8822C) \
  16422. << BIT_SHIFT_WMAC_MU_BFEE3_AID_8822C)
  16423. #define BITS_WMAC_MU_BFEE3_AID_8822C \
  16424. (BIT_MASK_WMAC_MU_BFEE3_AID_8822C << BIT_SHIFT_WMAC_MU_BFEE3_AID_8822C)
  16425. #define BIT_CLEAR_WMAC_MU_BFEE3_AID_8822C(x) \
  16426. ((x) & (~BITS_WMAC_MU_BFEE3_AID_8822C))
  16427. #define BIT_GET_WMAC_MU_BFEE3_AID_8822C(x) \
  16428. (((x) >> BIT_SHIFT_WMAC_MU_BFEE3_AID_8822C) & \
  16429. BIT_MASK_WMAC_MU_BFEE3_AID_8822C)
  16430. #define BIT_SET_WMAC_MU_BFEE3_AID_8822C(x, v) \
  16431. (BIT_CLEAR_WMAC_MU_BFEE3_AID_8822C(x) | BIT_WMAC_MU_BFEE3_AID_8822C(v))
  16432. /* 2 REG_WMAC_ASSOCIATED_MU_BFMEE4_8822C */
  16433. #define BIT_STATUS_BFEE4_8822C BIT(10)
  16434. #define BIT_WMAC_MU_BFEE4_EN_8822C BIT(9)
  16435. #define BIT_SHIFT_WMAC_MU_BFEE4_AID_8822C 0
  16436. #define BIT_MASK_WMAC_MU_BFEE4_AID_8822C 0x1ff
  16437. #define BIT_WMAC_MU_BFEE4_AID_8822C(x) \
  16438. (((x) & BIT_MASK_WMAC_MU_BFEE4_AID_8822C) \
  16439. << BIT_SHIFT_WMAC_MU_BFEE4_AID_8822C)
  16440. #define BITS_WMAC_MU_BFEE4_AID_8822C \
  16441. (BIT_MASK_WMAC_MU_BFEE4_AID_8822C << BIT_SHIFT_WMAC_MU_BFEE4_AID_8822C)
  16442. #define BIT_CLEAR_WMAC_MU_BFEE4_AID_8822C(x) \
  16443. ((x) & (~BITS_WMAC_MU_BFEE4_AID_8822C))
  16444. #define BIT_GET_WMAC_MU_BFEE4_AID_8822C(x) \
  16445. (((x) >> BIT_SHIFT_WMAC_MU_BFEE4_AID_8822C) & \
  16446. BIT_MASK_WMAC_MU_BFEE4_AID_8822C)
  16447. #define BIT_SET_WMAC_MU_BFEE4_AID_8822C(x, v) \
  16448. (BIT_CLEAR_WMAC_MU_BFEE4_AID_8822C(x) | BIT_WMAC_MU_BFEE4_AID_8822C(v))
  16449. /* 2 REG_WMAC_ASSOCIATED_MU_BFMEE5_8822C */
  16450. #define BIT_BIT_STATUS_BFEE5_8822C BIT(10)
  16451. #define BIT_WMAC_MU_BFEE5_EN_8822C BIT(9)
  16452. #define BIT_SHIFT_WMAC_MU_BFEE5_AID_8822C 0
  16453. #define BIT_MASK_WMAC_MU_BFEE5_AID_8822C 0x1ff
  16454. #define BIT_WMAC_MU_BFEE5_AID_8822C(x) \
  16455. (((x) & BIT_MASK_WMAC_MU_BFEE5_AID_8822C) \
  16456. << BIT_SHIFT_WMAC_MU_BFEE5_AID_8822C)
  16457. #define BITS_WMAC_MU_BFEE5_AID_8822C \
  16458. (BIT_MASK_WMAC_MU_BFEE5_AID_8822C << BIT_SHIFT_WMAC_MU_BFEE5_AID_8822C)
  16459. #define BIT_CLEAR_WMAC_MU_BFEE5_AID_8822C(x) \
  16460. ((x) & (~BITS_WMAC_MU_BFEE5_AID_8822C))
  16461. #define BIT_GET_WMAC_MU_BFEE5_AID_8822C(x) \
  16462. (((x) >> BIT_SHIFT_WMAC_MU_BFEE5_AID_8822C) & \
  16463. BIT_MASK_WMAC_MU_BFEE5_AID_8822C)
  16464. #define BIT_SET_WMAC_MU_BFEE5_AID_8822C(x, v) \
  16465. (BIT_CLEAR_WMAC_MU_BFEE5_AID_8822C(x) | BIT_WMAC_MU_BFEE5_AID_8822C(v))
  16466. /* 2 REG_WMAC_ASSOCIATED_MU_BFMEE6_8822C */
  16467. #define BIT_STATUS_BFEE6_8822C BIT(10)
  16468. #define BIT_WMAC_MU_BFEE6_EN_8822C BIT(9)
  16469. #define BIT_SHIFT_WMAC_MU_BFEE6_AID_8822C 0
  16470. #define BIT_MASK_WMAC_MU_BFEE6_AID_8822C 0x1ff
  16471. #define BIT_WMAC_MU_BFEE6_AID_8822C(x) \
  16472. (((x) & BIT_MASK_WMAC_MU_BFEE6_AID_8822C) \
  16473. << BIT_SHIFT_WMAC_MU_BFEE6_AID_8822C)
  16474. #define BITS_WMAC_MU_BFEE6_AID_8822C \
  16475. (BIT_MASK_WMAC_MU_BFEE6_AID_8822C << BIT_SHIFT_WMAC_MU_BFEE6_AID_8822C)
  16476. #define BIT_CLEAR_WMAC_MU_BFEE6_AID_8822C(x) \
  16477. ((x) & (~BITS_WMAC_MU_BFEE6_AID_8822C))
  16478. #define BIT_GET_WMAC_MU_BFEE6_AID_8822C(x) \
  16479. (((x) >> BIT_SHIFT_WMAC_MU_BFEE6_AID_8822C) & \
  16480. BIT_MASK_WMAC_MU_BFEE6_AID_8822C)
  16481. #define BIT_SET_WMAC_MU_BFEE6_AID_8822C(x, v) \
  16482. (BIT_CLEAR_WMAC_MU_BFEE6_AID_8822C(x) | BIT_WMAC_MU_BFEE6_AID_8822C(v))
  16483. /* 2 REG_WMAC_ASSOCIATED_MU_BFMEE7_8822C */
  16484. #define BIT_STATUS_BFEE7_8822C BIT(10)
  16485. #define BIT_WMAC_MU_BFEE7_EN_8822C BIT(9)
  16486. #define BIT_SHIFT_WMAC_MU_BFEE7_AID_8822C 0
  16487. #define BIT_MASK_WMAC_MU_BFEE7_AID_8822C 0x1ff
  16488. #define BIT_WMAC_MU_BFEE7_AID_8822C(x) \
  16489. (((x) & BIT_MASK_WMAC_MU_BFEE7_AID_8822C) \
  16490. << BIT_SHIFT_WMAC_MU_BFEE7_AID_8822C)
  16491. #define BITS_WMAC_MU_BFEE7_AID_8822C \
  16492. (BIT_MASK_WMAC_MU_BFEE7_AID_8822C << BIT_SHIFT_WMAC_MU_BFEE7_AID_8822C)
  16493. #define BIT_CLEAR_WMAC_MU_BFEE7_AID_8822C(x) \
  16494. ((x) & (~BITS_WMAC_MU_BFEE7_AID_8822C))
  16495. #define BIT_GET_WMAC_MU_BFEE7_AID_8822C(x) \
  16496. (((x) >> BIT_SHIFT_WMAC_MU_BFEE7_AID_8822C) & \
  16497. BIT_MASK_WMAC_MU_BFEE7_AID_8822C)
  16498. #define BIT_SET_WMAC_MU_BFEE7_AID_8822C(x, v) \
  16499. (BIT_CLEAR_WMAC_MU_BFEE7_AID_8822C(x) | BIT_WMAC_MU_BFEE7_AID_8822C(v))
  16500. /* 2 REG_WMAC_BB_STOP_RX_COUNTER_8822C */
  16501. #define BIT_RST_ALL_COUNTER_8822C BIT(31)
  16502. #define BIT_SHIFT_ABORT_RX_VBON_COUNTER_8822C 16
  16503. #define BIT_MASK_ABORT_RX_VBON_COUNTER_8822C 0xff
  16504. #define BIT_ABORT_RX_VBON_COUNTER_8822C(x) \
  16505. (((x) & BIT_MASK_ABORT_RX_VBON_COUNTER_8822C) \
  16506. << BIT_SHIFT_ABORT_RX_VBON_COUNTER_8822C)
  16507. #define BITS_ABORT_RX_VBON_COUNTER_8822C \
  16508. (BIT_MASK_ABORT_RX_VBON_COUNTER_8822C \
  16509. << BIT_SHIFT_ABORT_RX_VBON_COUNTER_8822C)
  16510. #define BIT_CLEAR_ABORT_RX_VBON_COUNTER_8822C(x) \
  16511. ((x) & (~BITS_ABORT_RX_VBON_COUNTER_8822C))
  16512. #define BIT_GET_ABORT_RX_VBON_COUNTER_8822C(x) \
  16513. (((x) >> BIT_SHIFT_ABORT_RX_VBON_COUNTER_8822C) & \
  16514. BIT_MASK_ABORT_RX_VBON_COUNTER_8822C)
  16515. #define BIT_SET_ABORT_RX_VBON_COUNTER_8822C(x, v) \
  16516. (BIT_CLEAR_ABORT_RX_VBON_COUNTER_8822C(x) | \
  16517. BIT_ABORT_RX_VBON_COUNTER_8822C(v))
  16518. #define BIT_SHIFT_ABORT_RX_RDRDY_COUNTER_8822C 8
  16519. #define BIT_MASK_ABORT_RX_RDRDY_COUNTER_8822C 0xff
  16520. #define BIT_ABORT_RX_RDRDY_COUNTER_8822C(x) \
  16521. (((x) & BIT_MASK_ABORT_RX_RDRDY_COUNTER_8822C) \
  16522. << BIT_SHIFT_ABORT_RX_RDRDY_COUNTER_8822C)
  16523. #define BITS_ABORT_RX_RDRDY_COUNTER_8822C \
  16524. (BIT_MASK_ABORT_RX_RDRDY_COUNTER_8822C \
  16525. << BIT_SHIFT_ABORT_RX_RDRDY_COUNTER_8822C)
  16526. #define BIT_CLEAR_ABORT_RX_RDRDY_COUNTER_8822C(x) \
  16527. ((x) & (~BITS_ABORT_RX_RDRDY_COUNTER_8822C))
  16528. #define BIT_GET_ABORT_RX_RDRDY_COUNTER_8822C(x) \
  16529. (((x) >> BIT_SHIFT_ABORT_RX_RDRDY_COUNTER_8822C) & \
  16530. BIT_MASK_ABORT_RX_RDRDY_COUNTER_8822C)
  16531. #define BIT_SET_ABORT_RX_RDRDY_COUNTER_8822C(x, v) \
  16532. (BIT_CLEAR_ABORT_RX_RDRDY_COUNTER_8822C(x) | \
  16533. BIT_ABORT_RX_RDRDY_COUNTER_8822C(v))
  16534. #define BIT_SHIFT_VBON_EARLY_FALLING_COUNTER_8822C 0
  16535. #define BIT_MASK_VBON_EARLY_FALLING_COUNTER_8822C 0xff
  16536. #define BIT_VBON_EARLY_FALLING_COUNTER_8822C(x) \
  16537. (((x) & BIT_MASK_VBON_EARLY_FALLING_COUNTER_8822C) \
  16538. << BIT_SHIFT_VBON_EARLY_FALLING_COUNTER_8822C)
  16539. #define BITS_VBON_EARLY_FALLING_COUNTER_8822C \
  16540. (BIT_MASK_VBON_EARLY_FALLING_COUNTER_8822C \
  16541. << BIT_SHIFT_VBON_EARLY_FALLING_COUNTER_8822C)
  16542. #define BIT_CLEAR_VBON_EARLY_FALLING_COUNTER_8822C(x) \
  16543. ((x) & (~BITS_VBON_EARLY_FALLING_COUNTER_8822C))
  16544. #define BIT_GET_VBON_EARLY_FALLING_COUNTER_8822C(x) \
  16545. (((x) >> BIT_SHIFT_VBON_EARLY_FALLING_COUNTER_8822C) & \
  16546. BIT_MASK_VBON_EARLY_FALLING_COUNTER_8822C)
  16547. #define BIT_SET_VBON_EARLY_FALLING_COUNTER_8822C(x, v) \
  16548. (BIT_CLEAR_VBON_EARLY_FALLING_COUNTER_8822C(x) | \
  16549. BIT_VBON_EARLY_FALLING_COUNTER_8822C(v))
  16550. /* 2 REG_WMAC_PLCP_MONITOR_8822C */
  16551. #define BIT_WMAC_PLCP_TRX_SEL_8822C BIT(31)
  16552. #define BIT_SHIFT_WMAC_PLCP_RDSIG_SEL_8822C 28
  16553. #define BIT_MASK_WMAC_PLCP_RDSIG_SEL_8822C 0x7
  16554. #define BIT_WMAC_PLCP_RDSIG_SEL_8822C(x) \
  16555. (((x) & BIT_MASK_WMAC_PLCP_RDSIG_SEL_8822C) \
  16556. << BIT_SHIFT_WMAC_PLCP_RDSIG_SEL_8822C)
  16557. #define BITS_WMAC_PLCP_RDSIG_SEL_8822C \
  16558. (BIT_MASK_WMAC_PLCP_RDSIG_SEL_8822C \
  16559. << BIT_SHIFT_WMAC_PLCP_RDSIG_SEL_8822C)
  16560. #define BIT_CLEAR_WMAC_PLCP_RDSIG_SEL_8822C(x) \
  16561. ((x) & (~BITS_WMAC_PLCP_RDSIG_SEL_8822C))
  16562. #define BIT_GET_WMAC_PLCP_RDSIG_SEL_8822C(x) \
  16563. (((x) >> BIT_SHIFT_WMAC_PLCP_RDSIG_SEL_8822C) & \
  16564. BIT_MASK_WMAC_PLCP_RDSIG_SEL_8822C)
  16565. #define BIT_SET_WMAC_PLCP_RDSIG_SEL_8822C(x, v) \
  16566. (BIT_CLEAR_WMAC_PLCP_RDSIG_SEL_8822C(x) | \
  16567. BIT_WMAC_PLCP_RDSIG_SEL_8822C(v))
  16568. #define BIT_SHIFT_WMAC_RATE_IDX_8822C 24
  16569. #define BIT_MASK_WMAC_RATE_IDX_8822C 0xf
  16570. #define BIT_WMAC_RATE_IDX_8822C(x) \
  16571. (((x) & BIT_MASK_WMAC_RATE_IDX_8822C) << BIT_SHIFT_WMAC_RATE_IDX_8822C)
  16572. #define BITS_WMAC_RATE_IDX_8822C \
  16573. (BIT_MASK_WMAC_RATE_IDX_8822C << BIT_SHIFT_WMAC_RATE_IDX_8822C)
  16574. #define BIT_CLEAR_WMAC_RATE_IDX_8822C(x) ((x) & (~BITS_WMAC_RATE_IDX_8822C))
  16575. #define BIT_GET_WMAC_RATE_IDX_8822C(x) \
  16576. (((x) >> BIT_SHIFT_WMAC_RATE_IDX_8822C) & BIT_MASK_WMAC_RATE_IDX_8822C)
  16577. #define BIT_SET_WMAC_RATE_IDX_8822C(x, v) \
  16578. (BIT_CLEAR_WMAC_RATE_IDX_8822C(x) | BIT_WMAC_RATE_IDX_8822C(v))
  16579. #define BIT_SHIFT_WMAC_PLCP_RDSIG_8822C 0
  16580. #define BIT_MASK_WMAC_PLCP_RDSIG_8822C 0xffffff
  16581. #define BIT_WMAC_PLCP_RDSIG_8822C(x) \
  16582. (((x) & BIT_MASK_WMAC_PLCP_RDSIG_8822C) \
  16583. << BIT_SHIFT_WMAC_PLCP_RDSIG_8822C)
  16584. #define BITS_WMAC_PLCP_RDSIG_8822C \
  16585. (BIT_MASK_WMAC_PLCP_RDSIG_8822C << BIT_SHIFT_WMAC_PLCP_RDSIG_8822C)
  16586. #define BIT_CLEAR_WMAC_PLCP_RDSIG_8822C(x) ((x) & (~BITS_WMAC_PLCP_RDSIG_8822C))
  16587. #define BIT_GET_WMAC_PLCP_RDSIG_8822C(x) \
  16588. (((x) >> BIT_SHIFT_WMAC_PLCP_RDSIG_8822C) & \
  16589. BIT_MASK_WMAC_PLCP_RDSIG_8822C)
  16590. #define BIT_SET_WMAC_PLCP_RDSIG_8822C(x, v) \
  16591. (BIT_CLEAR_WMAC_PLCP_RDSIG_8822C(x) | BIT_WMAC_PLCP_RDSIG_8822C(v))
  16592. /* 2 REG_WMAC_PLCP_MONITOR_MUTX_8822C */
  16593. #define BIT_WMAC_MUTX_IDX_8822C BIT(24)
  16594. #define BIT_SHIFT_WMAC_PLCP_RDSIG_8822C 0
  16595. #define BIT_MASK_WMAC_PLCP_RDSIG_8822C 0xffffff
  16596. #define BIT_WMAC_PLCP_RDSIG_8822C(x) \
  16597. (((x) & BIT_MASK_WMAC_PLCP_RDSIG_8822C) \
  16598. << BIT_SHIFT_WMAC_PLCP_RDSIG_8822C)
  16599. #define BITS_WMAC_PLCP_RDSIG_8822C \
  16600. (BIT_MASK_WMAC_PLCP_RDSIG_8822C << BIT_SHIFT_WMAC_PLCP_RDSIG_8822C)
  16601. #define BIT_CLEAR_WMAC_PLCP_RDSIG_8822C(x) ((x) & (~BITS_WMAC_PLCP_RDSIG_8822C))
  16602. #define BIT_GET_WMAC_PLCP_RDSIG_8822C(x) \
  16603. (((x) >> BIT_SHIFT_WMAC_PLCP_RDSIG_8822C) & \
  16604. BIT_MASK_WMAC_PLCP_RDSIG_8822C)
  16605. #define BIT_SET_WMAC_PLCP_RDSIG_8822C(x, v) \
  16606. (BIT_CLEAR_WMAC_PLCP_RDSIG_8822C(x) | BIT_WMAC_PLCP_RDSIG_8822C(v))
  16607. /* 2 REG_WMAC_CSIDMA_CFG_8822C */
  16608. #define BIT_SHIFT_CSI_SEG_SIZE_8822C 16
  16609. #define BIT_MASK_CSI_SEG_SIZE_8822C 0xfff
  16610. #define BIT_CSI_SEG_SIZE_8822C(x) \
  16611. (((x) & BIT_MASK_CSI_SEG_SIZE_8822C) << BIT_SHIFT_CSI_SEG_SIZE_8822C)
  16612. #define BITS_CSI_SEG_SIZE_8822C \
  16613. (BIT_MASK_CSI_SEG_SIZE_8822C << BIT_SHIFT_CSI_SEG_SIZE_8822C)
  16614. #define BIT_CLEAR_CSI_SEG_SIZE_8822C(x) ((x) & (~BITS_CSI_SEG_SIZE_8822C))
  16615. #define BIT_GET_CSI_SEG_SIZE_8822C(x) \
  16616. (((x) >> BIT_SHIFT_CSI_SEG_SIZE_8822C) & BIT_MASK_CSI_SEG_SIZE_8822C)
  16617. #define BIT_SET_CSI_SEG_SIZE_8822C(x, v) \
  16618. (BIT_CLEAR_CSI_SEG_SIZE_8822C(x) | BIT_CSI_SEG_SIZE_8822C(v))
  16619. #define BIT_SHIFT_CSI_START_PAGE_8822C 0
  16620. #define BIT_MASK_CSI_START_PAGE_8822C 0xfff
  16621. #define BIT_CSI_START_PAGE_8822C(x) \
  16622. (((x) & BIT_MASK_CSI_START_PAGE_8822C) \
  16623. << BIT_SHIFT_CSI_START_PAGE_8822C)
  16624. #define BITS_CSI_START_PAGE_8822C \
  16625. (BIT_MASK_CSI_START_PAGE_8822C << BIT_SHIFT_CSI_START_PAGE_8822C)
  16626. #define BIT_CLEAR_CSI_START_PAGE_8822C(x) ((x) & (~BITS_CSI_START_PAGE_8822C))
  16627. #define BIT_GET_CSI_START_PAGE_8822C(x) \
  16628. (((x) >> BIT_SHIFT_CSI_START_PAGE_8822C) & \
  16629. BIT_MASK_CSI_START_PAGE_8822C)
  16630. #define BIT_SET_CSI_START_PAGE_8822C(x, v) \
  16631. (BIT_CLEAR_CSI_START_PAGE_8822C(x) | BIT_CSI_START_PAGE_8822C(v))
  16632. /* 2 REG_TRANSMIT_ADDRSS_0_8822C (TA0 REGISTER) */
  16633. #define BIT_SHIFT_TA0_V1_8822C 0
  16634. #define BIT_MASK_TA0_V1_8822C 0xffffffffL
  16635. #define BIT_TA0_V1_8822C(x) \
  16636. (((x) & BIT_MASK_TA0_V1_8822C) << BIT_SHIFT_TA0_V1_8822C)
  16637. #define BITS_TA0_V1_8822C (BIT_MASK_TA0_V1_8822C << BIT_SHIFT_TA0_V1_8822C)
  16638. #define BIT_CLEAR_TA0_V1_8822C(x) ((x) & (~BITS_TA0_V1_8822C))
  16639. #define BIT_GET_TA0_V1_8822C(x) \
  16640. (((x) >> BIT_SHIFT_TA0_V1_8822C) & BIT_MASK_TA0_V1_8822C)
  16641. #define BIT_SET_TA0_V1_8822C(x, v) \
  16642. (BIT_CLEAR_TA0_V1_8822C(x) | BIT_TA0_V1_8822C(v))
  16643. /* 2 REG_TRANSMIT_ADDRSS_0_H_8822C (TA0 REGISTER) */
  16644. #define BIT_SHIFT_TA0_H_V1_8822C 0
  16645. #define BIT_MASK_TA0_H_V1_8822C 0xffff
  16646. #define BIT_TA0_H_V1_8822C(x) \
  16647. (((x) & BIT_MASK_TA0_H_V1_8822C) << BIT_SHIFT_TA0_H_V1_8822C)
  16648. #define BITS_TA0_H_V1_8822C \
  16649. (BIT_MASK_TA0_H_V1_8822C << BIT_SHIFT_TA0_H_V1_8822C)
  16650. #define BIT_CLEAR_TA0_H_V1_8822C(x) ((x) & (~BITS_TA0_H_V1_8822C))
  16651. #define BIT_GET_TA0_H_V1_8822C(x) \
  16652. (((x) >> BIT_SHIFT_TA0_H_V1_8822C) & BIT_MASK_TA0_H_V1_8822C)
  16653. #define BIT_SET_TA0_H_V1_8822C(x, v) \
  16654. (BIT_CLEAR_TA0_H_V1_8822C(x) | BIT_TA0_H_V1_8822C(v))
  16655. /* 2 REG_TRANSMIT_ADDRSS_1_8822C (TA1 REGISTER) */
  16656. #define BIT_SHIFT_TA1_V1_8822C 0
  16657. #define BIT_MASK_TA1_V1_8822C 0xffffffffL
  16658. #define BIT_TA1_V1_8822C(x) \
  16659. (((x) & BIT_MASK_TA1_V1_8822C) << BIT_SHIFT_TA1_V1_8822C)
  16660. #define BITS_TA1_V1_8822C (BIT_MASK_TA1_V1_8822C << BIT_SHIFT_TA1_V1_8822C)
  16661. #define BIT_CLEAR_TA1_V1_8822C(x) ((x) & (~BITS_TA1_V1_8822C))
  16662. #define BIT_GET_TA1_V1_8822C(x) \
  16663. (((x) >> BIT_SHIFT_TA1_V1_8822C) & BIT_MASK_TA1_V1_8822C)
  16664. #define BIT_SET_TA1_V1_8822C(x, v) \
  16665. (BIT_CLEAR_TA1_V1_8822C(x) | BIT_TA1_V1_8822C(v))
  16666. /* 2 REG_TRANSMIT_ADDRSS_1_H_8822C (TA1 REGISTER) */
  16667. #define BIT_SHIFT_TA1_H_V1_8822C 0
  16668. #define BIT_MASK_TA1_H_V1_8822C 0xffff
  16669. #define BIT_TA1_H_V1_8822C(x) \
  16670. (((x) & BIT_MASK_TA1_H_V1_8822C) << BIT_SHIFT_TA1_H_V1_8822C)
  16671. #define BITS_TA1_H_V1_8822C \
  16672. (BIT_MASK_TA1_H_V1_8822C << BIT_SHIFT_TA1_H_V1_8822C)
  16673. #define BIT_CLEAR_TA1_H_V1_8822C(x) ((x) & (~BITS_TA1_H_V1_8822C))
  16674. #define BIT_GET_TA1_H_V1_8822C(x) \
  16675. (((x) >> BIT_SHIFT_TA1_H_V1_8822C) & BIT_MASK_TA1_H_V1_8822C)
  16676. #define BIT_SET_TA1_H_V1_8822C(x, v) \
  16677. (BIT_CLEAR_TA1_H_V1_8822C(x) | BIT_TA1_H_V1_8822C(v))
  16678. /* 2 REG_TRANSMIT_ADDRSS_2_8822C (TA2 REGISTER) */
  16679. #define BIT_SHIFT_TA2_V1_8822C 0
  16680. #define BIT_MASK_TA2_V1_8822C 0xffffffffL
  16681. #define BIT_TA2_V1_8822C(x) \
  16682. (((x) & BIT_MASK_TA2_V1_8822C) << BIT_SHIFT_TA2_V1_8822C)
  16683. #define BITS_TA2_V1_8822C (BIT_MASK_TA2_V1_8822C << BIT_SHIFT_TA2_V1_8822C)
  16684. #define BIT_CLEAR_TA2_V1_8822C(x) ((x) & (~BITS_TA2_V1_8822C))
  16685. #define BIT_GET_TA2_V1_8822C(x) \
  16686. (((x) >> BIT_SHIFT_TA2_V1_8822C) & BIT_MASK_TA2_V1_8822C)
  16687. #define BIT_SET_TA2_V1_8822C(x, v) \
  16688. (BIT_CLEAR_TA2_V1_8822C(x) | BIT_TA2_V1_8822C(v))
  16689. /* 2 REG_TRANSMIT_ADDRSS_2_H_8822C (TA2 REGISTER) */
  16690. #define BIT_SHIFT_TA2_H_V1_8822C 0
  16691. #define BIT_MASK_TA2_H_V1_8822C 0xffff
  16692. #define BIT_TA2_H_V1_8822C(x) \
  16693. (((x) & BIT_MASK_TA2_H_V1_8822C) << BIT_SHIFT_TA2_H_V1_8822C)
  16694. #define BITS_TA2_H_V1_8822C \
  16695. (BIT_MASK_TA2_H_V1_8822C << BIT_SHIFT_TA2_H_V1_8822C)
  16696. #define BIT_CLEAR_TA2_H_V1_8822C(x) ((x) & (~BITS_TA2_H_V1_8822C))
  16697. #define BIT_GET_TA2_H_V1_8822C(x) \
  16698. (((x) >> BIT_SHIFT_TA2_H_V1_8822C) & BIT_MASK_TA2_H_V1_8822C)
  16699. #define BIT_SET_TA2_H_V1_8822C(x, v) \
  16700. (BIT_CLEAR_TA2_H_V1_8822C(x) | BIT_TA2_H_V1_8822C(v))
  16701. /* 2 REG_TRANSMIT_ADDRSS_3_8822C (TA3 REGISTER) */
  16702. #define BIT_SHIFT_TA2_V1_8822C 0
  16703. #define BIT_MASK_TA2_V1_8822C 0xffffffffL
  16704. #define BIT_TA2_V1_8822C(x) \
  16705. (((x) & BIT_MASK_TA2_V1_8822C) << BIT_SHIFT_TA2_V1_8822C)
  16706. #define BITS_TA2_V1_8822C (BIT_MASK_TA2_V1_8822C << BIT_SHIFT_TA2_V1_8822C)
  16707. #define BIT_CLEAR_TA2_V1_8822C(x) ((x) & (~BITS_TA2_V1_8822C))
  16708. #define BIT_GET_TA2_V1_8822C(x) \
  16709. (((x) >> BIT_SHIFT_TA2_V1_8822C) & BIT_MASK_TA2_V1_8822C)
  16710. #define BIT_SET_TA2_V1_8822C(x, v) \
  16711. (BIT_CLEAR_TA2_V1_8822C(x) | BIT_TA2_V1_8822C(v))
  16712. /* 2 REG_TRANSMIT_ADDRSS_3_H_8822C (TA3 REGISTER) */
  16713. #define BIT_SHIFT_TA3_H_V1_8822C 0
  16714. #define BIT_MASK_TA3_H_V1_8822C 0xffff
  16715. #define BIT_TA3_H_V1_8822C(x) \
  16716. (((x) & BIT_MASK_TA3_H_V1_8822C) << BIT_SHIFT_TA3_H_V1_8822C)
  16717. #define BITS_TA3_H_V1_8822C \
  16718. (BIT_MASK_TA3_H_V1_8822C << BIT_SHIFT_TA3_H_V1_8822C)
  16719. #define BIT_CLEAR_TA3_H_V1_8822C(x) ((x) & (~BITS_TA3_H_V1_8822C))
  16720. #define BIT_GET_TA3_H_V1_8822C(x) \
  16721. (((x) >> BIT_SHIFT_TA3_H_V1_8822C) & BIT_MASK_TA3_H_V1_8822C)
  16722. #define BIT_SET_TA3_H_V1_8822C(x, v) \
  16723. (BIT_CLEAR_TA3_H_V1_8822C(x) | BIT_TA3_H_V1_8822C(v))
  16724. /* 2 REG_TRANSMIT_ADDRSS_4_8822C (TA4 REGISTER) */
  16725. #define BIT_SHIFT_TA4_V1_8822C 0
  16726. #define BIT_MASK_TA4_V1_8822C 0xffffffffL
  16727. #define BIT_TA4_V1_8822C(x) \
  16728. (((x) & BIT_MASK_TA4_V1_8822C) << BIT_SHIFT_TA4_V1_8822C)
  16729. #define BITS_TA4_V1_8822C (BIT_MASK_TA4_V1_8822C << BIT_SHIFT_TA4_V1_8822C)
  16730. #define BIT_CLEAR_TA4_V1_8822C(x) ((x) & (~BITS_TA4_V1_8822C))
  16731. #define BIT_GET_TA4_V1_8822C(x) \
  16732. (((x) >> BIT_SHIFT_TA4_V1_8822C) & BIT_MASK_TA4_V1_8822C)
  16733. #define BIT_SET_TA4_V1_8822C(x, v) \
  16734. (BIT_CLEAR_TA4_V1_8822C(x) | BIT_TA4_V1_8822C(v))
  16735. /* 2 REG_TRANSMIT_ADDRSS_4_H_8822C (TA4 REGISTER) */
  16736. #define BIT_SHIFT_TA4_H_V1_8822C 0
  16737. #define BIT_MASK_TA4_H_V1_8822C 0xffff
  16738. #define BIT_TA4_H_V1_8822C(x) \
  16739. (((x) & BIT_MASK_TA4_H_V1_8822C) << BIT_SHIFT_TA4_H_V1_8822C)
  16740. #define BITS_TA4_H_V1_8822C \
  16741. (BIT_MASK_TA4_H_V1_8822C << BIT_SHIFT_TA4_H_V1_8822C)
  16742. #define BIT_CLEAR_TA4_H_V1_8822C(x) ((x) & (~BITS_TA4_H_V1_8822C))
  16743. #define BIT_GET_TA4_H_V1_8822C(x) \
  16744. (((x) >> BIT_SHIFT_TA4_H_V1_8822C) & BIT_MASK_TA4_H_V1_8822C)
  16745. #define BIT_SET_TA4_H_V1_8822C(x, v) \
  16746. (BIT_CLEAR_TA4_H_V1_8822C(x) | BIT_TA4_H_V1_8822C(v))
  16747. /* 2 REG_RSVD_8822C */
  16748. /* 2 REG_RSVD_8822C */
  16749. /* 2 REG_RSVD_8822C */
  16750. /* 2 REG_RSVD_8822C */
  16751. /* 2 REG_RSVD_8822C */
  16752. /* 2 REG_RSVD_8822C */
  16753. /* 2 REG_RSVD_8822C */
  16754. /* 2 REG_RSVD_8822C */
  16755. /* 2 REG_RSVD_8822C */
  16756. /* 2 REG_RSVD_8822C */
  16757. /* 2 REG_RSVD_8822C */
  16758. /* 2 REG_RSVD_8822C */
  16759. /* 2 REG_RSVD_8822C */
  16760. /* 2 REG_RSVD_8822C */
  16761. /* 2 REG_NOT_VALID_8822C */
  16762. /* 2 REG_MACID1_8822C */
  16763. #define BIT_SHIFT_MACID1_0_8822C 0
  16764. #define BIT_MASK_MACID1_0_8822C 0xffffffffL
  16765. #define BIT_MACID1_0_8822C(x) \
  16766. (((x) & BIT_MASK_MACID1_0_8822C) << BIT_SHIFT_MACID1_0_8822C)
  16767. #define BITS_MACID1_0_8822C \
  16768. (BIT_MASK_MACID1_0_8822C << BIT_SHIFT_MACID1_0_8822C)
  16769. #define BIT_CLEAR_MACID1_0_8822C(x) ((x) & (~BITS_MACID1_0_8822C))
  16770. #define BIT_GET_MACID1_0_8822C(x) \
  16771. (((x) >> BIT_SHIFT_MACID1_0_8822C) & BIT_MASK_MACID1_0_8822C)
  16772. #define BIT_SET_MACID1_0_8822C(x, v) \
  16773. (BIT_CLEAR_MACID1_0_8822C(x) | BIT_MACID1_0_8822C(v))
  16774. /* 2 REG_MACID1_1_8822C */
  16775. #define BIT_SHIFT_MACID1_1_8822C 0
  16776. #define BIT_MASK_MACID1_1_8822C 0xffff
  16777. #define BIT_MACID1_1_8822C(x) \
  16778. (((x) & BIT_MASK_MACID1_1_8822C) << BIT_SHIFT_MACID1_1_8822C)
  16779. #define BITS_MACID1_1_8822C \
  16780. (BIT_MASK_MACID1_1_8822C << BIT_SHIFT_MACID1_1_8822C)
  16781. #define BIT_CLEAR_MACID1_1_8822C(x) ((x) & (~BITS_MACID1_1_8822C))
  16782. #define BIT_GET_MACID1_1_8822C(x) \
  16783. (((x) >> BIT_SHIFT_MACID1_1_8822C) & BIT_MASK_MACID1_1_8822C)
  16784. #define BIT_SET_MACID1_1_8822C(x, v) \
  16785. (BIT_CLEAR_MACID1_1_8822C(x) | BIT_MACID1_1_8822C(v))
  16786. /* 2 REG_BSSID1_8822C */
  16787. #define BIT_SHIFT_BSSID1_0_8822C 0
  16788. #define BIT_MASK_BSSID1_0_8822C 0xffffffffL
  16789. #define BIT_BSSID1_0_8822C(x) \
  16790. (((x) & BIT_MASK_BSSID1_0_8822C) << BIT_SHIFT_BSSID1_0_8822C)
  16791. #define BITS_BSSID1_0_8822C \
  16792. (BIT_MASK_BSSID1_0_8822C << BIT_SHIFT_BSSID1_0_8822C)
  16793. #define BIT_CLEAR_BSSID1_0_8822C(x) ((x) & (~BITS_BSSID1_0_8822C))
  16794. #define BIT_GET_BSSID1_0_8822C(x) \
  16795. (((x) >> BIT_SHIFT_BSSID1_0_8822C) & BIT_MASK_BSSID1_0_8822C)
  16796. #define BIT_SET_BSSID1_0_8822C(x, v) \
  16797. (BIT_CLEAR_BSSID1_0_8822C(x) | BIT_BSSID1_0_8822C(v))
  16798. /* 2 REG_BSSID1_1_8822C */
  16799. #define BIT_SHIFT_BSSID1_1_8822C 0
  16800. #define BIT_MASK_BSSID1_1_8822C 0xffff
  16801. #define BIT_BSSID1_1_8822C(x) \
  16802. (((x) & BIT_MASK_BSSID1_1_8822C) << BIT_SHIFT_BSSID1_1_8822C)
  16803. #define BITS_BSSID1_1_8822C \
  16804. (BIT_MASK_BSSID1_1_8822C << BIT_SHIFT_BSSID1_1_8822C)
  16805. #define BIT_CLEAR_BSSID1_1_8822C(x) ((x) & (~BITS_BSSID1_1_8822C))
  16806. #define BIT_GET_BSSID1_1_8822C(x) \
  16807. (((x) >> BIT_SHIFT_BSSID1_1_8822C) & BIT_MASK_BSSID1_1_8822C)
  16808. #define BIT_SET_BSSID1_1_8822C(x, v) \
  16809. (BIT_CLEAR_BSSID1_1_8822C(x) | BIT_BSSID1_1_8822C(v))
  16810. /* 2 REG_BCN_PSR_RPT1_8822C */
  16811. #define BIT_SHIFT_DTIM_CNT1_8822C 24
  16812. #define BIT_MASK_DTIM_CNT1_8822C 0xff
  16813. #define BIT_DTIM_CNT1_8822C(x) \
  16814. (((x) & BIT_MASK_DTIM_CNT1_8822C) << BIT_SHIFT_DTIM_CNT1_8822C)
  16815. #define BITS_DTIM_CNT1_8822C \
  16816. (BIT_MASK_DTIM_CNT1_8822C << BIT_SHIFT_DTIM_CNT1_8822C)
  16817. #define BIT_CLEAR_DTIM_CNT1_8822C(x) ((x) & (~BITS_DTIM_CNT1_8822C))
  16818. #define BIT_GET_DTIM_CNT1_8822C(x) \
  16819. (((x) >> BIT_SHIFT_DTIM_CNT1_8822C) & BIT_MASK_DTIM_CNT1_8822C)
  16820. #define BIT_SET_DTIM_CNT1_8822C(x, v) \
  16821. (BIT_CLEAR_DTIM_CNT1_8822C(x) | BIT_DTIM_CNT1_8822C(v))
  16822. #define BIT_SHIFT_DTIM_PERIOD1_8822C 16
  16823. #define BIT_MASK_DTIM_PERIOD1_8822C 0xff
  16824. #define BIT_DTIM_PERIOD1_8822C(x) \
  16825. (((x) & BIT_MASK_DTIM_PERIOD1_8822C) << BIT_SHIFT_DTIM_PERIOD1_8822C)
  16826. #define BITS_DTIM_PERIOD1_8822C \
  16827. (BIT_MASK_DTIM_PERIOD1_8822C << BIT_SHIFT_DTIM_PERIOD1_8822C)
  16828. #define BIT_CLEAR_DTIM_PERIOD1_8822C(x) ((x) & (~BITS_DTIM_PERIOD1_8822C))
  16829. #define BIT_GET_DTIM_PERIOD1_8822C(x) \
  16830. (((x) >> BIT_SHIFT_DTIM_PERIOD1_8822C) & BIT_MASK_DTIM_PERIOD1_8822C)
  16831. #define BIT_SET_DTIM_PERIOD1_8822C(x, v) \
  16832. (BIT_CLEAR_DTIM_PERIOD1_8822C(x) | BIT_DTIM_PERIOD1_8822C(v))
  16833. #define BIT_DTIM1_8822C BIT(15)
  16834. #define BIT_TIM1_8822C BIT(14)
  16835. #define BIT_BCN_VALID_V2_8822C BIT(13)
  16836. #define BIT_SHIFT_PS_AID_1_8822C 0
  16837. #define BIT_MASK_PS_AID_1_8822C 0x7ff
  16838. #define BIT_PS_AID_1_8822C(x) \
  16839. (((x) & BIT_MASK_PS_AID_1_8822C) << BIT_SHIFT_PS_AID_1_8822C)
  16840. #define BITS_PS_AID_1_8822C \
  16841. (BIT_MASK_PS_AID_1_8822C << BIT_SHIFT_PS_AID_1_8822C)
  16842. #define BIT_CLEAR_PS_AID_1_8822C(x) ((x) & (~BITS_PS_AID_1_8822C))
  16843. #define BIT_GET_PS_AID_1_8822C(x) \
  16844. (((x) >> BIT_SHIFT_PS_AID_1_8822C) & BIT_MASK_PS_AID_1_8822C)
  16845. #define BIT_SET_PS_AID_1_8822C(x, v) \
  16846. (BIT_CLEAR_PS_AID_1_8822C(x) | BIT_PS_AID_1_8822C(v))
  16847. /* 2 REG_ASSOCIATED_BFMEE_SEL_8822C */
  16848. #define BIT_TXUSER_ID1_8822C BIT(25)
  16849. #define BIT_SHIFT_AID1_8822C 16
  16850. #define BIT_MASK_AID1_8822C 0x1ff
  16851. #define BIT_AID1_8822C(x) (((x) & BIT_MASK_AID1_8822C) << BIT_SHIFT_AID1_8822C)
  16852. #define BITS_AID1_8822C (BIT_MASK_AID1_8822C << BIT_SHIFT_AID1_8822C)
  16853. #define BIT_CLEAR_AID1_8822C(x) ((x) & (~BITS_AID1_8822C))
  16854. #define BIT_GET_AID1_8822C(x) \
  16855. (((x) >> BIT_SHIFT_AID1_8822C) & BIT_MASK_AID1_8822C)
  16856. #define BIT_SET_AID1_8822C(x, v) (BIT_CLEAR_AID1_8822C(x) | BIT_AID1_8822C(v))
  16857. #define BIT_TXUSER_ID0_8822C BIT(9)
  16858. #define BIT_SHIFT_AID0_8822C 0
  16859. #define BIT_MASK_AID0_8822C 0x1ff
  16860. #define BIT_AID0_8822C(x) (((x) & BIT_MASK_AID0_8822C) << BIT_SHIFT_AID0_8822C)
  16861. #define BITS_AID0_8822C (BIT_MASK_AID0_8822C << BIT_SHIFT_AID0_8822C)
  16862. #define BIT_CLEAR_AID0_8822C(x) ((x) & (~BITS_AID0_8822C))
  16863. #define BIT_GET_AID0_8822C(x) \
  16864. (((x) >> BIT_SHIFT_AID0_8822C) & BIT_MASK_AID0_8822C)
  16865. #define BIT_SET_AID0_8822C(x, v) (BIT_CLEAR_AID0_8822C(x) | BIT_AID0_8822C(v))
  16866. /* 2 REG_SND_PTCL_CTRL_8822C */
  16867. #define BIT_SHIFT_NDP_RX_STANDBY_TIMER_8822C 24
  16868. #define BIT_MASK_NDP_RX_STANDBY_TIMER_8822C 0xff
  16869. #define BIT_NDP_RX_STANDBY_TIMER_8822C(x) \
  16870. (((x) & BIT_MASK_NDP_RX_STANDBY_TIMER_8822C) \
  16871. << BIT_SHIFT_NDP_RX_STANDBY_TIMER_8822C)
  16872. #define BITS_NDP_RX_STANDBY_TIMER_8822C \
  16873. (BIT_MASK_NDP_RX_STANDBY_TIMER_8822C \
  16874. << BIT_SHIFT_NDP_RX_STANDBY_TIMER_8822C)
  16875. #define BIT_CLEAR_NDP_RX_STANDBY_TIMER_8822C(x) \
  16876. ((x) & (~BITS_NDP_RX_STANDBY_TIMER_8822C))
  16877. #define BIT_GET_NDP_RX_STANDBY_TIMER_8822C(x) \
  16878. (((x) >> BIT_SHIFT_NDP_RX_STANDBY_TIMER_8822C) & \
  16879. BIT_MASK_NDP_RX_STANDBY_TIMER_8822C)
  16880. #define BIT_SET_NDP_RX_STANDBY_TIMER_8822C(x, v) \
  16881. (BIT_CLEAR_NDP_RX_STANDBY_TIMER_8822C(x) | \
  16882. BIT_NDP_RX_STANDBY_TIMER_8822C(v))
  16883. #define BIT_R_WMAC_CHK_RPTPOLL_A2_DIS_8822C BIT(23)
  16884. #define BIT_R_WMAC_CHK_UCNDPA_A2_DIS_8822C BIT(22)
  16885. #define BIT_SHIFT_CSI_RPT_OFFSET_HT_V1_8822C 16
  16886. #define BIT_MASK_CSI_RPT_OFFSET_HT_V1_8822C 0x3f
  16887. #define BIT_CSI_RPT_OFFSET_HT_V1_8822C(x) \
  16888. (((x) & BIT_MASK_CSI_RPT_OFFSET_HT_V1_8822C) \
  16889. << BIT_SHIFT_CSI_RPT_OFFSET_HT_V1_8822C)
  16890. #define BITS_CSI_RPT_OFFSET_HT_V1_8822C \
  16891. (BIT_MASK_CSI_RPT_OFFSET_HT_V1_8822C \
  16892. << BIT_SHIFT_CSI_RPT_OFFSET_HT_V1_8822C)
  16893. #define BIT_CLEAR_CSI_RPT_OFFSET_HT_V1_8822C(x) \
  16894. ((x) & (~BITS_CSI_RPT_OFFSET_HT_V1_8822C))
  16895. #define BIT_GET_CSI_RPT_OFFSET_HT_V1_8822C(x) \
  16896. (((x) >> BIT_SHIFT_CSI_RPT_OFFSET_HT_V1_8822C) & \
  16897. BIT_MASK_CSI_RPT_OFFSET_HT_V1_8822C)
  16898. #define BIT_SET_CSI_RPT_OFFSET_HT_V1_8822C(x, v) \
  16899. (BIT_CLEAR_CSI_RPT_OFFSET_HT_V1_8822C(x) | \
  16900. BIT_CSI_RPT_OFFSET_HT_V1_8822C(v))
  16901. #define BIT_R_WMAC_OFFSET_RPTPOLL_EN_8822C BIT(15)
  16902. #define BIT_R_WMAC_CSI_CHKSUM_DIS_8822C BIT(14)
  16903. #define BIT_SHIFT_R_WMAC_VHT_CATEGORY_V1_8822C 8
  16904. #define BIT_MASK_R_WMAC_VHT_CATEGORY_V1_8822C 0x3f
  16905. #define BIT_R_WMAC_VHT_CATEGORY_V1_8822C(x) \
  16906. (((x) & BIT_MASK_R_WMAC_VHT_CATEGORY_V1_8822C) \
  16907. << BIT_SHIFT_R_WMAC_VHT_CATEGORY_V1_8822C)
  16908. #define BITS_R_WMAC_VHT_CATEGORY_V1_8822C \
  16909. (BIT_MASK_R_WMAC_VHT_CATEGORY_V1_8822C \
  16910. << BIT_SHIFT_R_WMAC_VHT_CATEGORY_V1_8822C)
  16911. #define BIT_CLEAR_R_WMAC_VHT_CATEGORY_V1_8822C(x) \
  16912. ((x) & (~BITS_R_WMAC_VHT_CATEGORY_V1_8822C))
  16913. #define BIT_GET_R_WMAC_VHT_CATEGORY_V1_8822C(x) \
  16914. (((x) >> BIT_SHIFT_R_WMAC_VHT_CATEGORY_V1_8822C) & \
  16915. BIT_MASK_R_WMAC_VHT_CATEGORY_V1_8822C)
  16916. #define BIT_SET_R_WMAC_VHT_CATEGORY_V1_8822C(x, v) \
  16917. (BIT_CLEAR_R_WMAC_VHT_CATEGORY_V1_8822C(x) | \
  16918. BIT_R_WMAC_VHT_CATEGORY_V1_8822C(v))
  16919. #define BIT_R_WMAC_USE_NSTS_8822C BIT(7)
  16920. #define BIT_R_DISABLE_CHECK_VHTSIGB_CRC_8822C BIT(6)
  16921. #define BIT_R_DISABLE_CHECK_VHTSIGA_CRC_8822C BIT(5)
  16922. #define BIT_R_WMAC_BFPARAM_SEL_8822C BIT(4)
  16923. #define BIT_R_WMAC_CSISEQ_SEL_8822C BIT(3)
  16924. #define BIT_R_WMAC_CSI_WITHHTC_EN_8822C BIT(2)
  16925. #define BIT_R_WMAC_HT_NDPA_EN_8822C BIT(1)
  16926. #define BIT_R_WMAC_VHT_NDPA_EN_8822C BIT(0)
  16927. /* 2 REG_RX_CSI_RPT_INFO_8822C */
  16928. #define BIT_WRITE_ENABLE_8822C BIT(31)
  16929. #define BIT_WMAC_CHECK_SOUNDING_SEQ_8822C BIT(30)
  16930. #define BIT_SHIFT_VHTHT_MIMO_CTRL_FIELD_8822C 1
  16931. #define BIT_MASK_VHTHT_MIMO_CTRL_FIELD_8822C 0xffffff
  16932. #define BIT_VHTHT_MIMO_CTRL_FIELD_8822C(x) \
  16933. (((x) & BIT_MASK_VHTHT_MIMO_CTRL_FIELD_8822C) \
  16934. << BIT_SHIFT_VHTHT_MIMO_CTRL_FIELD_8822C)
  16935. #define BITS_VHTHT_MIMO_CTRL_FIELD_8822C \
  16936. (BIT_MASK_VHTHT_MIMO_CTRL_FIELD_8822C \
  16937. << BIT_SHIFT_VHTHT_MIMO_CTRL_FIELD_8822C)
  16938. #define BIT_CLEAR_VHTHT_MIMO_CTRL_FIELD_8822C(x) \
  16939. ((x) & (~BITS_VHTHT_MIMO_CTRL_FIELD_8822C))
  16940. #define BIT_GET_VHTHT_MIMO_CTRL_FIELD_8822C(x) \
  16941. (((x) >> BIT_SHIFT_VHTHT_MIMO_CTRL_FIELD_8822C) & \
  16942. BIT_MASK_VHTHT_MIMO_CTRL_FIELD_8822C)
  16943. #define BIT_SET_VHTHT_MIMO_CTRL_FIELD_8822C(x, v) \
  16944. (BIT_CLEAR_VHTHT_MIMO_CTRL_FIELD_8822C(x) | \
  16945. BIT_VHTHT_MIMO_CTRL_FIELD_8822C(v))
  16946. #define BIT_CSI_INTERRUPT_STATUS_8822C BIT(0)
  16947. /* 2 REG_NS_ARP_CTRL_8822C */
  16948. #define BIT_R_WMAC_NSARP_RSPEN_8822C BIT(15)
  16949. #define BIT_R_WMAC_NSARP_RARP_8822C BIT(9)
  16950. #define BIT_R_WMAC_NSARP_RIPV6_8822C BIT(8)
  16951. #define BIT_SHIFT_R_WMAC_NSARP_MODEN_8822C 6
  16952. #define BIT_MASK_R_WMAC_NSARP_MODEN_8822C 0x3
  16953. #define BIT_R_WMAC_NSARP_MODEN_8822C(x) \
  16954. (((x) & BIT_MASK_R_WMAC_NSARP_MODEN_8822C) \
  16955. << BIT_SHIFT_R_WMAC_NSARP_MODEN_8822C)
  16956. #define BITS_R_WMAC_NSARP_MODEN_8822C \
  16957. (BIT_MASK_R_WMAC_NSARP_MODEN_8822C \
  16958. << BIT_SHIFT_R_WMAC_NSARP_MODEN_8822C)
  16959. #define BIT_CLEAR_R_WMAC_NSARP_MODEN_8822C(x) \
  16960. ((x) & (~BITS_R_WMAC_NSARP_MODEN_8822C))
  16961. #define BIT_GET_R_WMAC_NSARP_MODEN_8822C(x) \
  16962. (((x) >> BIT_SHIFT_R_WMAC_NSARP_MODEN_8822C) & \
  16963. BIT_MASK_R_WMAC_NSARP_MODEN_8822C)
  16964. #define BIT_SET_R_WMAC_NSARP_MODEN_8822C(x, v) \
  16965. (BIT_CLEAR_R_WMAC_NSARP_MODEN_8822C(x) | \
  16966. BIT_R_WMAC_NSARP_MODEN_8822C(v))
  16967. #define BIT_SHIFT_R_WMAC_NSARP_RSPFTP_8822C 4
  16968. #define BIT_MASK_R_WMAC_NSARP_RSPFTP_8822C 0x3
  16969. #define BIT_R_WMAC_NSARP_RSPFTP_8822C(x) \
  16970. (((x) & BIT_MASK_R_WMAC_NSARP_RSPFTP_8822C) \
  16971. << BIT_SHIFT_R_WMAC_NSARP_RSPFTP_8822C)
  16972. #define BITS_R_WMAC_NSARP_RSPFTP_8822C \
  16973. (BIT_MASK_R_WMAC_NSARP_RSPFTP_8822C \
  16974. << BIT_SHIFT_R_WMAC_NSARP_RSPFTP_8822C)
  16975. #define BIT_CLEAR_R_WMAC_NSARP_RSPFTP_8822C(x) \
  16976. ((x) & (~BITS_R_WMAC_NSARP_RSPFTP_8822C))
  16977. #define BIT_GET_R_WMAC_NSARP_RSPFTP_8822C(x) \
  16978. (((x) >> BIT_SHIFT_R_WMAC_NSARP_RSPFTP_8822C) & \
  16979. BIT_MASK_R_WMAC_NSARP_RSPFTP_8822C)
  16980. #define BIT_SET_R_WMAC_NSARP_RSPFTP_8822C(x, v) \
  16981. (BIT_CLEAR_R_WMAC_NSARP_RSPFTP_8822C(x) | \
  16982. BIT_R_WMAC_NSARP_RSPFTP_8822C(v))
  16983. #define BIT_SHIFT_R_WMAC_NSARP_RSPSEC_8822C 0
  16984. #define BIT_MASK_R_WMAC_NSARP_RSPSEC_8822C 0xf
  16985. #define BIT_R_WMAC_NSARP_RSPSEC_8822C(x) \
  16986. (((x) & BIT_MASK_R_WMAC_NSARP_RSPSEC_8822C) \
  16987. << BIT_SHIFT_R_WMAC_NSARP_RSPSEC_8822C)
  16988. #define BITS_R_WMAC_NSARP_RSPSEC_8822C \
  16989. (BIT_MASK_R_WMAC_NSARP_RSPSEC_8822C \
  16990. << BIT_SHIFT_R_WMAC_NSARP_RSPSEC_8822C)
  16991. #define BIT_CLEAR_R_WMAC_NSARP_RSPSEC_8822C(x) \
  16992. ((x) & (~BITS_R_WMAC_NSARP_RSPSEC_8822C))
  16993. #define BIT_GET_R_WMAC_NSARP_RSPSEC_8822C(x) \
  16994. (((x) >> BIT_SHIFT_R_WMAC_NSARP_RSPSEC_8822C) & \
  16995. BIT_MASK_R_WMAC_NSARP_RSPSEC_8822C)
  16996. #define BIT_SET_R_WMAC_NSARP_RSPSEC_8822C(x, v) \
  16997. (BIT_CLEAR_R_WMAC_NSARP_RSPSEC_8822C(x) | \
  16998. BIT_R_WMAC_NSARP_RSPSEC_8822C(v))
  16999. /* 2 REG_NS_ARP_INFO_8822C */
  17000. #define BIT_REQ_IS_MCNS_8822C BIT(23)
  17001. #define BIT_REQ_IS_UCNS_8822C BIT(22)
  17002. #define BIT_REQ_IS_USNS_8822C BIT(21)
  17003. #define BIT_REQ_IS_ARP_8822C BIT(20)
  17004. #define BIT_EXPRSP_MH_WITHQC_8822C BIT(19)
  17005. #define BIT_SHIFT_EXPRSP_SECTYPE_8822C 16
  17006. #define BIT_MASK_EXPRSP_SECTYPE_8822C 0x7
  17007. #define BIT_EXPRSP_SECTYPE_8822C(x) \
  17008. (((x) & BIT_MASK_EXPRSP_SECTYPE_8822C) \
  17009. << BIT_SHIFT_EXPRSP_SECTYPE_8822C)
  17010. #define BITS_EXPRSP_SECTYPE_8822C \
  17011. (BIT_MASK_EXPRSP_SECTYPE_8822C << BIT_SHIFT_EXPRSP_SECTYPE_8822C)
  17012. #define BIT_CLEAR_EXPRSP_SECTYPE_8822C(x) ((x) & (~BITS_EXPRSP_SECTYPE_8822C))
  17013. #define BIT_GET_EXPRSP_SECTYPE_8822C(x) \
  17014. (((x) >> BIT_SHIFT_EXPRSP_SECTYPE_8822C) & \
  17015. BIT_MASK_EXPRSP_SECTYPE_8822C)
  17016. #define BIT_SET_EXPRSP_SECTYPE_8822C(x, v) \
  17017. (BIT_CLEAR_EXPRSP_SECTYPE_8822C(x) | BIT_EXPRSP_SECTYPE_8822C(v))
  17018. #define BIT_SHIFT_EXPRSP_CHKSM_7_TO_0_8822C 8
  17019. #define BIT_MASK_EXPRSP_CHKSM_7_TO_0_8822C 0xff
  17020. #define BIT_EXPRSP_CHKSM_7_TO_0_8822C(x) \
  17021. (((x) & BIT_MASK_EXPRSP_CHKSM_7_TO_0_8822C) \
  17022. << BIT_SHIFT_EXPRSP_CHKSM_7_TO_0_8822C)
  17023. #define BITS_EXPRSP_CHKSM_7_TO_0_8822C \
  17024. (BIT_MASK_EXPRSP_CHKSM_7_TO_0_8822C \
  17025. << BIT_SHIFT_EXPRSP_CHKSM_7_TO_0_8822C)
  17026. #define BIT_CLEAR_EXPRSP_CHKSM_7_TO_0_8822C(x) \
  17027. ((x) & (~BITS_EXPRSP_CHKSM_7_TO_0_8822C))
  17028. #define BIT_GET_EXPRSP_CHKSM_7_TO_0_8822C(x) \
  17029. (((x) >> BIT_SHIFT_EXPRSP_CHKSM_7_TO_0_8822C) & \
  17030. BIT_MASK_EXPRSP_CHKSM_7_TO_0_8822C)
  17031. #define BIT_SET_EXPRSP_CHKSM_7_TO_0_8822C(x, v) \
  17032. (BIT_CLEAR_EXPRSP_CHKSM_7_TO_0_8822C(x) | \
  17033. BIT_EXPRSP_CHKSM_7_TO_0_8822C(v))
  17034. #define BIT_SHIFT_EXPRSP_CHKSM_15_TO_8_8822C 0
  17035. #define BIT_MASK_EXPRSP_CHKSM_15_TO_8_8822C 0xff
  17036. #define BIT_EXPRSP_CHKSM_15_TO_8_8822C(x) \
  17037. (((x) & BIT_MASK_EXPRSP_CHKSM_15_TO_8_8822C) \
  17038. << BIT_SHIFT_EXPRSP_CHKSM_15_TO_8_8822C)
  17039. #define BITS_EXPRSP_CHKSM_15_TO_8_8822C \
  17040. (BIT_MASK_EXPRSP_CHKSM_15_TO_8_8822C \
  17041. << BIT_SHIFT_EXPRSP_CHKSM_15_TO_8_8822C)
  17042. #define BIT_CLEAR_EXPRSP_CHKSM_15_TO_8_8822C(x) \
  17043. ((x) & (~BITS_EXPRSP_CHKSM_15_TO_8_8822C))
  17044. #define BIT_GET_EXPRSP_CHKSM_15_TO_8_8822C(x) \
  17045. (((x) >> BIT_SHIFT_EXPRSP_CHKSM_15_TO_8_8822C) & \
  17046. BIT_MASK_EXPRSP_CHKSM_15_TO_8_8822C)
  17047. #define BIT_SET_EXPRSP_CHKSM_15_TO_8_8822C(x, v) \
  17048. (BIT_CLEAR_EXPRSP_CHKSM_15_TO_8_8822C(x) | \
  17049. BIT_EXPRSP_CHKSM_15_TO_8_8822C(v))
  17050. /* 2 REG_BEAMFORMING_INFO_NSARP_V1_8822C */
  17051. #define BIT_SHIFT_WMAC_ARPIP_8822C 0
  17052. #define BIT_MASK_WMAC_ARPIP_8822C 0xffffffffL
  17053. #define BIT_WMAC_ARPIP_8822C(x) \
  17054. (((x) & BIT_MASK_WMAC_ARPIP_8822C) << BIT_SHIFT_WMAC_ARPIP_8822C)
  17055. #define BITS_WMAC_ARPIP_8822C \
  17056. (BIT_MASK_WMAC_ARPIP_8822C << BIT_SHIFT_WMAC_ARPIP_8822C)
  17057. #define BIT_CLEAR_WMAC_ARPIP_8822C(x) ((x) & (~BITS_WMAC_ARPIP_8822C))
  17058. #define BIT_GET_WMAC_ARPIP_8822C(x) \
  17059. (((x) >> BIT_SHIFT_WMAC_ARPIP_8822C) & BIT_MASK_WMAC_ARPIP_8822C)
  17060. #define BIT_SET_WMAC_ARPIP_8822C(x, v) \
  17061. (BIT_CLEAR_WMAC_ARPIP_8822C(x) | BIT_WMAC_ARPIP_8822C(v))
  17062. /* 2 REG_BEAMFORMING_INFO_NSARP_8822C */
  17063. #define BIT_SHIFT_UPD_BFMEE_USERID_8822C 13
  17064. #define BIT_MASK_UPD_BFMEE_USERID_8822C 0x7
  17065. #define BIT_UPD_BFMEE_USERID_8822C(x) \
  17066. (((x) & BIT_MASK_UPD_BFMEE_USERID_8822C) \
  17067. << BIT_SHIFT_UPD_BFMEE_USERID_8822C)
  17068. #define BITS_UPD_BFMEE_USERID_8822C \
  17069. (BIT_MASK_UPD_BFMEE_USERID_8822C << BIT_SHIFT_UPD_BFMEE_USERID_8822C)
  17070. #define BIT_CLEAR_UPD_BFMEE_USERID_8822C(x) \
  17071. ((x) & (~BITS_UPD_BFMEE_USERID_8822C))
  17072. #define BIT_GET_UPD_BFMEE_USERID_8822C(x) \
  17073. (((x) >> BIT_SHIFT_UPD_BFMEE_USERID_8822C) & \
  17074. BIT_MASK_UPD_BFMEE_USERID_8822C)
  17075. #define BIT_SET_UPD_BFMEE_USERID_8822C(x, v) \
  17076. (BIT_CLEAR_UPD_BFMEE_USERID_8822C(x) | BIT_UPD_BFMEE_USERID_8822C(v))
  17077. #define BIT_UPD_BFMEE_FBTP_8822C BIT(12)
  17078. #define BIT_SHIFT_UPD_BFMEE_BW_8822C 0
  17079. #define BIT_MASK_UPD_BFMEE_BW_8822C 0xfff
  17080. #define BIT_UPD_BFMEE_BW_8822C(x) \
  17081. (((x) & BIT_MASK_UPD_BFMEE_BW_8822C) << BIT_SHIFT_UPD_BFMEE_BW_8822C)
  17082. #define BITS_UPD_BFMEE_BW_8822C \
  17083. (BIT_MASK_UPD_BFMEE_BW_8822C << BIT_SHIFT_UPD_BFMEE_BW_8822C)
  17084. #define BIT_CLEAR_UPD_BFMEE_BW_8822C(x) ((x) & (~BITS_UPD_BFMEE_BW_8822C))
  17085. #define BIT_GET_UPD_BFMEE_BW_8822C(x) \
  17086. (((x) >> BIT_SHIFT_UPD_BFMEE_BW_8822C) & BIT_MASK_UPD_BFMEE_BW_8822C)
  17087. #define BIT_SET_UPD_BFMEE_BW_8822C(x, v) \
  17088. (BIT_CLEAR_UPD_BFMEE_BW_8822C(x) | BIT_UPD_BFMEE_BW_8822C(v))
  17089. #define BIT_SHIFT_UPD_BFMEE_CB_8822C 8
  17090. #define BIT_MASK_UPD_BFMEE_CB_8822C 0x3
  17091. #define BIT_UPD_BFMEE_CB_8822C(x) \
  17092. (((x) & BIT_MASK_UPD_BFMEE_CB_8822C) << BIT_SHIFT_UPD_BFMEE_CB_8822C)
  17093. #define BITS_UPD_BFMEE_CB_8822C \
  17094. (BIT_MASK_UPD_BFMEE_CB_8822C << BIT_SHIFT_UPD_BFMEE_CB_8822C)
  17095. #define BIT_CLEAR_UPD_BFMEE_CB_8822C(x) ((x) & (~BITS_UPD_BFMEE_CB_8822C))
  17096. #define BIT_GET_UPD_BFMEE_CB_8822C(x) \
  17097. (((x) >> BIT_SHIFT_UPD_BFMEE_CB_8822C) & BIT_MASK_UPD_BFMEE_CB_8822C)
  17098. #define BIT_SET_UPD_BFMEE_CB_8822C(x, v) \
  17099. (BIT_CLEAR_UPD_BFMEE_CB_8822C(x) | BIT_UPD_BFMEE_CB_8822C(v))
  17100. #define BIT_SHIFT_UPD_BFMEE_NG_8822C 6
  17101. #define BIT_MASK_UPD_BFMEE_NG_8822C 0x3
  17102. #define BIT_UPD_BFMEE_NG_8822C(x) \
  17103. (((x) & BIT_MASK_UPD_BFMEE_NG_8822C) << BIT_SHIFT_UPD_BFMEE_NG_8822C)
  17104. #define BITS_UPD_BFMEE_NG_8822C \
  17105. (BIT_MASK_UPD_BFMEE_NG_8822C << BIT_SHIFT_UPD_BFMEE_NG_8822C)
  17106. #define BIT_CLEAR_UPD_BFMEE_NG_8822C(x) ((x) & (~BITS_UPD_BFMEE_NG_8822C))
  17107. #define BIT_GET_UPD_BFMEE_NG_8822C(x) \
  17108. (((x) >> BIT_SHIFT_UPD_BFMEE_NG_8822C) & BIT_MASK_UPD_BFMEE_NG_8822C)
  17109. #define BIT_SET_UPD_BFMEE_NG_8822C(x, v) \
  17110. (BIT_CLEAR_UPD_BFMEE_NG_8822C(x) | BIT_UPD_BFMEE_NG_8822C(v))
  17111. #define BIT_SHIFT_UPD_BFMEE_NR_8822C 3
  17112. #define BIT_MASK_UPD_BFMEE_NR_8822C 0x7
  17113. #define BIT_UPD_BFMEE_NR_8822C(x) \
  17114. (((x) & BIT_MASK_UPD_BFMEE_NR_8822C) << BIT_SHIFT_UPD_BFMEE_NR_8822C)
  17115. #define BITS_UPD_BFMEE_NR_8822C \
  17116. (BIT_MASK_UPD_BFMEE_NR_8822C << BIT_SHIFT_UPD_BFMEE_NR_8822C)
  17117. #define BIT_CLEAR_UPD_BFMEE_NR_8822C(x) ((x) & (~BITS_UPD_BFMEE_NR_8822C))
  17118. #define BIT_GET_UPD_BFMEE_NR_8822C(x) \
  17119. (((x) >> BIT_SHIFT_UPD_BFMEE_NR_8822C) & BIT_MASK_UPD_BFMEE_NR_8822C)
  17120. #define BIT_SET_UPD_BFMEE_NR_8822C(x, v) \
  17121. (BIT_CLEAR_UPD_BFMEE_NR_8822C(x) | BIT_UPD_BFMEE_NR_8822C(v))
  17122. #define BIT_SHIFT_UPD_BFMEE_NC_8822C 0
  17123. #define BIT_MASK_UPD_BFMEE_NC_8822C 0x7
  17124. #define BIT_UPD_BFMEE_NC_8822C(x) \
  17125. (((x) & BIT_MASK_UPD_BFMEE_NC_8822C) << BIT_SHIFT_UPD_BFMEE_NC_8822C)
  17126. #define BITS_UPD_BFMEE_NC_8822C \
  17127. (BIT_MASK_UPD_BFMEE_NC_8822C << BIT_SHIFT_UPD_BFMEE_NC_8822C)
  17128. #define BIT_CLEAR_UPD_BFMEE_NC_8822C(x) ((x) & (~BITS_UPD_BFMEE_NC_8822C))
  17129. #define BIT_GET_UPD_BFMEE_NC_8822C(x) \
  17130. (((x) >> BIT_SHIFT_UPD_BFMEE_NC_8822C) & BIT_MASK_UPD_BFMEE_NC_8822C)
  17131. #define BIT_SET_UPD_BFMEE_NC_8822C(x, v) \
  17132. (BIT_CLEAR_UPD_BFMEE_NC_8822C(x) | BIT_UPD_BFMEE_NC_8822C(v))
  17133. /* 2 REG_IPV6_8822C */
  17134. #define BIT_SHIFT_R_WMAC_IPV6_MYIPAD_0_8822C 0
  17135. #define BIT_MASK_R_WMAC_IPV6_MYIPAD_0_8822C 0xffffffffL
  17136. #define BIT_R_WMAC_IPV6_MYIPAD_0_8822C(x) \
  17137. (((x) & BIT_MASK_R_WMAC_IPV6_MYIPAD_0_8822C) \
  17138. << BIT_SHIFT_R_WMAC_IPV6_MYIPAD_0_8822C)
  17139. #define BITS_R_WMAC_IPV6_MYIPAD_0_8822C \
  17140. (BIT_MASK_R_WMAC_IPV6_MYIPAD_0_8822C \
  17141. << BIT_SHIFT_R_WMAC_IPV6_MYIPAD_0_8822C)
  17142. #define BIT_CLEAR_R_WMAC_IPV6_MYIPAD_0_8822C(x) \
  17143. ((x) & (~BITS_R_WMAC_IPV6_MYIPAD_0_8822C))
  17144. #define BIT_GET_R_WMAC_IPV6_MYIPAD_0_8822C(x) \
  17145. (((x) >> BIT_SHIFT_R_WMAC_IPV6_MYIPAD_0_8822C) & \
  17146. BIT_MASK_R_WMAC_IPV6_MYIPAD_0_8822C)
  17147. #define BIT_SET_R_WMAC_IPV6_MYIPAD_0_8822C(x, v) \
  17148. (BIT_CLEAR_R_WMAC_IPV6_MYIPAD_0_8822C(x) | \
  17149. BIT_R_WMAC_IPV6_MYIPAD_0_8822C(v))
  17150. /* 2 REG_IPV6_1_8822C */
  17151. #define BIT_SHIFT_R_WMAC_IPV6_MYIPAD_1_8822C 0
  17152. #define BIT_MASK_R_WMAC_IPV6_MYIPAD_1_8822C 0xffffffffL
  17153. #define BIT_R_WMAC_IPV6_MYIPAD_1_8822C(x) \
  17154. (((x) & BIT_MASK_R_WMAC_IPV6_MYIPAD_1_8822C) \
  17155. << BIT_SHIFT_R_WMAC_IPV6_MYIPAD_1_8822C)
  17156. #define BITS_R_WMAC_IPV6_MYIPAD_1_8822C \
  17157. (BIT_MASK_R_WMAC_IPV6_MYIPAD_1_8822C \
  17158. << BIT_SHIFT_R_WMAC_IPV6_MYIPAD_1_8822C)
  17159. #define BIT_CLEAR_R_WMAC_IPV6_MYIPAD_1_8822C(x) \
  17160. ((x) & (~BITS_R_WMAC_IPV6_MYIPAD_1_8822C))
  17161. #define BIT_GET_R_WMAC_IPV6_MYIPAD_1_8822C(x) \
  17162. (((x) >> BIT_SHIFT_R_WMAC_IPV6_MYIPAD_1_8822C) & \
  17163. BIT_MASK_R_WMAC_IPV6_MYIPAD_1_8822C)
  17164. #define BIT_SET_R_WMAC_IPV6_MYIPAD_1_8822C(x, v) \
  17165. (BIT_CLEAR_R_WMAC_IPV6_MYIPAD_1_8822C(x) | \
  17166. BIT_R_WMAC_IPV6_MYIPAD_1_8822C(v))
  17167. /* 2 REG_IPV6_2_8822C */
  17168. #define BIT_SHIFT_R_WMAC_IPV6_MYIPAD_2_8822C 0
  17169. #define BIT_MASK_R_WMAC_IPV6_MYIPAD_2_8822C 0xffffffffL
  17170. #define BIT_R_WMAC_IPV6_MYIPAD_2_8822C(x) \
  17171. (((x) & BIT_MASK_R_WMAC_IPV6_MYIPAD_2_8822C) \
  17172. << BIT_SHIFT_R_WMAC_IPV6_MYIPAD_2_8822C)
  17173. #define BITS_R_WMAC_IPV6_MYIPAD_2_8822C \
  17174. (BIT_MASK_R_WMAC_IPV6_MYIPAD_2_8822C \
  17175. << BIT_SHIFT_R_WMAC_IPV6_MYIPAD_2_8822C)
  17176. #define BIT_CLEAR_R_WMAC_IPV6_MYIPAD_2_8822C(x) \
  17177. ((x) & (~BITS_R_WMAC_IPV6_MYIPAD_2_8822C))
  17178. #define BIT_GET_R_WMAC_IPV6_MYIPAD_2_8822C(x) \
  17179. (((x) >> BIT_SHIFT_R_WMAC_IPV6_MYIPAD_2_8822C) & \
  17180. BIT_MASK_R_WMAC_IPV6_MYIPAD_2_8822C)
  17181. #define BIT_SET_R_WMAC_IPV6_MYIPAD_2_8822C(x, v) \
  17182. (BIT_CLEAR_R_WMAC_IPV6_MYIPAD_2_8822C(x) | \
  17183. BIT_R_WMAC_IPV6_MYIPAD_2_8822C(v))
  17184. /* 2 REG_IPV6_3_8822C */
  17185. #define BIT_SHIFT_R_WMAC_IPV6_MYIPAD_3_8822C 0
  17186. #define BIT_MASK_R_WMAC_IPV6_MYIPAD_3_8822C 0xffffffffL
  17187. #define BIT_R_WMAC_IPV6_MYIPAD_3_8822C(x) \
  17188. (((x) & BIT_MASK_R_WMAC_IPV6_MYIPAD_3_8822C) \
  17189. << BIT_SHIFT_R_WMAC_IPV6_MYIPAD_3_8822C)
  17190. #define BITS_R_WMAC_IPV6_MYIPAD_3_8822C \
  17191. (BIT_MASK_R_WMAC_IPV6_MYIPAD_3_8822C \
  17192. << BIT_SHIFT_R_WMAC_IPV6_MYIPAD_3_8822C)
  17193. #define BIT_CLEAR_R_WMAC_IPV6_MYIPAD_3_8822C(x) \
  17194. ((x) & (~BITS_R_WMAC_IPV6_MYIPAD_3_8822C))
  17195. #define BIT_GET_R_WMAC_IPV6_MYIPAD_3_8822C(x) \
  17196. (((x) >> BIT_SHIFT_R_WMAC_IPV6_MYIPAD_3_8822C) & \
  17197. BIT_MASK_R_WMAC_IPV6_MYIPAD_3_8822C)
  17198. #define BIT_SET_R_WMAC_IPV6_MYIPAD_3_8822C(x, v) \
  17199. (BIT_CLEAR_R_WMAC_IPV6_MYIPAD_3_8822C(x) | \
  17200. BIT_R_WMAC_IPV6_MYIPAD_3_8822C(v))
  17201. /* 2 REG_WMAC_RTX_CTX_SUBTYPE_CFG_8822C */
  17202. #define BIT_SHIFT_R_WMAC_CTX_SUBTYPE_8822C 4
  17203. #define BIT_MASK_R_WMAC_CTX_SUBTYPE_8822C 0xf
  17204. #define BIT_R_WMAC_CTX_SUBTYPE_8822C(x) \
  17205. (((x) & BIT_MASK_R_WMAC_CTX_SUBTYPE_8822C) \
  17206. << BIT_SHIFT_R_WMAC_CTX_SUBTYPE_8822C)
  17207. #define BITS_R_WMAC_CTX_SUBTYPE_8822C \
  17208. (BIT_MASK_R_WMAC_CTX_SUBTYPE_8822C \
  17209. << BIT_SHIFT_R_WMAC_CTX_SUBTYPE_8822C)
  17210. #define BIT_CLEAR_R_WMAC_CTX_SUBTYPE_8822C(x) \
  17211. ((x) & (~BITS_R_WMAC_CTX_SUBTYPE_8822C))
  17212. #define BIT_GET_R_WMAC_CTX_SUBTYPE_8822C(x) \
  17213. (((x) >> BIT_SHIFT_R_WMAC_CTX_SUBTYPE_8822C) & \
  17214. BIT_MASK_R_WMAC_CTX_SUBTYPE_8822C)
  17215. #define BIT_SET_R_WMAC_CTX_SUBTYPE_8822C(x, v) \
  17216. (BIT_CLEAR_R_WMAC_CTX_SUBTYPE_8822C(x) | \
  17217. BIT_R_WMAC_CTX_SUBTYPE_8822C(v))
  17218. #define BIT_SHIFT_R_WMAC_RTX_SUBTYPE_8822C 0
  17219. #define BIT_MASK_R_WMAC_RTX_SUBTYPE_8822C 0xf
  17220. #define BIT_R_WMAC_RTX_SUBTYPE_8822C(x) \
  17221. (((x) & BIT_MASK_R_WMAC_RTX_SUBTYPE_8822C) \
  17222. << BIT_SHIFT_R_WMAC_RTX_SUBTYPE_8822C)
  17223. #define BITS_R_WMAC_RTX_SUBTYPE_8822C \
  17224. (BIT_MASK_R_WMAC_RTX_SUBTYPE_8822C \
  17225. << BIT_SHIFT_R_WMAC_RTX_SUBTYPE_8822C)
  17226. #define BIT_CLEAR_R_WMAC_RTX_SUBTYPE_8822C(x) \
  17227. ((x) & (~BITS_R_WMAC_RTX_SUBTYPE_8822C))
  17228. #define BIT_GET_R_WMAC_RTX_SUBTYPE_8822C(x) \
  17229. (((x) >> BIT_SHIFT_R_WMAC_RTX_SUBTYPE_8822C) & \
  17230. BIT_MASK_R_WMAC_RTX_SUBTYPE_8822C)
  17231. #define BIT_SET_R_WMAC_RTX_SUBTYPE_8822C(x, v) \
  17232. (BIT_CLEAR_R_WMAC_RTX_SUBTYPE_8822C(x) | \
  17233. BIT_R_WMAC_RTX_SUBTYPE_8822C(v))
  17234. /* 2 REG_WMAC_SWAES_DIO_B63_B32_8822C */
  17235. #define BIT_SHIFT_WMAC_SWAES_DIO_B63_B32_8822C 0
  17236. #define BIT_MASK_WMAC_SWAES_DIO_B63_B32_8822C 0xffffffffL
  17237. #define BIT_WMAC_SWAES_DIO_B63_B32_8822C(x) \
  17238. (((x) & BIT_MASK_WMAC_SWAES_DIO_B63_B32_8822C) \
  17239. << BIT_SHIFT_WMAC_SWAES_DIO_B63_B32_8822C)
  17240. #define BITS_WMAC_SWAES_DIO_B63_B32_8822C \
  17241. (BIT_MASK_WMAC_SWAES_DIO_B63_B32_8822C \
  17242. << BIT_SHIFT_WMAC_SWAES_DIO_B63_B32_8822C)
  17243. #define BIT_CLEAR_WMAC_SWAES_DIO_B63_B32_8822C(x) \
  17244. ((x) & (~BITS_WMAC_SWAES_DIO_B63_B32_8822C))
  17245. #define BIT_GET_WMAC_SWAES_DIO_B63_B32_8822C(x) \
  17246. (((x) >> BIT_SHIFT_WMAC_SWAES_DIO_B63_B32_8822C) & \
  17247. BIT_MASK_WMAC_SWAES_DIO_B63_B32_8822C)
  17248. #define BIT_SET_WMAC_SWAES_DIO_B63_B32_8822C(x, v) \
  17249. (BIT_CLEAR_WMAC_SWAES_DIO_B63_B32_8822C(x) | \
  17250. BIT_WMAC_SWAES_DIO_B63_B32_8822C(v))
  17251. /* 2 REG_WMAC_SWAES_DIO_B95_B64_8822C */
  17252. #define BIT_SHIFT_WMAC_SWAES_DIO_B95_B64_8822C 0
  17253. #define BIT_MASK_WMAC_SWAES_DIO_B95_B64_8822C 0xffffffffL
  17254. #define BIT_WMAC_SWAES_DIO_B95_B64_8822C(x) \
  17255. (((x) & BIT_MASK_WMAC_SWAES_DIO_B95_B64_8822C) \
  17256. << BIT_SHIFT_WMAC_SWAES_DIO_B95_B64_8822C)
  17257. #define BITS_WMAC_SWAES_DIO_B95_B64_8822C \
  17258. (BIT_MASK_WMAC_SWAES_DIO_B95_B64_8822C \
  17259. << BIT_SHIFT_WMAC_SWAES_DIO_B95_B64_8822C)
  17260. #define BIT_CLEAR_WMAC_SWAES_DIO_B95_B64_8822C(x) \
  17261. ((x) & (~BITS_WMAC_SWAES_DIO_B95_B64_8822C))
  17262. #define BIT_GET_WMAC_SWAES_DIO_B95_B64_8822C(x) \
  17263. (((x) >> BIT_SHIFT_WMAC_SWAES_DIO_B95_B64_8822C) & \
  17264. BIT_MASK_WMAC_SWAES_DIO_B95_B64_8822C)
  17265. #define BIT_SET_WMAC_SWAES_DIO_B95_B64_8822C(x, v) \
  17266. (BIT_CLEAR_WMAC_SWAES_DIO_B95_B64_8822C(x) | \
  17267. BIT_WMAC_SWAES_DIO_B95_B64_8822C(v))
  17268. /* 2 REG_WMAC_SWAES_DIO_B127_B96_8822C */
  17269. #define BIT_SHIFT_WMAC_SWAES_DIO_B127_B96_8822C 0
  17270. #define BIT_MASK_WMAC_SWAES_DIO_B127_B96_8822C 0xffffffffL
  17271. #define BIT_WMAC_SWAES_DIO_B127_B96_8822C(x) \
  17272. (((x) & BIT_MASK_WMAC_SWAES_DIO_B127_B96_8822C) \
  17273. << BIT_SHIFT_WMAC_SWAES_DIO_B127_B96_8822C)
  17274. #define BITS_WMAC_SWAES_DIO_B127_B96_8822C \
  17275. (BIT_MASK_WMAC_SWAES_DIO_B127_B96_8822C \
  17276. << BIT_SHIFT_WMAC_SWAES_DIO_B127_B96_8822C)
  17277. #define BIT_CLEAR_WMAC_SWAES_DIO_B127_B96_8822C(x) \
  17278. ((x) & (~BITS_WMAC_SWAES_DIO_B127_B96_8822C))
  17279. #define BIT_GET_WMAC_SWAES_DIO_B127_B96_8822C(x) \
  17280. (((x) >> BIT_SHIFT_WMAC_SWAES_DIO_B127_B96_8822C) & \
  17281. BIT_MASK_WMAC_SWAES_DIO_B127_B96_8822C)
  17282. #define BIT_SET_WMAC_SWAES_DIO_B127_B96_8822C(x, v) \
  17283. (BIT_CLEAR_WMAC_SWAES_DIO_B127_B96_8822C(x) | \
  17284. BIT_WMAC_SWAES_DIO_B127_B96_8822C(v))
  17285. /* 2 REG_WMAC_SWAES_CFG_8822C */
  17286. /* 2 REG_BT_COEX_V2_8822C */
  17287. #define BIT_GNT_BT_POLARITY_8822C BIT(12)
  17288. #define BIT_GNT_BT_BYPASS_PRIORITY_8822C BIT(8)
  17289. #define BIT_SHIFT_TIMER_8822C 0
  17290. #define BIT_MASK_TIMER_8822C 0xff
  17291. #define BIT_TIMER_8822C(x) \
  17292. (((x) & BIT_MASK_TIMER_8822C) << BIT_SHIFT_TIMER_8822C)
  17293. #define BITS_TIMER_8822C (BIT_MASK_TIMER_8822C << BIT_SHIFT_TIMER_8822C)
  17294. #define BIT_CLEAR_TIMER_8822C(x) ((x) & (~BITS_TIMER_8822C))
  17295. #define BIT_GET_TIMER_8822C(x) \
  17296. (((x) >> BIT_SHIFT_TIMER_8822C) & BIT_MASK_TIMER_8822C)
  17297. #define BIT_SET_TIMER_8822C(x, v) \
  17298. (BIT_CLEAR_TIMER_8822C(x) | BIT_TIMER_8822C(v))
  17299. /* 2 REG_BT_COEX_8822C */
  17300. #define BIT_R_GNT_BT_RFC_SW_8822C BIT(12)
  17301. #define BIT_R_GNT_BT_RFC_SW_EN_8822C BIT(11)
  17302. #define BIT_R_GNT_BT_BB_SW_8822C BIT(10)
  17303. #define BIT_R_GNT_BT_BB_SW_EN_8822C BIT(9)
  17304. #define BIT_R_BT_CNT_THREN_8822C BIT(8)
  17305. #define BIT_SHIFT_R_BT_CNT_THR_8822C 0
  17306. #define BIT_MASK_R_BT_CNT_THR_8822C 0xff
  17307. #define BIT_R_BT_CNT_THR_8822C(x) \
  17308. (((x) & BIT_MASK_R_BT_CNT_THR_8822C) << BIT_SHIFT_R_BT_CNT_THR_8822C)
  17309. #define BITS_R_BT_CNT_THR_8822C \
  17310. (BIT_MASK_R_BT_CNT_THR_8822C << BIT_SHIFT_R_BT_CNT_THR_8822C)
  17311. #define BIT_CLEAR_R_BT_CNT_THR_8822C(x) ((x) & (~BITS_R_BT_CNT_THR_8822C))
  17312. #define BIT_GET_R_BT_CNT_THR_8822C(x) \
  17313. (((x) >> BIT_SHIFT_R_BT_CNT_THR_8822C) & BIT_MASK_R_BT_CNT_THR_8822C)
  17314. #define BIT_SET_R_BT_CNT_THR_8822C(x, v) \
  17315. (BIT_CLEAR_R_BT_CNT_THR_8822C(x) | BIT_R_BT_CNT_THR_8822C(v))
  17316. /* 2 REG_WLAN_ACT_MASK_CTRL_8822C */
  17317. #define BIT_SHIFT_RXMYRTS_NAV_V1_8822C 8
  17318. #define BIT_MASK_RXMYRTS_NAV_V1_8822C 0xff
  17319. #define BIT_RXMYRTS_NAV_V1_8822C(x) \
  17320. (((x) & BIT_MASK_RXMYRTS_NAV_V1_8822C) \
  17321. << BIT_SHIFT_RXMYRTS_NAV_V1_8822C)
  17322. #define BITS_RXMYRTS_NAV_V1_8822C \
  17323. (BIT_MASK_RXMYRTS_NAV_V1_8822C << BIT_SHIFT_RXMYRTS_NAV_V1_8822C)
  17324. #define BIT_CLEAR_RXMYRTS_NAV_V1_8822C(x) ((x) & (~BITS_RXMYRTS_NAV_V1_8822C))
  17325. #define BIT_GET_RXMYRTS_NAV_V1_8822C(x) \
  17326. (((x) >> BIT_SHIFT_RXMYRTS_NAV_V1_8822C) & \
  17327. BIT_MASK_RXMYRTS_NAV_V1_8822C)
  17328. #define BIT_SET_RXMYRTS_NAV_V1_8822C(x, v) \
  17329. (BIT_CLEAR_RXMYRTS_NAV_V1_8822C(x) | BIT_RXMYRTS_NAV_V1_8822C(v))
  17330. #define BIT_SHIFT_RTSRST_V1_8822C 0
  17331. #define BIT_MASK_RTSRST_V1_8822C 0xff
  17332. #define BIT_RTSRST_V1_8822C(x) \
  17333. (((x) & BIT_MASK_RTSRST_V1_8822C) << BIT_SHIFT_RTSRST_V1_8822C)
  17334. #define BITS_RTSRST_V1_8822C \
  17335. (BIT_MASK_RTSRST_V1_8822C << BIT_SHIFT_RTSRST_V1_8822C)
  17336. #define BIT_CLEAR_RTSRST_V1_8822C(x) ((x) & (~BITS_RTSRST_V1_8822C))
  17337. #define BIT_GET_RTSRST_V1_8822C(x) \
  17338. (((x) >> BIT_SHIFT_RTSRST_V1_8822C) & BIT_MASK_RTSRST_V1_8822C)
  17339. #define BIT_SET_RTSRST_V1_8822C(x, v) \
  17340. (BIT_CLEAR_RTSRST_V1_8822C(x) | BIT_RTSRST_V1_8822C(v))
  17341. /* 2 REG_WLAN_ACT_MASK_CTRL_1_8822C */
  17342. #define BIT_WLRX_TER_BY_CTL_1_8822C BIT(11)
  17343. #define BIT_WLRX_TER_BY_AD_1_8822C BIT(10)
  17344. #define BIT_ANT_DIVERSITY_SEL_1_8822C BIT(9)
  17345. #define BIT_ANTSEL_FOR_BT_CTRL_EN_1_8822C BIT(8)
  17346. #define BIT_WLACT_LOW_GNTWL_EN_1_8822C BIT(2)
  17347. #define BIT_WLACT_HIGH_GNTBT_EN_1_8822C BIT(1)
  17348. #define BIT_NAV_UPPER_1_V1_8822C BIT(0)
  17349. /* 2 REG_BT_COEX_ENHANCED_INTR_CTRL_8822C */
  17350. #define BIT_SHIFT_BT_STAT_DELAY_8822C 12
  17351. #define BIT_MASK_BT_STAT_DELAY_8822C 0xf
  17352. #define BIT_BT_STAT_DELAY_8822C(x) \
  17353. (((x) & BIT_MASK_BT_STAT_DELAY_8822C) << BIT_SHIFT_BT_STAT_DELAY_8822C)
  17354. #define BITS_BT_STAT_DELAY_8822C \
  17355. (BIT_MASK_BT_STAT_DELAY_8822C << BIT_SHIFT_BT_STAT_DELAY_8822C)
  17356. #define BIT_CLEAR_BT_STAT_DELAY_8822C(x) ((x) & (~BITS_BT_STAT_DELAY_8822C))
  17357. #define BIT_GET_BT_STAT_DELAY_8822C(x) \
  17358. (((x) >> BIT_SHIFT_BT_STAT_DELAY_8822C) & BIT_MASK_BT_STAT_DELAY_8822C)
  17359. #define BIT_SET_BT_STAT_DELAY_8822C(x, v) \
  17360. (BIT_CLEAR_BT_STAT_DELAY_8822C(x) | BIT_BT_STAT_DELAY_8822C(v))
  17361. #define BIT_SHIFT_BT_TRX_INIT_DETECT_8822C 8
  17362. #define BIT_MASK_BT_TRX_INIT_DETECT_8822C 0xf
  17363. #define BIT_BT_TRX_INIT_DETECT_8822C(x) \
  17364. (((x) & BIT_MASK_BT_TRX_INIT_DETECT_8822C) \
  17365. << BIT_SHIFT_BT_TRX_INIT_DETECT_8822C)
  17366. #define BITS_BT_TRX_INIT_DETECT_8822C \
  17367. (BIT_MASK_BT_TRX_INIT_DETECT_8822C \
  17368. << BIT_SHIFT_BT_TRX_INIT_DETECT_8822C)
  17369. #define BIT_CLEAR_BT_TRX_INIT_DETECT_8822C(x) \
  17370. ((x) & (~BITS_BT_TRX_INIT_DETECT_8822C))
  17371. #define BIT_GET_BT_TRX_INIT_DETECT_8822C(x) \
  17372. (((x) >> BIT_SHIFT_BT_TRX_INIT_DETECT_8822C) & \
  17373. BIT_MASK_BT_TRX_INIT_DETECT_8822C)
  17374. #define BIT_SET_BT_TRX_INIT_DETECT_8822C(x, v) \
  17375. (BIT_CLEAR_BT_TRX_INIT_DETECT_8822C(x) | \
  17376. BIT_BT_TRX_INIT_DETECT_8822C(v))
  17377. #define BIT_SHIFT_BT_PRI_DETECT_TO_8822C 4
  17378. #define BIT_MASK_BT_PRI_DETECT_TO_8822C 0xf
  17379. #define BIT_BT_PRI_DETECT_TO_8822C(x) \
  17380. (((x) & BIT_MASK_BT_PRI_DETECT_TO_8822C) \
  17381. << BIT_SHIFT_BT_PRI_DETECT_TO_8822C)
  17382. #define BITS_BT_PRI_DETECT_TO_8822C \
  17383. (BIT_MASK_BT_PRI_DETECT_TO_8822C << BIT_SHIFT_BT_PRI_DETECT_TO_8822C)
  17384. #define BIT_CLEAR_BT_PRI_DETECT_TO_8822C(x) \
  17385. ((x) & (~BITS_BT_PRI_DETECT_TO_8822C))
  17386. #define BIT_GET_BT_PRI_DETECT_TO_8822C(x) \
  17387. (((x) >> BIT_SHIFT_BT_PRI_DETECT_TO_8822C) & \
  17388. BIT_MASK_BT_PRI_DETECT_TO_8822C)
  17389. #define BIT_SET_BT_PRI_DETECT_TO_8822C(x, v) \
  17390. (BIT_CLEAR_BT_PRI_DETECT_TO_8822C(x) | BIT_BT_PRI_DETECT_TO_8822C(v))
  17391. #define BIT_R_GRANTALL_WLMASK_8822C BIT(3)
  17392. #define BIT_STATIS_BT_EN_8822C BIT(2)
  17393. #define BIT_WL_ACT_MASK_ENABLE_8822C BIT(1)
  17394. #define BIT_ENHANCED_BT_8822C BIT(0)
  17395. /* 2 REG_BT_ACT_STATISTICS_8822C */
  17396. #define BIT_SHIFT_STATIS_BT_HI_RX_8822C 16
  17397. #define BIT_MASK_STATIS_BT_HI_RX_8822C 0xffff
  17398. #define BIT_STATIS_BT_HI_RX_8822C(x) \
  17399. (((x) & BIT_MASK_STATIS_BT_HI_RX_8822C) \
  17400. << BIT_SHIFT_STATIS_BT_HI_RX_8822C)
  17401. #define BITS_STATIS_BT_HI_RX_8822C \
  17402. (BIT_MASK_STATIS_BT_HI_RX_8822C << BIT_SHIFT_STATIS_BT_HI_RX_8822C)
  17403. #define BIT_CLEAR_STATIS_BT_HI_RX_8822C(x) ((x) & (~BITS_STATIS_BT_HI_RX_8822C))
  17404. #define BIT_GET_STATIS_BT_HI_RX_8822C(x) \
  17405. (((x) >> BIT_SHIFT_STATIS_BT_HI_RX_8822C) & \
  17406. BIT_MASK_STATIS_BT_HI_RX_8822C)
  17407. #define BIT_SET_STATIS_BT_HI_RX_8822C(x, v) \
  17408. (BIT_CLEAR_STATIS_BT_HI_RX_8822C(x) | BIT_STATIS_BT_HI_RX_8822C(v))
  17409. #define BIT_SHIFT_STATIS_BT_HI_TX_8822C 0
  17410. #define BIT_MASK_STATIS_BT_HI_TX_8822C 0xffff
  17411. #define BIT_STATIS_BT_HI_TX_8822C(x) \
  17412. (((x) & BIT_MASK_STATIS_BT_HI_TX_8822C) \
  17413. << BIT_SHIFT_STATIS_BT_HI_TX_8822C)
  17414. #define BITS_STATIS_BT_HI_TX_8822C \
  17415. (BIT_MASK_STATIS_BT_HI_TX_8822C << BIT_SHIFT_STATIS_BT_HI_TX_8822C)
  17416. #define BIT_CLEAR_STATIS_BT_HI_TX_8822C(x) ((x) & (~BITS_STATIS_BT_HI_TX_8822C))
  17417. #define BIT_GET_STATIS_BT_HI_TX_8822C(x) \
  17418. (((x) >> BIT_SHIFT_STATIS_BT_HI_TX_8822C) & \
  17419. BIT_MASK_STATIS_BT_HI_TX_8822C)
  17420. #define BIT_SET_STATIS_BT_HI_TX_8822C(x, v) \
  17421. (BIT_CLEAR_STATIS_BT_HI_TX_8822C(x) | BIT_STATIS_BT_HI_TX_8822C(v))
  17422. /* 2 REG_BT_ACT_STATISTICS_1_8822C */
  17423. #define BIT_SHIFT_STATIS_BT_LO_RX_1_8822C 16
  17424. #define BIT_MASK_STATIS_BT_LO_RX_1_8822C 0xffff
  17425. #define BIT_STATIS_BT_LO_RX_1_8822C(x) \
  17426. (((x) & BIT_MASK_STATIS_BT_LO_RX_1_8822C) \
  17427. << BIT_SHIFT_STATIS_BT_LO_RX_1_8822C)
  17428. #define BITS_STATIS_BT_LO_RX_1_8822C \
  17429. (BIT_MASK_STATIS_BT_LO_RX_1_8822C << BIT_SHIFT_STATIS_BT_LO_RX_1_8822C)
  17430. #define BIT_CLEAR_STATIS_BT_LO_RX_1_8822C(x) \
  17431. ((x) & (~BITS_STATIS_BT_LO_RX_1_8822C))
  17432. #define BIT_GET_STATIS_BT_LO_RX_1_8822C(x) \
  17433. (((x) >> BIT_SHIFT_STATIS_BT_LO_RX_1_8822C) & \
  17434. BIT_MASK_STATIS_BT_LO_RX_1_8822C)
  17435. #define BIT_SET_STATIS_BT_LO_RX_1_8822C(x, v) \
  17436. (BIT_CLEAR_STATIS_BT_LO_RX_1_8822C(x) | BIT_STATIS_BT_LO_RX_1_8822C(v))
  17437. #define BIT_SHIFT_STATIS_BT_LO_TX_1_8822C 0
  17438. #define BIT_MASK_STATIS_BT_LO_TX_1_8822C 0xffff
  17439. #define BIT_STATIS_BT_LO_TX_1_8822C(x) \
  17440. (((x) & BIT_MASK_STATIS_BT_LO_TX_1_8822C) \
  17441. << BIT_SHIFT_STATIS_BT_LO_TX_1_8822C)
  17442. #define BITS_STATIS_BT_LO_TX_1_8822C \
  17443. (BIT_MASK_STATIS_BT_LO_TX_1_8822C << BIT_SHIFT_STATIS_BT_LO_TX_1_8822C)
  17444. #define BIT_CLEAR_STATIS_BT_LO_TX_1_8822C(x) \
  17445. ((x) & (~BITS_STATIS_BT_LO_TX_1_8822C))
  17446. #define BIT_GET_STATIS_BT_LO_TX_1_8822C(x) \
  17447. (((x) >> BIT_SHIFT_STATIS_BT_LO_TX_1_8822C) & \
  17448. BIT_MASK_STATIS_BT_LO_TX_1_8822C)
  17449. #define BIT_SET_STATIS_BT_LO_TX_1_8822C(x, v) \
  17450. (BIT_CLEAR_STATIS_BT_LO_TX_1_8822C(x) | BIT_STATIS_BT_LO_TX_1_8822C(v))
  17451. /* 2 REG_BT_STATISTICS_CONTROL_REGISTER_8822C */
  17452. #define BIT_SHIFT_R_BT_CMD_RPT_8822C 16
  17453. #define BIT_MASK_R_BT_CMD_RPT_8822C 0xffff
  17454. #define BIT_R_BT_CMD_RPT_8822C(x) \
  17455. (((x) & BIT_MASK_R_BT_CMD_RPT_8822C) << BIT_SHIFT_R_BT_CMD_RPT_8822C)
  17456. #define BITS_R_BT_CMD_RPT_8822C \
  17457. (BIT_MASK_R_BT_CMD_RPT_8822C << BIT_SHIFT_R_BT_CMD_RPT_8822C)
  17458. #define BIT_CLEAR_R_BT_CMD_RPT_8822C(x) ((x) & (~BITS_R_BT_CMD_RPT_8822C))
  17459. #define BIT_GET_R_BT_CMD_RPT_8822C(x) \
  17460. (((x) >> BIT_SHIFT_R_BT_CMD_RPT_8822C) & BIT_MASK_R_BT_CMD_RPT_8822C)
  17461. #define BIT_SET_R_BT_CMD_RPT_8822C(x, v) \
  17462. (BIT_CLEAR_R_BT_CMD_RPT_8822C(x) | BIT_R_BT_CMD_RPT_8822C(v))
  17463. #define BIT_SHIFT_R_RPT_FROM_BT_8822C 8
  17464. #define BIT_MASK_R_RPT_FROM_BT_8822C 0xff
  17465. #define BIT_R_RPT_FROM_BT_8822C(x) \
  17466. (((x) & BIT_MASK_R_RPT_FROM_BT_8822C) << BIT_SHIFT_R_RPT_FROM_BT_8822C)
  17467. #define BITS_R_RPT_FROM_BT_8822C \
  17468. (BIT_MASK_R_RPT_FROM_BT_8822C << BIT_SHIFT_R_RPT_FROM_BT_8822C)
  17469. #define BIT_CLEAR_R_RPT_FROM_BT_8822C(x) ((x) & (~BITS_R_RPT_FROM_BT_8822C))
  17470. #define BIT_GET_R_RPT_FROM_BT_8822C(x) \
  17471. (((x) >> BIT_SHIFT_R_RPT_FROM_BT_8822C) & BIT_MASK_R_RPT_FROM_BT_8822C)
  17472. #define BIT_SET_R_RPT_FROM_BT_8822C(x, v) \
  17473. (BIT_CLEAR_R_RPT_FROM_BT_8822C(x) | BIT_R_RPT_FROM_BT_8822C(v))
  17474. #define BIT_SHIFT_BT_HID_ISR_SET_8822C 6
  17475. #define BIT_MASK_BT_HID_ISR_SET_8822C 0x3
  17476. #define BIT_BT_HID_ISR_SET_8822C(x) \
  17477. (((x) & BIT_MASK_BT_HID_ISR_SET_8822C) \
  17478. << BIT_SHIFT_BT_HID_ISR_SET_8822C)
  17479. #define BITS_BT_HID_ISR_SET_8822C \
  17480. (BIT_MASK_BT_HID_ISR_SET_8822C << BIT_SHIFT_BT_HID_ISR_SET_8822C)
  17481. #define BIT_CLEAR_BT_HID_ISR_SET_8822C(x) ((x) & (~BITS_BT_HID_ISR_SET_8822C))
  17482. #define BIT_GET_BT_HID_ISR_SET_8822C(x) \
  17483. (((x) >> BIT_SHIFT_BT_HID_ISR_SET_8822C) & \
  17484. BIT_MASK_BT_HID_ISR_SET_8822C)
  17485. #define BIT_SET_BT_HID_ISR_SET_8822C(x, v) \
  17486. (BIT_CLEAR_BT_HID_ISR_SET_8822C(x) | BIT_BT_HID_ISR_SET_8822C(v))
  17487. #define BIT_TDMA_BT_START_NOTIFY_8822C BIT(5)
  17488. #define BIT_ENABLE_TDMA_FW_MODE_8822C BIT(4)
  17489. #define BIT_ENABLE_PTA_TDMA_MODE_8822C BIT(3)
  17490. #define BIT_ENABLE_COEXIST_TAB_IN_TDMA_8822C BIT(2)
  17491. #define BIT_GPIO2_GPIO3_EXANGE_OR_NO_BT_CCA_8822C BIT(1)
  17492. #define BIT_RTK_BT_ENABLE_8822C BIT(0)
  17493. /* 2 REG_BT_STATUS_REPORT_REGISTER_8822C */
  17494. #define BIT_SHIFT_BT_PROFILE_8822C 24
  17495. #define BIT_MASK_BT_PROFILE_8822C 0xff
  17496. #define BIT_BT_PROFILE_8822C(x) \
  17497. (((x) & BIT_MASK_BT_PROFILE_8822C) << BIT_SHIFT_BT_PROFILE_8822C)
  17498. #define BITS_BT_PROFILE_8822C \
  17499. (BIT_MASK_BT_PROFILE_8822C << BIT_SHIFT_BT_PROFILE_8822C)
  17500. #define BIT_CLEAR_BT_PROFILE_8822C(x) ((x) & (~BITS_BT_PROFILE_8822C))
  17501. #define BIT_GET_BT_PROFILE_8822C(x) \
  17502. (((x) >> BIT_SHIFT_BT_PROFILE_8822C) & BIT_MASK_BT_PROFILE_8822C)
  17503. #define BIT_SET_BT_PROFILE_8822C(x, v) \
  17504. (BIT_CLEAR_BT_PROFILE_8822C(x) | BIT_BT_PROFILE_8822C(v))
  17505. #define BIT_SHIFT_BT_POWER_8822C 16
  17506. #define BIT_MASK_BT_POWER_8822C 0xff
  17507. #define BIT_BT_POWER_8822C(x) \
  17508. (((x) & BIT_MASK_BT_POWER_8822C) << BIT_SHIFT_BT_POWER_8822C)
  17509. #define BITS_BT_POWER_8822C \
  17510. (BIT_MASK_BT_POWER_8822C << BIT_SHIFT_BT_POWER_8822C)
  17511. #define BIT_CLEAR_BT_POWER_8822C(x) ((x) & (~BITS_BT_POWER_8822C))
  17512. #define BIT_GET_BT_POWER_8822C(x) \
  17513. (((x) >> BIT_SHIFT_BT_POWER_8822C) & BIT_MASK_BT_POWER_8822C)
  17514. #define BIT_SET_BT_POWER_8822C(x, v) \
  17515. (BIT_CLEAR_BT_POWER_8822C(x) | BIT_BT_POWER_8822C(v))
  17516. #define BIT_SHIFT_BT_PREDECT_STATUS_8822C 8
  17517. #define BIT_MASK_BT_PREDECT_STATUS_8822C 0xff
  17518. #define BIT_BT_PREDECT_STATUS_8822C(x) \
  17519. (((x) & BIT_MASK_BT_PREDECT_STATUS_8822C) \
  17520. << BIT_SHIFT_BT_PREDECT_STATUS_8822C)
  17521. #define BITS_BT_PREDECT_STATUS_8822C \
  17522. (BIT_MASK_BT_PREDECT_STATUS_8822C << BIT_SHIFT_BT_PREDECT_STATUS_8822C)
  17523. #define BIT_CLEAR_BT_PREDECT_STATUS_8822C(x) \
  17524. ((x) & (~BITS_BT_PREDECT_STATUS_8822C))
  17525. #define BIT_GET_BT_PREDECT_STATUS_8822C(x) \
  17526. (((x) >> BIT_SHIFT_BT_PREDECT_STATUS_8822C) & \
  17527. BIT_MASK_BT_PREDECT_STATUS_8822C)
  17528. #define BIT_SET_BT_PREDECT_STATUS_8822C(x, v) \
  17529. (BIT_CLEAR_BT_PREDECT_STATUS_8822C(x) | BIT_BT_PREDECT_STATUS_8822C(v))
  17530. #define BIT_SHIFT_BT_CMD_INFO_8822C 0
  17531. #define BIT_MASK_BT_CMD_INFO_8822C 0xff
  17532. #define BIT_BT_CMD_INFO_8822C(x) \
  17533. (((x) & BIT_MASK_BT_CMD_INFO_8822C) << BIT_SHIFT_BT_CMD_INFO_8822C)
  17534. #define BITS_BT_CMD_INFO_8822C \
  17535. (BIT_MASK_BT_CMD_INFO_8822C << BIT_SHIFT_BT_CMD_INFO_8822C)
  17536. #define BIT_CLEAR_BT_CMD_INFO_8822C(x) ((x) & (~BITS_BT_CMD_INFO_8822C))
  17537. #define BIT_GET_BT_CMD_INFO_8822C(x) \
  17538. (((x) >> BIT_SHIFT_BT_CMD_INFO_8822C) & BIT_MASK_BT_CMD_INFO_8822C)
  17539. #define BIT_SET_BT_CMD_INFO_8822C(x, v) \
  17540. (BIT_CLEAR_BT_CMD_INFO_8822C(x) | BIT_BT_CMD_INFO_8822C(v))
  17541. /* 2 REG_BT_INTERRUPT_CONTROL_REGISTER_8822C */
  17542. #define BIT_EN_MAC_NULL_PKT_NOTIFY_8822C BIT(31)
  17543. #define BIT_EN_WLAN_RPT_AND_BT_QUERY_8822C BIT(30)
  17544. #define BIT_EN_BT_STSTUS_RPT_8822C BIT(29)
  17545. #define BIT_EN_BT_POWER_8822C BIT(28)
  17546. #define BIT_EN_BT_CHANNEL_8822C BIT(27)
  17547. #define BIT_EN_BT_SLOT_CHANGE_8822C BIT(26)
  17548. #define BIT_EN_BT_PROFILE_OR_HID_8822C BIT(25)
  17549. #define BIT_WLAN_RPT_NOTIFY_8822C BIT(24)
  17550. #define BIT_SHIFT_WLAN_RPT_DATA_8822C 16
  17551. #define BIT_MASK_WLAN_RPT_DATA_8822C 0xff
  17552. #define BIT_WLAN_RPT_DATA_8822C(x) \
  17553. (((x) & BIT_MASK_WLAN_RPT_DATA_8822C) << BIT_SHIFT_WLAN_RPT_DATA_8822C)
  17554. #define BITS_WLAN_RPT_DATA_8822C \
  17555. (BIT_MASK_WLAN_RPT_DATA_8822C << BIT_SHIFT_WLAN_RPT_DATA_8822C)
  17556. #define BIT_CLEAR_WLAN_RPT_DATA_8822C(x) ((x) & (~BITS_WLAN_RPT_DATA_8822C))
  17557. #define BIT_GET_WLAN_RPT_DATA_8822C(x) \
  17558. (((x) >> BIT_SHIFT_WLAN_RPT_DATA_8822C) & BIT_MASK_WLAN_RPT_DATA_8822C)
  17559. #define BIT_SET_WLAN_RPT_DATA_8822C(x, v) \
  17560. (BIT_CLEAR_WLAN_RPT_DATA_8822C(x) | BIT_WLAN_RPT_DATA_8822C(v))
  17561. #define BIT_SHIFT_CMD_ID_8822C 8
  17562. #define BIT_MASK_CMD_ID_8822C 0xff
  17563. #define BIT_CMD_ID_8822C(x) \
  17564. (((x) & BIT_MASK_CMD_ID_8822C) << BIT_SHIFT_CMD_ID_8822C)
  17565. #define BITS_CMD_ID_8822C (BIT_MASK_CMD_ID_8822C << BIT_SHIFT_CMD_ID_8822C)
  17566. #define BIT_CLEAR_CMD_ID_8822C(x) ((x) & (~BITS_CMD_ID_8822C))
  17567. #define BIT_GET_CMD_ID_8822C(x) \
  17568. (((x) >> BIT_SHIFT_CMD_ID_8822C) & BIT_MASK_CMD_ID_8822C)
  17569. #define BIT_SET_CMD_ID_8822C(x, v) \
  17570. (BIT_CLEAR_CMD_ID_8822C(x) | BIT_CMD_ID_8822C(v))
  17571. #define BIT_SHIFT_BT_DATA_8822C 0
  17572. #define BIT_MASK_BT_DATA_8822C 0xff
  17573. #define BIT_BT_DATA_8822C(x) \
  17574. (((x) & BIT_MASK_BT_DATA_8822C) << BIT_SHIFT_BT_DATA_8822C)
  17575. #define BITS_BT_DATA_8822C (BIT_MASK_BT_DATA_8822C << BIT_SHIFT_BT_DATA_8822C)
  17576. #define BIT_CLEAR_BT_DATA_8822C(x) ((x) & (~BITS_BT_DATA_8822C))
  17577. #define BIT_GET_BT_DATA_8822C(x) \
  17578. (((x) >> BIT_SHIFT_BT_DATA_8822C) & BIT_MASK_BT_DATA_8822C)
  17579. #define BIT_SET_BT_DATA_8822C(x, v) \
  17580. (BIT_CLEAR_BT_DATA_8822C(x) | BIT_BT_DATA_8822C(v))
  17581. /* 2 REG_WLAN_REPORT_TIME_OUT_CONTROL_REGISTER_8822C */
  17582. #define BIT_SHIFT_WLAN_RPT_TO_8822C 0
  17583. #define BIT_MASK_WLAN_RPT_TO_8822C 0xff
  17584. #define BIT_WLAN_RPT_TO_8822C(x) \
  17585. (((x) & BIT_MASK_WLAN_RPT_TO_8822C) << BIT_SHIFT_WLAN_RPT_TO_8822C)
  17586. #define BITS_WLAN_RPT_TO_8822C \
  17587. (BIT_MASK_WLAN_RPT_TO_8822C << BIT_SHIFT_WLAN_RPT_TO_8822C)
  17588. #define BIT_CLEAR_WLAN_RPT_TO_8822C(x) ((x) & (~BITS_WLAN_RPT_TO_8822C))
  17589. #define BIT_GET_WLAN_RPT_TO_8822C(x) \
  17590. (((x) >> BIT_SHIFT_WLAN_RPT_TO_8822C) & BIT_MASK_WLAN_RPT_TO_8822C)
  17591. #define BIT_SET_WLAN_RPT_TO_8822C(x, v) \
  17592. (BIT_CLEAR_WLAN_RPT_TO_8822C(x) | BIT_WLAN_RPT_TO_8822C(v))
  17593. /* 2 REG_BT_ISOLATION_TABLE_REGISTER_REGISTER_8822C */
  17594. #define BIT_SHIFT_ISOLATION_CHK_0_8822C 1
  17595. #define BIT_MASK_ISOLATION_CHK_0_8822C 0x7fffff
  17596. #define BIT_ISOLATION_CHK_0_8822C(x) \
  17597. (((x) & BIT_MASK_ISOLATION_CHK_0_8822C) \
  17598. << BIT_SHIFT_ISOLATION_CHK_0_8822C)
  17599. #define BITS_ISOLATION_CHK_0_8822C \
  17600. (BIT_MASK_ISOLATION_CHK_0_8822C << BIT_SHIFT_ISOLATION_CHK_0_8822C)
  17601. #define BIT_CLEAR_ISOLATION_CHK_0_8822C(x) ((x) & (~BITS_ISOLATION_CHK_0_8822C))
  17602. #define BIT_GET_ISOLATION_CHK_0_8822C(x) \
  17603. (((x) >> BIT_SHIFT_ISOLATION_CHK_0_8822C) & \
  17604. BIT_MASK_ISOLATION_CHK_0_8822C)
  17605. #define BIT_SET_ISOLATION_CHK_0_8822C(x, v) \
  17606. (BIT_CLEAR_ISOLATION_CHK_0_8822C(x) | BIT_ISOLATION_CHK_0_8822C(v))
  17607. #define BIT_ISOLATION_EN_8822C BIT(0)
  17608. /* 2 REG_BT_ISOLATION_TABLE_REGISTER_REGISTER_1_8822C */
  17609. #define BIT_SHIFT_ISOLATION_CHK_1_8822C 0
  17610. #define BIT_MASK_ISOLATION_CHK_1_8822C 0xffffffffL
  17611. #define BIT_ISOLATION_CHK_1_8822C(x) \
  17612. (((x) & BIT_MASK_ISOLATION_CHK_1_8822C) \
  17613. << BIT_SHIFT_ISOLATION_CHK_1_8822C)
  17614. #define BITS_ISOLATION_CHK_1_8822C \
  17615. (BIT_MASK_ISOLATION_CHK_1_8822C << BIT_SHIFT_ISOLATION_CHK_1_8822C)
  17616. #define BIT_CLEAR_ISOLATION_CHK_1_8822C(x) ((x) & (~BITS_ISOLATION_CHK_1_8822C))
  17617. #define BIT_GET_ISOLATION_CHK_1_8822C(x) \
  17618. (((x) >> BIT_SHIFT_ISOLATION_CHK_1_8822C) & \
  17619. BIT_MASK_ISOLATION_CHK_1_8822C)
  17620. #define BIT_SET_ISOLATION_CHK_1_8822C(x, v) \
  17621. (BIT_CLEAR_ISOLATION_CHK_1_8822C(x) | BIT_ISOLATION_CHK_1_8822C(v))
  17622. /* 2 REG_BT_ISOLATION_TABLE_REGISTER_REGISTER_2_8822C */
  17623. #define BIT_SHIFT_ISOLATION_CHK_2_8822C 0
  17624. #define BIT_MASK_ISOLATION_CHK_2_8822C 0xffffff
  17625. #define BIT_ISOLATION_CHK_2_8822C(x) \
  17626. (((x) & BIT_MASK_ISOLATION_CHK_2_8822C) \
  17627. << BIT_SHIFT_ISOLATION_CHK_2_8822C)
  17628. #define BITS_ISOLATION_CHK_2_8822C \
  17629. (BIT_MASK_ISOLATION_CHK_2_8822C << BIT_SHIFT_ISOLATION_CHK_2_8822C)
  17630. #define BIT_CLEAR_ISOLATION_CHK_2_8822C(x) ((x) & (~BITS_ISOLATION_CHK_2_8822C))
  17631. #define BIT_GET_ISOLATION_CHK_2_8822C(x) \
  17632. (((x) >> BIT_SHIFT_ISOLATION_CHK_2_8822C) & \
  17633. BIT_MASK_ISOLATION_CHK_2_8822C)
  17634. #define BIT_SET_ISOLATION_CHK_2_8822C(x, v) \
  17635. (BIT_CLEAR_ISOLATION_CHK_2_8822C(x) | BIT_ISOLATION_CHK_2_8822C(v))
  17636. /* 2 REG_BT_INTERRUPT_STATUS_REGISTER_8822C */
  17637. #define BIT_BT_HID_ISR_8822C BIT(7)
  17638. #define BIT_BT_QUERY_ISR_8822C BIT(6)
  17639. #define BIT_MAC_NULL_PKT_NOTIFY_ISR_8822C BIT(5)
  17640. #define BIT_WLAN_RPT_ISR_8822C BIT(4)
  17641. #define BIT_BT_POWER_ISR_8822C BIT(3)
  17642. #define BIT_BT_CHANNEL_ISR_8822C BIT(2)
  17643. #define BIT_BT_SLOT_CHANGE_ISR_8822C BIT(1)
  17644. #define BIT_BT_PROFILE_ISR_8822C BIT(0)
  17645. /* 2 REG_BT_TDMA_TIME_REGISTER_8822C */
  17646. #define BIT_SHIFT_BT_TIME_8822C 6
  17647. #define BIT_MASK_BT_TIME_8822C 0x3ffffff
  17648. #define BIT_BT_TIME_8822C(x) \
  17649. (((x) & BIT_MASK_BT_TIME_8822C) << BIT_SHIFT_BT_TIME_8822C)
  17650. #define BITS_BT_TIME_8822C (BIT_MASK_BT_TIME_8822C << BIT_SHIFT_BT_TIME_8822C)
  17651. #define BIT_CLEAR_BT_TIME_8822C(x) ((x) & (~BITS_BT_TIME_8822C))
  17652. #define BIT_GET_BT_TIME_8822C(x) \
  17653. (((x) >> BIT_SHIFT_BT_TIME_8822C) & BIT_MASK_BT_TIME_8822C)
  17654. #define BIT_SET_BT_TIME_8822C(x, v) \
  17655. (BIT_CLEAR_BT_TIME_8822C(x) | BIT_BT_TIME_8822C(v))
  17656. #define BIT_SHIFT_BT_RPT_SAMPLE_RATE_8822C 0
  17657. #define BIT_MASK_BT_RPT_SAMPLE_RATE_8822C 0x3f
  17658. #define BIT_BT_RPT_SAMPLE_RATE_8822C(x) \
  17659. (((x) & BIT_MASK_BT_RPT_SAMPLE_RATE_8822C) \
  17660. << BIT_SHIFT_BT_RPT_SAMPLE_RATE_8822C)
  17661. #define BITS_BT_RPT_SAMPLE_RATE_8822C \
  17662. (BIT_MASK_BT_RPT_SAMPLE_RATE_8822C \
  17663. << BIT_SHIFT_BT_RPT_SAMPLE_RATE_8822C)
  17664. #define BIT_CLEAR_BT_RPT_SAMPLE_RATE_8822C(x) \
  17665. ((x) & (~BITS_BT_RPT_SAMPLE_RATE_8822C))
  17666. #define BIT_GET_BT_RPT_SAMPLE_RATE_8822C(x) \
  17667. (((x) >> BIT_SHIFT_BT_RPT_SAMPLE_RATE_8822C) & \
  17668. BIT_MASK_BT_RPT_SAMPLE_RATE_8822C)
  17669. #define BIT_SET_BT_RPT_SAMPLE_RATE_8822C(x, v) \
  17670. (BIT_CLEAR_BT_RPT_SAMPLE_RATE_8822C(x) | \
  17671. BIT_BT_RPT_SAMPLE_RATE_8822C(v))
  17672. /* 2 REG_BT_ACT_REGISTER_8822C */
  17673. #define BIT_SHIFT_BT_EISR_EN_8822C 16
  17674. #define BIT_MASK_BT_EISR_EN_8822C 0xff
  17675. #define BIT_BT_EISR_EN_8822C(x) \
  17676. (((x) & BIT_MASK_BT_EISR_EN_8822C) << BIT_SHIFT_BT_EISR_EN_8822C)
  17677. #define BITS_BT_EISR_EN_8822C \
  17678. (BIT_MASK_BT_EISR_EN_8822C << BIT_SHIFT_BT_EISR_EN_8822C)
  17679. #define BIT_CLEAR_BT_EISR_EN_8822C(x) ((x) & (~BITS_BT_EISR_EN_8822C))
  17680. #define BIT_GET_BT_EISR_EN_8822C(x) \
  17681. (((x) >> BIT_SHIFT_BT_EISR_EN_8822C) & BIT_MASK_BT_EISR_EN_8822C)
  17682. #define BIT_SET_BT_EISR_EN_8822C(x, v) \
  17683. (BIT_CLEAR_BT_EISR_EN_8822C(x) | BIT_BT_EISR_EN_8822C(v))
  17684. #define BIT_BT_ACT_FALLING_ISR_8822C BIT(10)
  17685. #define BIT_BT_ACT_RISING_ISR_8822C BIT(9)
  17686. #define BIT_TDMA_TO_ISR_8822C BIT(8)
  17687. #define BIT_SHIFT_BT_CH_V1_8822C 0
  17688. #define BIT_MASK_BT_CH_V1_8822C 0x7f
  17689. #define BIT_BT_CH_V1_8822C(x) \
  17690. (((x) & BIT_MASK_BT_CH_V1_8822C) << BIT_SHIFT_BT_CH_V1_8822C)
  17691. #define BITS_BT_CH_V1_8822C \
  17692. (BIT_MASK_BT_CH_V1_8822C << BIT_SHIFT_BT_CH_V1_8822C)
  17693. #define BIT_CLEAR_BT_CH_V1_8822C(x) ((x) & (~BITS_BT_CH_V1_8822C))
  17694. #define BIT_GET_BT_CH_V1_8822C(x) \
  17695. (((x) >> BIT_SHIFT_BT_CH_V1_8822C) & BIT_MASK_BT_CH_V1_8822C)
  17696. #define BIT_SET_BT_CH_V1_8822C(x, v) \
  17697. (BIT_CLEAR_BT_CH_V1_8822C(x) | BIT_BT_CH_V1_8822C(v))
  17698. /* 2 REG_OBFF_CTRL_BASIC_8822C */
  17699. #define BIT_OBFF_EN_V1_8822C BIT(31)
  17700. #define BIT_SHIFT_OBFF_STATE_V1_8822C 28
  17701. #define BIT_MASK_OBFF_STATE_V1_8822C 0x3
  17702. #define BIT_OBFF_STATE_V1_8822C(x) \
  17703. (((x) & BIT_MASK_OBFF_STATE_V1_8822C) << BIT_SHIFT_OBFF_STATE_V1_8822C)
  17704. #define BITS_OBFF_STATE_V1_8822C \
  17705. (BIT_MASK_OBFF_STATE_V1_8822C << BIT_SHIFT_OBFF_STATE_V1_8822C)
  17706. #define BIT_CLEAR_OBFF_STATE_V1_8822C(x) ((x) & (~BITS_OBFF_STATE_V1_8822C))
  17707. #define BIT_GET_OBFF_STATE_V1_8822C(x) \
  17708. (((x) >> BIT_SHIFT_OBFF_STATE_V1_8822C) & BIT_MASK_OBFF_STATE_V1_8822C)
  17709. #define BIT_SET_OBFF_STATE_V1_8822C(x, v) \
  17710. (BIT_CLEAR_OBFF_STATE_V1_8822C(x) | BIT_OBFF_STATE_V1_8822C(v))
  17711. #define BIT_OBFF_ACT_RXDMA_EN_8822C BIT(27)
  17712. #define BIT_OBFF_BLOCK_INT_EN_8822C BIT(26)
  17713. #define BIT_OBFF_AUTOACT_EN_8822C BIT(25)
  17714. #define BIT_OBFF_AUTOIDLE_EN_8822C BIT(24)
  17715. #define BIT_SHIFT_WAKE_MAX_PLS_8822C 20
  17716. #define BIT_MASK_WAKE_MAX_PLS_8822C 0x7
  17717. #define BIT_WAKE_MAX_PLS_8822C(x) \
  17718. (((x) & BIT_MASK_WAKE_MAX_PLS_8822C) << BIT_SHIFT_WAKE_MAX_PLS_8822C)
  17719. #define BITS_WAKE_MAX_PLS_8822C \
  17720. (BIT_MASK_WAKE_MAX_PLS_8822C << BIT_SHIFT_WAKE_MAX_PLS_8822C)
  17721. #define BIT_CLEAR_WAKE_MAX_PLS_8822C(x) ((x) & (~BITS_WAKE_MAX_PLS_8822C))
  17722. #define BIT_GET_WAKE_MAX_PLS_8822C(x) \
  17723. (((x) >> BIT_SHIFT_WAKE_MAX_PLS_8822C) & BIT_MASK_WAKE_MAX_PLS_8822C)
  17724. #define BIT_SET_WAKE_MAX_PLS_8822C(x, v) \
  17725. (BIT_CLEAR_WAKE_MAX_PLS_8822C(x) | BIT_WAKE_MAX_PLS_8822C(v))
  17726. #define BIT_SHIFT_WAKE_MIN_PLS_8822C 16
  17727. #define BIT_MASK_WAKE_MIN_PLS_8822C 0x7
  17728. #define BIT_WAKE_MIN_PLS_8822C(x) \
  17729. (((x) & BIT_MASK_WAKE_MIN_PLS_8822C) << BIT_SHIFT_WAKE_MIN_PLS_8822C)
  17730. #define BITS_WAKE_MIN_PLS_8822C \
  17731. (BIT_MASK_WAKE_MIN_PLS_8822C << BIT_SHIFT_WAKE_MIN_PLS_8822C)
  17732. #define BIT_CLEAR_WAKE_MIN_PLS_8822C(x) ((x) & (~BITS_WAKE_MIN_PLS_8822C))
  17733. #define BIT_GET_WAKE_MIN_PLS_8822C(x) \
  17734. (((x) >> BIT_SHIFT_WAKE_MIN_PLS_8822C) & BIT_MASK_WAKE_MIN_PLS_8822C)
  17735. #define BIT_SET_WAKE_MIN_PLS_8822C(x, v) \
  17736. (BIT_CLEAR_WAKE_MIN_PLS_8822C(x) | BIT_WAKE_MIN_PLS_8822C(v))
  17737. #define BIT_SHIFT_WAKE_MAX_F2F_8822C 12
  17738. #define BIT_MASK_WAKE_MAX_F2F_8822C 0x7
  17739. #define BIT_WAKE_MAX_F2F_8822C(x) \
  17740. (((x) & BIT_MASK_WAKE_MAX_F2F_8822C) << BIT_SHIFT_WAKE_MAX_F2F_8822C)
  17741. #define BITS_WAKE_MAX_F2F_8822C \
  17742. (BIT_MASK_WAKE_MAX_F2F_8822C << BIT_SHIFT_WAKE_MAX_F2F_8822C)
  17743. #define BIT_CLEAR_WAKE_MAX_F2F_8822C(x) ((x) & (~BITS_WAKE_MAX_F2F_8822C))
  17744. #define BIT_GET_WAKE_MAX_F2F_8822C(x) \
  17745. (((x) >> BIT_SHIFT_WAKE_MAX_F2F_8822C) & BIT_MASK_WAKE_MAX_F2F_8822C)
  17746. #define BIT_SET_WAKE_MAX_F2F_8822C(x, v) \
  17747. (BIT_CLEAR_WAKE_MAX_F2F_8822C(x) | BIT_WAKE_MAX_F2F_8822C(v))
  17748. #define BIT_SHIFT_WAKE_MIN_F2F_8822C 8
  17749. #define BIT_MASK_WAKE_MIN_F2F_8822C 0x7
  17750. #define BIT_WAKE_MIN_F2F_8822C(x) \
  17751. (((x) & BIT_MASK_WAKE_MIN_F2F_8822C) << BIT_SHIFT_WAKE_MIN_F2F_8822C)
  17752. #define BITS_WAKE_MIN_F2F_8822C \
  17753. (BIT_MASK_WAKE_MIN_F2F_8822C << BIT_SHIFT_WAKE_MIN_F2F_8822C)
  17754. #define BIT_CLEAR_WAKE_MIN_F2F_8822C(x) ((x) & (~BITS_WAKE_MIN_F2F_8822C))
  17755. #define BIT_GET_WAKE_MIN_F2F_8822C(x) \
  17756. (((x) >> BIT_SHIFT_WAKE_MIN_F2F_8822C) & BIT_MASK_WAKE_MIN_F2F_8822C)
  17757. #define BIT_SET_WAKE_MIN_F2F_8822C(x, v) \
  17758. (BIT_CLEAR_WAKE_MIN_F2F_8822C(x) | BIT_WAKE_MIN_F2F_8822C(v))
  17759. #define BIT_APP_CPU_ACT_V1_8822C BIT(3)
  17760. #define BIT_APP_OBFF_V1_8822C BIT(2)
  17761. #define BIT_APP_IDLE_V1_8822C BIT(1)
  17762. #define BIT_APP_INIT_V1_8822C BIT(0)
  17763. /* 2 REG_OBFF_CTRL2_TIMER_8822C */
  17764. #define BIT_SHIFT_RX_HIGH_TIMER_IDX_8822C 24
  17765. #define BIT_MASK_RX_HIGH_TIMER_IDX_8822C 0x7
  17766. #define BIT_RX_HIGH_TIMER_IDX_8822C(x) \
  17767. (((x) & BIT_MASK_RX_HIGH_TIMER_IDX_8822C) \
  17768. << BIT_SHIFT_RX_HIGH_TIMER_IDX_8822C)
  17769. #define BITS_RX_HIGH_TIMER_IDX_8822C \
  17770. (BIT_MASK_RX_HIGH_TIMER_IDX_8822C << BIT_SHIFT_RX_HIGH_TIMER_IDX_8822C)
  17771. #define BIT_CLEAR_RX_HIGH_TIMER_IDX_8822C(x) \
  17772. ((x) & (~BITS_RX_HIGH_TIMER_IDX_8822C))
  17773. #define BIT_GET_RX_HIGH_TIMER_IDX_8822C(x) \
  17774. (((x) >> BIT_SHIFT_RX_HIGH_TIMER_IDX_8822C) & \
  17775. BIT_MASK_RX_HIGH_TIMER_IDX_8822C)
  17776. #define BIT_SET_RX_HIGH_TIMER_IDX_8822C(x, v) \
  17777. (BIT_CLEAR_RX_HIGH_TIMER_IDX_8822C(x) | BIT_RX_HIGH_TIMER_IDX_8822C(v))
  17778. #define BIT_SHIFT_RX_MED_TIMER_IDX_8822C 16
  17779. #define BIT_MASK_RX_MED_TIMER_IDX_8822C 0x7
  17780. #define BIT_RX_MED_TIMER_IDX_8822C(x) \
  17781. (((x) & BIT_MASK_RX_MED_TIMER_IDX_8822C) \
  17782. << BIT_SHIFT_RX_MED_TIMER_IDX_8822C)
  17783. #define BITS_RX_MED_TIMER_IDX_8822C \
  17784. (BIT_MASK_RX_MED_TIMER_IDX_8822C << BIT_SHIFT_RX_MED_TIMER_IDX_8822C)
  17785. #define BIT_CLEAR_RX_MED_TIMER_IDX_8822C(x) \
  17786. ((x) & (~BITS_RX_MED_TIMER_IDX_8822C))
  17787. #define BIT_GET_RX_MED_TIMER_IDX_8822C(x) \
  17788. (((x) >> BIT_SHIFT_RX_MED_TIMER_IDX_8822C) & \
  17789. BIT_MASK_RX_MED_TIMER_IDX_8822C)
  17790. #define BIT_SET_RX_MED_TIMER_IDX_8822C(x, v) \
  17791. (BIT_CLEAR_RX_MED_TIMER_IDX_8822C(x) | BIT_RX_MED_TIMER_IDX_8822C(v))
  17792. #define BIT_SHIFT_RX_LOW_TIMER_IDX_8822C 8
  17793. #define BIT_MASK_RX_LOW_TIMER_IDX_8822C 0x7
  17794. #define BIT_RX_LOW_TIMER_IDX_8822C(x) \
  17795. (((x) & BIT_MASK_RX_LOW_TIMER_IDX_8822C) \
  17796. << BIT_SHIFT_RX_LOW_TIMER_IDX_8822C)
  17797. #define BITS_RX_LOW_TIMER_IDX_8822C \
  17798. (BIT_MASK_RX_LOW_TIMER_IDX_8822C << BIT_SHIFT_RX_LOW_TIMER_IDX_8822C)
  17799. #define BIT_CLEAR_RX_LOW_TIMER_IDX_8822C(x) \
  17800. ((x) & (~BITS_RX_LOW_TIMER_IDX_8822C))
  17801. #define BIT_GET_RX_LOW_TIMER_IDX_8822C(x) \
  17802. (((x) >> BIT_SHIFT_RX_LOW_TIMER_IDX_8822C) & \
  17803. BIT_MASK_RX_LOW_TIMER_IDX_8822C)
  17804. #define BIT_SET_RX_LOW_TIMER_IDX_8822C(x, v) \
  17805. (BIT_CLEAR_RX_LOW_TIMER_IDX_8822C(x) | BIT_RX_LOW_TIMER_IDX_8822C(v))
  17806. #define BIT_SHIFT_OBFF_INT_TIMER_IDX_8822C 0
  17807. #define BIT_MASK_OBFF_INT_TIMER_IDX_8822C 0x7
  17808. #define BIT_OBFF_INT_TIMER_IDX_8822C(x) \
  17809. (((x) & BIT_MASK_OBFF_INT_TIMER_IDX_8822C) \
  17810. << BIT_SHIFT_OBFF_INT_TIMER_IDX_8822C)
  17811. #define BITS_OBFF_INT_TIMER_IDX_8822C \
  17812. (BIT_MASK_OBFF_INT_TIMER_IDX_8822C \
  17813. << BIT_SHIFT_OBFF_INT_TIMER_IDX_8822C)
  17814. #define BIT_CLEAR_OBFF_INT_TIMER_IDX_8822C(x) \
  17815. ((x) & (~BITS_OBFF_INT_TIMER_IDX_8822C))
  17816. #define BIT_GET_OBFF_INT_TIMER_IDX_8822C(x) \
  17817. (((x) >> BIT_SHIFT_OBFF_INT_TIMER_IDX_8822C) & \
  17818. BIT_MASK_OBFF_INT_TIMER_IDX_8822C)
  17819. #define BIT_SET_OBFF_INT_TIMER_IDX_8822C(x, v) \
  17820. (BIT_CLEAR_OBFF_INT_TIMER_IDX_8822C(x) | \
  17821. BIT_OBFF_INT_TIMER_IDX_8822C(v))
  17822. /* 2 REG_LTR_CTRL_BASIC_8822C */
  17823. #define BIT_LTR_EN_V1_8822C BIT(31)
  17824. #define BIT_LTR_HW_EN_V1_8822C BIT(30)
  17825. #define BIT_LRT_ACT_CTS_EN_8822C BIT(29)
  17826. #define BIT_LTR_ACT_RXPKT_EN_8822C BIT(28)
  17827. #define BIT_LTR_ACT_RXDMA_EN_8822C BIT(27)
  17828. #define BIT_LTR_IDLE_NO_SNOOP_8822C BIT(26)
  17829. #define BIT_SPDUP_MGTPKT_8822C BIT(25)
  17830. #define BIT_RX_AGG_EN_8822C BIT(24)
  17831. #define BIT_APP_LTR_ACT_8822C BIT(23)
  17832. #define BIT_APP_LTR_IDLE_8822C BIT(22)
  17833. #define BIT_SHIFT_HIGH_RATE_TRIG_SEL_8822C 20
  17834. #define BIT_MASK_HIGH_RATE_TRIG_SEL_8822C 0x3
  17835. #define BIT_HIGH_RATE_TRIG_SEL_8822C(x) \
  17836. (((x) & BIT_MASK_HIGH_RATE_TRIG_SEL_8822C) \
  17837. << BIT_SHIFT_HIGH_RATE_TRIG_SEL_8822C)
  17838. #define BITS_HIGH_RATE_TRIG_SEL_8822C \
  17839. (BIT_MASK_HIGH_RATE_TRIG_SEL_8822C \
  17840. << BIT_SHIFT_HIGH_RATE_TRIG_SEL_8822C)
  17841. #define BIT_CLEAR_HIGH_RATE_TRIG_SEL_8822C(x) \
  17842. ((x) & (~BITS_HIGH_RATE_TRIG_SEL_8822C))
  17843. #define BIT_GET_HIGH_RATE_TRIG_SEL_8822C(x) \
  17844. (((x) >> BIT_SHIFT_HIGH_RATE_TRIG_SEL_8822C) & \
  17845. BIT_MASK_HIGH_RATE_TRIG_SEL_8822C)
  17846. #define BIT_SET_HIGH_RATE_TRIG_SEL_8822C(x, v) \
  17847. (BIT_CLEAR_HIGH_RATE_TRIG_SEL_8822C(x) | \
  17848. BIT_HIGH_RATE_TRIG_SEL_8822C(v))
  17849. #define BIT_SHIFT_MED_RATE_TRIG_SEL_8822C 18
  17850. #define BIT_MASK_MED_RATE_TRIG_SEL_8822C 0x3
  17851. #define BIT_MED_RATE_TRIG_SEL_8822C(x) \
  17852. (((x) & BIT_MASK_MED_RATE_TRIG_SEL_8822C) \
  17853. << BIT_SHIFT_MED_RATE_TRIG_SEL_8822C)
  17854. #define BITS_MED_RATE_TRIG_SEL_8822C \
  17855. (BIT_MASK_MED_RATE_TRIG_SEL_8822C << BIT_SHIFT_MED_RATE_TRIG_SEL_8822C)
  17856. #define BIT_CLEAR_MED_RATE_TRIG_SEL_8822C(x) \
  17857. ((x) & (~BITS_MED_RATE_TRIG_SEL_8822C))
  17858. #define BIT_GET_MED_RATE_TRIG_SEL_8822C(x) \
  17859. (((x) >> BIT_SHIFT_MED_RATE_TRIG_SEL_8822C) & \
  17860. BIT_MASK_MED_RATE_TRIG_SEL_8822C)
  17861. #define BIT_SET_MED_RATE_TRIG_SEL_8822C(x, v) \
  17862. (BIT_CLEAR_MED_RATE_TRIG_SEL_8822C(x) | BIT_MED_RATE_TRIG_SEL_8822C(v))
  17863. #define BIT_SHIFT_LOW_RATE_TRIG_SEL_8822C 16
  17864. #define BIT_MASK_LOW_RATE_TRIG_SEL_8822C 0x3
  17865. #define BIT_LOW_RATE_TRIG_SEL_8822C(x) \
  17866. (((x) & BIT_MASK_LOW_RATE_TRIG_SEL_8822C) \
  17867. << BIT_SHIFT_LOW_RATE_TRIG_SEL_8822C)
  17868. #define BITS_LOW_RATE_TRIG_SEL_8822C \
  17869. (BIT_MASK_LOW_RATE_TRIG_SEL_8822C << BIT_SHIFT_LOW_RATE_TRIG_SEL_8822C)
  17870. #define BIT_CLEAR_LOW_RATE_TRIG_SEL_8822C(x) \
  17871. ((x) & (~BITS_LOW_RATE_TRIG_SEL_8822C))
  17872. #define BIT_GET_LOW_RATE_TRIG_SEL_8822C(x) \
  17873. (((x) >> BIT_SHIFT_LOW_RATE_TRIG_SEL_8822C) & \
  17874. BIT_MASK_LOW_RATE_TRIG_SEL_8822C)
  17875. #define BIT_SET_LOW_RATE_TRIG_SEL_8822C(x, v) \
  17876. (BIT_CLEAR_LOW_RATE_TRIG_SEL_8822C(x) | BIT_LOW_RATE_TRIG_SEL_8822C(v))
  17877. #define BIT_SHIFT_HIGH_RATE_BD_IDX_8822C 8
  17878. #define BIT_MASK_HIGH_RATE_BD_IDX_8822C 0x7f
  17879. #define BIT_HIGH_RATE_BD_IDX_8822C(x) \
  17880. (((x) & BIT_MASK_HIGH_RATE_BD_IDX_8822C) \
  17881. << BIT_SHIFT_HIGH_RATE_BD_IDX_8822C)
  17882. #define BITS_HIGH_RATE_BD_IDX_8822C \
  17883. (BIT_MASK_HIGH_RATE_BD_IDX_8822C << BIT_SHIFT_HIGH_RATE_BD_IDX_8822C)
  17884. #define BIT_CLEAR_HIGH_RATE_BD_IDX_8822C(x) \
  17885. ((x) & (~BITS_HIGH_RATE_BD_IDX_8822C))
  17886. #define BIT_GET_HIGH_RATE_BD_IDX_8822C(x) \
  17887. (((x) >> BIT_SHIFT_HIGH_RATE_BD_IDX_8822C) & \
  17888. BIT_MASK_HIGH_RATE_BD_IDX_8822C)
  17889. #define BIT_SET_HIGH_RATE_BD_IDX_8822C(x, v) \
  17890. (BIT_CLEAR_HIGH_RATE_BD_IDX_8822C(x) | BIT_HIGH_RATE_BD_IDX_8822C(v))
  17891. #define BIT_SHIFT_LOW_RATE_BD_IDX_8822C 0
  17892. #define BIT_MASK_LOW_RATE_BD_IDX_8822C 0x7f
  17893. #define BIT_LOW_RATE_BD_IDX_8822C(x) \
  17894. (((x) & BIT_MASK_LOW_RATE_BD_IDX_8822C) \
  17895. << BIT_SHIFT_LOW_RATE_BD_IDX_8822C)
  17896. #define BITS_LOW_RATE_BD_IDX_8822C \
  17897. (BIT_MASK_LOW_RATE_BD_IDX_8822C << BIT_SHIFT_LOW_RATE_BD_IDX_8822C)
  17898. #define BIT_CLEAR_LOW_RATE_BD_IDX_8822C(x) ((x) & (~BITS_LOW_RATE_BD_IDX_8822C))
  17899. #define BIT_GET_LOW_RATE_BD_IDX_8822C(x) \
  17900. (((x) >> BIT_SHIFT_LOW_RATE_BD_IDX_8822C) & \
  17901. BIT_MASK_LOW_RATE_BD_IDX_8822C)
  17902. #define BIT_SET_LOW_RATE_BD_IDX_8822C(x, v) \
  17903. (BIT_CLEAR_LOW_RATE_BD_IDX_8822C(x) | BIT_LOW_RATE_BD_IDX_8822C(v))
  17904. /* 2 REG_LTR_CTRL2_TIMER_THRESHOLD_8822C */
  17905. #define BIT_SHIFT_RX_EMPTY_TIMER_IDX_8822C 24
  17906. #define BIT_MASK_RX_EMPTY_TIMER_IDX_8822C 0x7
  17907. #define BIT_RX_EMPTY_TIMER_IDX_8822C(x) \
  17908. (((x) & BIT_MASK_RX_EMPTY_TIMER_IDX_8822C) \
  17909. << BIT_SHIFT_RX_EMPTY_TIMER_IDX_8822C)
  17910. #define BITS_RX_EMPTY_TIMER_IDX_8822C \
  17911. (BIT_MASK_RX_EMPTY_TIMER_IDX_8822C \
  17912. << BIT_SHIFT_RX_EMPTY_TIMER_IDX_8822C)
  17913. #define BIT_CLEAR_RX_EMPTY_TIMER_IDX_8822C(x) \
  17914. ((x) & (~BITS_RX_EMPTY_TIMER_IDX_8822C))
  17915. #define BIT_GET_RX_EMPTY_TIMER_IDX_8822C(x) \
  17916. (((x) >> BIT_SHIFT_RX_EMPTY_TIMER_IDX_8822C) & \
  17917. BIT_MASK_RX_EMPTY_TIMER_IDX_8822C)
  17918. #define BIT_SET_RX_EMPTY_TIMER_IDX_8822C(x, v) \
  17919. (BIT_CLEAR_RX_EMPTY_TIMER_IDX_8822C(x) | \
  17920. BIT_RX_EMPTY_TIMER_IDX_8822C(v))
  17921. #define BIT_SHIFT_RX_AFULL_TH_IDX_8822C 20
  17922. #define BIT_MASK_RX_AFULL_TH_IDX_8822C 0x7
  17923. #define BIT_RX_AFULL_TH_IDX_8822C(x) \
  17924. (((x) & BIT_MASK_RX_AFULL_TH_IDX_8822C) \
  17925. << BIT_SHIFT_RX_AFULL_TH_IDX_8822C)
  17926. #define BITS_RX_AFULL_TH_IDX_8822C \
  17927. (BIT_MASK_RX_AFULL_TH_IDX_8822C << BIT_SHIFT_RX_AFULL_TH_IDX_8822C)
  17928. #define BIT_CLEAR_RX_AFULL_TH_IDX_8822C(x) ((x) & (~BITS_RX_AFULL_TH_IDX_8822C))
  17929. #define BIT_GET_RX_AFULL_TH_IDX_8822C(x) \
  17930. (((x) >> BIT_SHIFT_RX_AFULL_TH_IDX_8822C) & \
  17931. BIT_MASK_RX_AFULL_TH_IDX_8822C)
  17932. #define BIT_SET_RX_AFULL_TH_IDX_8822C(x, v) \
  17933. (BIT_CLEAR_RX_AFULL_TH_IDX_8822C(x) | BIT_RX_AFULL_TH_IDX_8822C(v))
  17934. #define BIT_SHIFT_RX_HIGH_TH_IDX_8822C 16
  17935. #define BIT_MASK_RX_HIGH_TH_IDX_8822C 0x7
  17936. #define BIT_RX_HIGH_TH_IDX_8822C(x) \
  17937. (((x) & BIT_MASK_RX_HIGH_TH_IDX_8822C) \
  17938. << BIT_SHIFT_RX_HIGH_TH_IDX_8822C)
  17939. #define BITS_RX_HIGH_TH_IDX_8822C \
  17940. (BIT_MASK_RX_HIGH_TH_IDX_8822C << BIT_SHIFT_RX_HIGH_TH_IDX_8822C)
  17941. #define BIT_CLEAR_RX_HIGH_TH_IDX_8822C(x) ((x) & (~BITS_RX_HIGH_TH_IDX_8822C))
  17942. #define BIT_GET_RX_HIGH_TH_IDX_8822C(x) \
  17943. (((x) >> BIT_SHIFT_RX_HIGH_TH_IDX_8822C) & \
  17944. BIT_MASK_RX_HIGH_TH_IDX_8822C)
  17945. #define BIT_SET_RX_HIGH_TH_IDX_8822C(x, v) \
  17946. (BIT_CLEAR_RX_HIGH_TH_IDX_8822C(x) | BIT_RX_HIGH_TH_IDX_8822C(v))
  17947. #define BIT_SHIFT_RX_MED_TH_IDX_8822C 12
  17948. #define BIT_MASK_RX_MED_TH_IDX_8822C 0x7
  17949. #define BIT_RX_MED_TH_IDX_8822C(x) \
  17950. (((x) & BIT_MASK_RX_MED_TH_IDX_8822C) << BIT_SHIFT_RX_MED_TH_IDX_8822C)
  17951. #define BITS_RX_MED_TH_IDX_8822C \
  17952. (BIT_MASK_RX_MED_TH_IDX_8822C << BIT_SHIFT_RX_MED_TH_IDX_8822C)
  17953. #define BIT_CLEAR_RX_MED_TH_IDX_8822C(x) ((x) & (~BITS_RX_MED_TH_IDX_8822C))
  17954. #define BIT_GET_RX_MED_TH_IDX_8822C(x) \
  17955. (((x) >> BIT_SHIFT_RX_MED_TH_IDX_8822C) & BIT_MASK_RX_MED_TH_IDX_8822C)
  17956. #define BIT_SET_RX_MED_TH_IDX_8822C(x, v) \
  17957. (BIT_CLEAR_RX_MED_TH_IDX_8822C(x) | BIT_RX_MED_TH_IDX_8822C(v))
  17958. #define BIT_SHIFT_RX_LOW_TH_IDX_8822C 8
  17959. #define BIT_MASK_RX_LOW_TH_IDX_8822C 0x7
  17960. #define BIT_RX_LOW_TH_IDX_8822C(x) \
  17961. (((x) & BIT_MASK_RX_LOW_TH_IDX_8822C) << BIT_SHIFT_RX_LOW_TH_IDX_8822C)
  17962. #define BITS_RX_LOW_TH_IDX_8822C \
  17963. (BIT_MASK_RX_LOW_TH_IDX_8822C << BIT_SHIFT_RX_LOW_TH_IDX_8822C)
  17964. #define BIT_CLEAR_RX_LOW_TH_IDX_8822C(x) ((x) & (~BITS_RX_LOW_TH_IDX_8822C))
  17965. #define BIT_GET_RX_LOW_TH_IDX_8822C(x) \
  17966. (((x) >> BIT_SHIFT_RX_LOW_TH_IDX_8822C) & BIT_MASK_RX_LOW_TH_IDX_8822C)
  17967. #define BIT_SET_RX_LOW_TH_IDX_8822C(x, v) \
  17968. (BIT_CLEAR_RX_LOW_TH_IDX_8822C(x) | BIT_RX_LOW_TH_IDX_8822C(v))
  17969. #define BIT_SHIFT_LTR_SPACE_IDX_8822C 4
  17970. #define BIT_MASK_LTR_SPACE_IDX_8822C 0x3
  17971. #define BIT_LTR_SPACE_IDX_8822C(x) \
  17972. (((x) & BIT_MASK_LTR_SPACE_IDX_8822C) << BIT_SHIFT_LTR_SPACE_IDX_8822C)
  17973. #define BITS_LTR_SPACE_IDX_8822C \
  17974. (BIT_MASK_LTR_SPACE_IDX_8822C << BIT_SHIFT_LTR_SPACE_IDX_8822C)
  17975. #define BIT_CLEAR_LTR_SPACE_IDX_8822C(x) ((x) & (~BITS_LTR_SPACE_IDX_8822C))
  17976. #define BIT_GET_LTR_SPACE_IDX_8822C(x) \
  17977. (((x) >> BIT_SHIFT_LTR_SPACE_IDX_8822C) & BIT_MASK_LTR_SPACE_IDX_8822C)
  17978. #define BIT_SET_LTR_SPACE_IDX_8822C(x, v) \
  17979. (BIT_CLEAR_LTR_SPACE_IDX_8822C(x) | BIT_LTR_SPACE_IDX_8822C(v))
  17980. #define BIT_SHIFT_LTR_IDLE_TIMER_IDX_8822C 0
  17981. #define BIT_MASK_LTR_IDLE_TIMER_IDX_8822C 0x7
  17982. #define BIT_LTR_IDLE_TIMER_IDX_8822C(x) \
  17983. (((x) & BIT_MASK_LTR_IDLE_TIMER_IDX_8822C) \
  17984. << BIT_SHIFT_LTR_IDLE_TIMER_IDX_8822C)
  17985. #define BITS_LTR_IDLE_TIMER_IDX_8822C \
  17986. (BIT_MASK_LTR_IDLE_TIMER_IDX_8822C \
  17987. << BIT_SHIFT_LTR_IDLE_TIMER_IDX_8822C)
  17988. #define BIT_CLEAR_LTR_IDLE_TIMER_IDX_8822C(x) \
  17989. ((x) & (~BITS_LTR_IDLE_TIMER_IDX_8822C))
  17990. #define BIT_GET_LTR_IDLE_TIMER_IDX_8822C(x) \
  17991. (((x) >> BIT_SHIFT_LTR_IDLE_TIMER_IDX_8822C) & \
  17992. BIT_MASK_LTR_IDLE_TIMER_IDX_8822C)
  17993. #define BIT_SET_LTR_IDLE_TIMER_IDX_8822C(x, v) \
  17994. (BIT_CLEAR_LTR_IDLE_TIMER_IDX_8822C(x) | \
  17995. BIT_LTR_IDLE_TIMER_IDX_8822C(v))
  17996. /* 2 REG_LTR_IDLE_LATENCY_V1_8822C */
  17997. #define BIT_SHIFT_LTR_IDLE_L_8822C 0
  17998. #define BIT_MASK_LTR_IDLE_L_8822C 0xffffffffL
  17999. #define BIT_LTR_IDLE_L_8822C(x) \
  18000. (((x) & BIT_MASK_LTR_IDLE_L_8822C) << BIT_SHIFT_LTR_IDLE_L_8822C)
  18001. #define BITS_LTR_IDLE_L_8822C \
  18002. (BIT_MASK_LTR_IDLE_L_8822C << BIT_SHIFT_LTR_IDLE_L_8822C)
  18003. #define BIT_CLEAR_LTR_IDLE_L_8822C(x) ((x) & (~BITS_LTR_IDLE_L_8822C))
  18004. #define BIT_GET_LTR_IDLE_L_8822C(x) \
  18005. (((x) >> BIT_SHIFT_LTR_IDLE_L_8822C) & BIT_MASK_LTR_IDLE_L_8822C)
  18006. #define BIT_SET_LTR_IDLE_L_8822C(x, v) \
  18007. (BIT_CLEAR_LTR_IDLE_L_8822C(x) | BIT_LTR_IDLE_L_8822C(v))
  18008. /* 2 REG_LTR_ACTIVE_LATENCY_V1_8822C */
  18009. #define BIT_SHIFT_LTR_ACT_L_8822C 0
  18010. #define BIT_MASK_LTR_ACT_L_8822C 0xffffffffL
  18011. #define BIT_LTR_ACT_L_8822C(x) \
  18012. (((x) & BIT_MASK_LTR_ACT_L_8822C) << BIT_SHIFT_LTR_ACT_L_8822C)
  18013. #define BITS_LTR_ACT_L_8822C \
  18014. (BIT_MASK_LTR_ACT_L_8822C << BIT_SHIFT_LTR_ACT_L_8822C)
  18015. #define BIT_CLEAR_LTR_ACT_L_8822C(x) ((x) & (~BITS_LTR_ACT_L_8822C))
  18016. #define BIT_GET_LTR_ACT_L_8822C(x) \
  18017. (((x) >> BIT_SHIFT_LTR_ACT_L_8822C) & BIT_MASK_LTR_ACT_L_8822C)
  18018. #define BIT_SET_LTR_ACT_L_8822C(x, v) \
  18019. (BIT_CLEAR_LTR_ACT_L_8822C(x) | BIT_LTR_ACT_L_8822C(v))
  18020. /* 2 REG_ANTENNA_TRAINING_CONTROL_REGISTER_8822C */
  18021. #define BIT_SHIFT_TRAIN_STA_ADDR_0_8822C 0
  18022. #define BIT_MASK_TRAIN_STA_ADDR_0_8822C 0xffffffffL
  18023. #define BIT_TRAIN_STA_ADDR_0_8822C(x) \
  18024. (((x) & BIT_MASK_TRAIN_STA_ADDR_0_8822C) \
  18025. << BIT_SHIFT_TRAIN_STA_ADDR_0_8822C)
  18026. #define BITS_TRAIN_STA_ADDR_0_8822C \
  18027. (BIT_MASK_TRAIN_STA_ADDR_0_8822C << BIT_SHIFT_TRAIN_STA_ADDR_0_8822C)
  18028. #define BIT_CLEAR_TRAIN_STA_ADDR_0_8822C(x) \
  18029. ((x) & (~BITS_TRAIN_STA_ADDR_0_8822C))
  18030. #define BIT_GET_TRAIN_STA_ADDR_0_8822C(x) \
  18031. (((x) >> BIT_SHIFT_TRAIN_STA_ADDR_0_8822C) & \
  18032. BIT_MASK_TRAIN_STA_ADDR_0_8822C)
  18033. #define BIT_SET_TRAIN_STA_ADDR_0_8822C(x, v) \
  18034. (BIT_CLEAR_TRAIN_STA_ADDR_0_8822C(x) | BIT_TRAIN_STA_ADDR_0_8822C(v))
  18035. /* 2 REG_ANTENNA_TRAINING_CONTROL_REGISTER_1_8822C */
  18036. #define BIT_ANTTRN_SWITCH_8822C BIT(19)
  18037. #define BIT_APPEND_MACID_IN_RESP_EN_1_8822C BIT(18)
  18038. #define BIT_ADDR2_MATCH_EN_1_8822C BIT(17)
  18039. #define BIT_ANTTRN_EN_1_8822C BIT(16)
  18040. #define BIT_SHIFT_TRAIN_STA_ADDR_1_8822C 0
  18041. #define BIT_MASK_TRAIN_STA_ADDR_1_8822C 0xffff
  18042. #define BIT_TRAIN_STA_ADDR_1_8822C(x) \
  18043. (((x) & BIT_MASK_TRAIN_STA_ADDR_1_8822C) \
  18044. << BIT_SHIFT_TRAIN_STA_ADDR_1_8822C)
  18045. #define BITS_TRAIN_STA_ADDR_1_8822C \
  18046. (BIT_MASK_TRAIN_STA_ADDR_1_8822C << BIT_SHIFT_TRAIN_STA_ADDR_1_8822C)
  18047. #define BIT_CLEAR_TRAIN_STA_ADDR_1_8822C(x) \
  18048. ((x) & (~BITS_TRAIN_STA_ADDR_1_8822C))
  18049. #define BIT_GET_TRAIN_STA_ADDR_1_8822C(x) \
  18050. (((x) >> BIT_SHIFT_TRAIN_STA_ADDR_1_8822C) & \
  18051. BIT_MASK_TRAIN_STA_ADDR_1_8822C)
  18052. #define BIT_SET_TRAIN_STA_ADDR_1_8822C(x, v) \
  18053. (BIT_CLEAR_TRAIN_STA_ADDR_1_8822C(x) | BIT_TRAIN_STA_ADDR_1_8822C(v))
  18054. /* 2 REG_WMAC_PKTCNT_RWD_8822C */
  18055. #define BIT_SHIFT_PKTCNT_BSSIDMAP_8822C 4
  18056. #define BIT_MASK_PKTCNT_BSSIDMAP_8822C 0xf
  18057. #define BIT_PKTCNT_BSSIDMAP_8822C(x) \
  18058. (((x) & BIT_MASK_PKTCNT_BSSIDMAP_8822C) \
  18059. << BIT_SHIFT_PKTCNT_BSSIDMAP_8822C)
  18060. #define BITS_PKTCNT_BSSIDMAP_8822C \
  18061. (BIT_MASK_PKTCNT_BSSIDMAP_8822C << BIT_SHIFT_PKTCNT_BSSIDMAP_8822C)
  18062. #define BIT_CLEAR_PKTCNT_BSSIDMAP_8822C(x) ((x) & (~BITS_PKTCNT_BSSIDMAP_8822C))
  18063. #define BIT_GET_PKTCNT_BSSIDMAP_8822C(x) \
  18064. (((x) >> BIT_SHIFT_PKTCNT_BSSIDMAP_8822C) & \
  18065. BIT_MASK_PKTCNT_BSSIDMAP_8822C)
  18066. #define BIT_SET_PKTCNT_BSSIDMAP_8822C(x, v) \
  18067. (BIT_CLEAR_PKTCNT_BSSIDMAP_8822C(x) | BIT_PKTCNT_BSSIDMAP_8822C(v))
  18068. #define BIT_PKTCNT_CNTRST_8822C BIT(1)
  18069. #define BIT_PKTCNT_CNTEN_8822C BIT(0)
  18070. /* 2 REG_WMAC_PKTCNT_CTRL_8822C */
  18071. #define BIT_WMAC_PKTCNT_TRST_8822C BIT(9)
  18072. #define BIT_WMAC_PKTCNT_FEN_8822C BIT(8)
  18073. #define BIT_SHIFT_WMAC_PKTCNT_CFGAD_8822C 0
  18074. #define BIT_MASK_WMAC_PKTCNT_CFGAD_8822C 0xff
  18075. #define BIT_WMAC_PKTCNT_CFGAD_8822C(x) \
  18076. (((x) & BIT_MASK_WMAC_PKTCNT_CFGAD_8822C) \
  18077. << BIT_SHIFT_WMAC_PKTCNT_CFGAD_8822C)
  18078. #define BITS_WMAC_PKTCNT_CFGAD_8822C \
  18079. (BIT_MASK_WMAC_PKTCNT_CFGAD_8822C << BIT_SHIFT_WMAC_PKTCNT_CFGAD_8822C)
  18080. #define BIT_CLEAR_WMAC_PKTCNT_CFGAD_8822C(x) \
  18081. ((x) & (~BITS_WMAC_PKTCNT_CFGAD_8822C))
  18082. #define BIT_GET_WMAC_PKTCNT_CFGAD_8822C(x) \
  18083. (((x) >> BIT_SHIFT_WMAC_PKTCNT_CFGAD_8822C) & \
  18084. BIT_MASK_WMAC_PKTCNT_CFGAD_8822C)
  18085. #define BIT_SET_WMAC_PKTCNT_CFGAD_8822C(x, v) \
  18086. (BIT_CLEAR_WMAC_PKTCNT_CFGAD_8822C(x) | BIT_WMAC_PKTCNT_CFGAD_8822C(v))
  18087. /* 2 REG_IQ_DUMP_8822C */
  18088. #define BIT_SHIFT_DUMP_OK_ADDR_8822C 16
  18089. #define BIT_MASK_DUMP_OK_ADDR_8822C 0xffff
  18090. #define BIT_DUMP_OK_ADDR_8822C(x) \
  18091. (((x) & BIT_MASK_DUMP_OK_ADDR_8822C) << BIT_SHIFT_DUMP_OK_ADDR_8822C)
  18092. #define BITS_DUMP_OK_ADDR_8822C \
  18093. (BIT_MASK_DUMP_OK_ADDR_8822C << BIT_SHIFT_DUMP_OK_ADDR_8822C)
  18094. #define BIT_CLEAR_DUMP_OK_ADDR_8822C(x) ((x) & (~BITS_DUMP_OK_ADDR_8822C))
  18095. #define BIT_GET_DUMP_OK_ADDR_8822C(x) \
  18096. (((x) >> BIT_SHIFT_DUMP_OK_ADDR_8822C) & BIT_MASK_DUMP_OK_ADDR_8822C)
  18097. #define BIT_SET_DUMP_OK_ADDR_8822C(x, v) \
  18098. (BIT_CLEAR_DUMP_OK_ADDR_8822C(x) | BIT_DUMP_OK_ADDR_8822C(v))
  18099. #define BIT_MACDBG_TRIG_IQDUMP_8822C BIT(15)
  18100. #define BIT_SHIFT_R_TRIG_TIME_SEL_8822C 8
  18101. #define BIT_MASK_R_TRIG_TIME_SEL_8822C 0x7f
  18102. #define BIT_R_TRIG_TIME_SEL_8822C(x) \
  18103. (((x) & BIT_MASK_R_TRIG_TIME_SEL_8822C) \
  18104. << BIT_SHIFT_R_TRIG_TIME_SEL_8822C)
  18105. #define BITS_R_TRIG_TIME_SEL_8822C \
  18106. (BIT_MASK_R_TRIG_TIME_SEL_8822C << BIT_SHIFT_R_TRIG_TIME_SEL_8822C)
  18107. #define BIT_CLEAR_R_TRIG_TIME_SEL_8822C(x) ((x) & (~BITS_R_TRIG_TIME_SEL_8822C))
  18108. #define BIT_GET_R_TRIG_TIME_SEL_8822C(x) \
  18109. (((x) >> BIT_SHIFT_R_TRIG_TIME_SEL_8822C) & \
  18110. BIT_MASK_R_TRIG_TIME_SEL_8822C)
  18111. #define BIT_SET_R_TRIG_TIME_SEL_8822C(x, v) \
  18112. (BIT_CLEAR_R_TRIG_TIME_SEL_8822C(x) | BIT_R_TRIG_TIME_SEL_8822C(v))
  18113. #define BIT_SHIFT_R_MAC_TRIG_SEL_8822C 6
  18114. #define BIT_MASK_R_MAC_TRIG_SEL_8822C 0x3
  18115. #define BIT_R_MAC_TRIG_SEL_8822C(x) \
  18116. (((x) & BIT_MASK_R_MAC_TRIG_SEL_8822C) \
  18117. << BIT_SHIFT_R_MAC_TRIG_SEL_8822C)
  18118. #define BITS_R_MAC_TRIG_SEL_8822C \
  18119. (BIT_MASK_R_MAC_TRIG_SEL_8822C << BIT_SHIFT_R_MAC_TRIG_SEL_8822C)
  18120. #define BIT_CLEAR_R_MAC_TRIG_SEL_8822C(x) ((x) & (~BITS_R_MAC_TRIG_SEL_8822C))
  18121. #define BIT_GET_R_MAC_TRIG_SEL_8822C(x) \
  18122. (((x) >> BIT_SHIFT_R_MAC_TRIG_SEL_8822C) & \
  18123. BIT_MASK_R_MAC_TRIG_SEL_8822C)
  18124. #define BIT_SET_R_MAC_TRIG_SEL_8822C(x, v) \
  18125. (BIT_CLEAR_R_MAC_TRIG_SEL_8822C(x) | BIT_R_MAC_TRIG_SEL_8822C(v))
  18126. #define BIT_MAC_TRIG_REG_8822C BIT(5)
  18127. #define BIT_SHIFT_R_LEVEL_PULSE_SEL_8822C 3
  18128. #define BIT_MASK_R_LEVEL_PULSE_SEL_8822C 0x3
  18129. #define BIT_R_LEVEL_PULSE_SEL_8822C(x) \
  18130. (((x) & BIT_MASK_R_LEVEL_PULSE_SEL_8822C) \
  18131. << BIT_SHIFT_R_LEVEL_PULSE_SEL_8822C)
  18132. #define BITS_R_LEVEL_PULSE_SEL_8822C \
  18133. (BIT_MASK_R_LEVEL_PULSE_SEL_8822C << BIT_SHIFT_R_LEVEL_PULSE_SEL_8822C)
  18134. #define BIT_CLEAR_R_LEVEL_PULSE_SEL_8822C(x) \
  18135. ((x) & (~BITS_R_LEVEL_PULSE_SEL_8822C))
  18136. #define BIT_GET_R_LEVEL_PULSE_SEL_8822C(x) \
  18137. (((x) >> BIT_SHIFT_R_LEVEL_PULSE_SEL_8822C) & \
  18138. BIT_MASK_R_LEVEL_PULSE_SEL_8822C)
  18139. #define BIT_SET_R_LEVEL_PULSE_SEL_8822C(x, v) \
  18140. (BIT_CLEAR_R_LEVEL_PULSE_SEL_8822C(x) | BIT_R_LEVEL_PULSE_SEL_8822C(v))
  18141. #define BIT_EN_LA_MAC_8822C BIT(2)
  18142. #define BIT_R_EN_IQDUMP_8822C BIT(1)
  18143. #define BIT_R_IQDATA_DUMP_8822C BIT(0)
  18144. /* 2 REG_IQ_DUMP_1_8822C */
  18145. #define BIT_SHIFT_R_WMAC_MASK_LA_MAC_1_8822C 0
  18146. #define BIT_MASK_R_WMAC_MASK_LA_MAC_1_8822C 0xffffffffL
  18147. #define BIT_R_WMAC_MASK_LA_MAC_1_8822C(x) \
  18148. (((x) & BIT_MASK_R_WMAC_MASK_LA_MAC_1_8822C) \
  18149. << BIT_SHIFT_R_WMAC_MASK_LA_MAC_1_8822C)
  18150. #define BITS_R_WMAC_MASK_LA_MAC_1_8822C \
  18151. (BIT_MASK_R_WMAC_MASK_LA_MAC_1_8822C \
  18152. << BIT_SHIFT_R_WMAC_MASK_LA_MAC_1_8822C)
  18153. #define BIT_CLEAR_R_WMAC_MASK_LA_MAC_1_8822C(x) \
  18154. ((x) & (~BITS_R_WMAC_MASK_LA_MAC_1_8822C))
  18155. #define BIT_GET_R_WMAC_MASK_LA_MAC_1_8822C(x) \
  18156. (((x) >> BIT_SHIFT_R_WMAC_MASK_LA_MAC_1_8822C) & \
  18157. BIT_MASK_R_WMAC_MASK_LA_MAC_1_8822C)
  18158. #define BIT_SET_R_WMAC_MASK_LA_MAC_1_8822C(x, v) \
  18159. (BIT_CLEAR_R_WMAC_MASK_LA_MAC_1_8822C(x) | \
  18160. BIT_R_WMAC_MASK_LA_MAC_1_8822C(v))
  18161. /* 2 REG_IQ_DUMP_2_8822C */
  18162. #define BIT_SHIFT_R_WMAC_MATCH_REF_MAC_2_8822C 0
  18163. #define BIT_MASK_R_WMAC_MATCH_REF_MAC_2_8822C 0xffffffffL
  18164. #define BIT_R_WMAC_MATCH_REF_MAC_2_8822C(x) \
  18165. (((x) & BIT_MASK_R_WMAC_MATCH_REF_MAC_2_8822C) \
  18166. << BIT_SHIFT_R_WMAC_MATCH_REF_MAC_2_8822C)
  18167. #define BITS_R_WMAC_MATCH_REF_MAC_2_8822C \
  18168. (BIT_MASK_R_WMAC_MATCH_REF_MAC_2_8822C \
  18169. << BIT_SHIFT_R_WMAC_MATCH_REF_MAC_2_8822C)
  18170. #define BIT_CLEAR_R_WMAC_MATCH_REF_MAC_2_8822C(x) \
  18171. ((x) & (~BITS_R_WMAC_MATCH_REF_MAC_2_8822C))
  18172. #define BIT_GET_R_WMAC_MATCH_REF_MAC_2_8822C(x) \
  18173. (((x) >> BIT_SHIFT_R_WMAC_MATCH_REF_MAC_2_8822C) & \
  18174. BIT_MASK_R_WMAC_MATCH_REF_MAC_2_8822C)
  18175. #define BIT_SET_R_WMAC_MATCH_REF_MAC_2_8822C(x, v) \
  18176. (BIT_CLEAR_R_WMAC_MATCH_REF_MAC_2_8822C(x) | \
  18177. BIT_R_WMAC_MATCH_REF_MAC_2_8822C(v))
  18178. /* 2 REG_WMAC_FTM_CTL_8822C */
  18179. #define BIT_RXFTM_TXACK_SC_8822C BIT(6)
  18180. #define BIT_RXFTM_TXACK_BW_8822C BIT(5)
  18181. #define BIT_RXFTM_EN_8822C BIT(3)
  18182. #define BIT_RXFTMREQ_BYDRV_8822C BIT(2)
  18183. #define BIT_RXFTMREQ_EN_8822C BIT(1)
  18184. #define BIT_FTM_EN_8822C BIT(0)
  18185. /* 2 REG_WMAC_IQ_MDPK_FUNC_8822C */
  18186. /* 2 REG_WMAC_OPTION_FUNCTION_8822C */
  18187. #define BIT_SHIFT_R_OFDM_LEN_V1_8822C 16
  18188. #define BIT_MASK_R_OFDM_LEN_V1_8822C 0xffff
  18189. #define BIT_R_OFDM_LEN_V1_8822C(x) \
  18190. (((x) & BIT_MASK_R_OFDM_LEN_V1_8822C) << BIT_SHIFT_R_OFDM_LEN_V1_8822C)
  18191. #define BITS_R_OFDM_LEN_V1_8822C \
  18192. (BIT_MASK_R_OFDM_LEN_V1_8822C << BIT_SHIFT_R_OFDM_LEN_V1_8822C)
  18193. #define BIT_CLEAR_R_OFDM_LEN_V1_8822C(x) ((x) & (~BITS_R_OFDM_LEN_V1_8822C))
  18194. #define BIT_GET_R_OFDM_LEN_V1_8822C(x) \
  18195. (((x) >> BIT_SHIFT_R_OFDM_LEN_V1_8822C) & BIT_MASK_R_OFDM_LEN_V1_8822C)
  18196. #define BIT_SET_R_OFDM_LEN_V1_8822C(x, v) \
  18197. (BIT_CLEAR_R_OFDM_LEN_V1_8822C(x) | BIT_R_OFDM_LEN_V1_8822C(v))
  18198. #define BIT_SHIFT_R_CCK_LEN_8822C 0
  18199. #define BIT_MASK_R_CCK_LEN_8822C 0xffff
  18200. #define BIT_R_CCK_LEN_8822C(x) \
  18201. (((x) & BIT_MASK_R_CCK_LEN_8822C) << BIT_SHIFT_R_CCK_LEN_8822C)
  18202. #define BITS_R_CCK_LEN_8822C \
  18203. (BIT_MASK_R_CCK_LEN_8822C << BIT_SHIFT_R_CCK_LEN_8822C)
  18204. #define BIT_CLEAR_R_CCK_LEN_8822C(x) ((x) & (~BITS_R_CCK_LEN_8822C))
  18205. #define BIT_GET_R_CCK_LEN_8822C(x) \
  18206. (((x) >> BIT_SHIFT_R_CCK_LEN_8822C) & BIT_MASK_R_CCK_LEN_8822C)
  18207. #define BIT_SET_R_CCK_LEN_8822C(x, v) \
  18208. (BIT_CLEAR_R_CCK_LEN_8822C(x) | BIT_R_CCK_LEN_8822C(v))
  18209. /* 2 REG_WMAC_OPTION_FUNCTION_1_8822C */
  18210. #define BIT_SHIFT_R_WMAC_RXFIFO_FULL_TH_1_8822C 24
  18211. #define BIT_MASK_R_WMAC_RXFIFO_FULL_TH_1_8822C 0xff
  18212. #define BIT_R_WMAC_RXFIFO_FULL_TH_1_8822C(x) \
  18213. (((x) & BIT_MASK_R_WMAC_RXFIFO_FULL_TH_1_8822C) \
  18214. << BIT_SHIFT_R_WMAC_RXFIFO_FULL_TH_1_8822C)
  18215. #define BITS_R_WMAC_RXFIFO_FULL_TH_1_8822C \
  18216. (BIT_MASK_R_WMAC_RXFIFO_FULL_TH_1_8822C \
  18217. << BIT_SHIFT_R_WMAC_RXFIFO_FULL_TH_1_8822C)
  18218. #define BIT_CLEAR_R_WMAC_RXFIFO_FULL_TH_1_8822C(x) \
  18219. ((x) & (~BITS_R_WMAC_RXFIFO_FULL_TH_1_8822C))
  18220. #define BIT_GET_R_WMAC_RXFIFO_FULL_TH_1_8822C(x) \
  18221. (((x) >> BIT_SHIFT_R_WMAC_RXFIFO_FULL_TH_1_8822C) & \
  18222. BIT_MASK_R_WMAC_RXFIFO_FULL_TH_1_8822C)
  18223. #define BIT_SET_R_WMAC_RXFIFO_FULL_TH_1_8822C(x, v) \
  18224. (BIT_CLEAR_R_WMAC_RXFIFO_FULL_TH_1_8822C(x) | \
  18225. BIT_R_WMAC_RXFIFO_FULL_TH_1_8822C(v))
  18226. #define BIT_R_WMAC_RX_SYNCFIFO_SYNC_1_8822C BIT(23)
  18227. #define BIT_R_WMAC_RXRST_DLY_1_8822C BIT(22)
  18228. #define BIT_R_WMAC_SRCH_TXRPT_REF_DROP_1_8822C BIT(21)
  18229. #define BIT_R_WMAC_SRCH_TXRPT_UA1_1_8822C BIT(20)
  18230. #define BIT_R_WMAC_SRCH_TXRPT_TYPE_1_8822C BIT(19)
  18231. #define BIT_R_WMAC_NDP_RST_1_8822C BIT(18)
  18232. #define BIT_R_WMAC_POWINT_EN_1_8822C BIT(17)
  18233. #define BIT_R_WMAC_SRCH_TXRPT_PERPKT_1_8822C BIT(16)
  18234. #define BIT_R_WMAC_SRCH_TXRPT_MID_1_8822C BIT(15)
  18235. #define BIT_R_WMAC_PFIN_TOEN_1_8822C BIT(14)
  18236. #define BIT_R_WMAC_FIL_SECERR_1_8822C BIT(13)
  18237. #define BIT_R_WMAC_FIL_CTLPKTLEN_1_8822C BIT(12)
  18238. #define BIT_R_WMAC_FIL_FCTYPE_1_8822C BIT(11)
  18239. #define BIT_R_WMAC_FIL_FCPROVER_1_8822C BIT(10)
  18240. #define BIT_R_WMAC_PHYSTS_SNIF_1_8822C BIT(9)
  18241. #define BIT_R_WMAC_PHYSTS_PLCP_1_8822C BIT(8)
  18242. #define BIT_R_MAC_TCR_VBONF_RD_1_8822C BIT(7)
  18243. #define BIT_R_WMAC_TCR_MPAR_NDP_1_8822C BIT(6)
  18244. #define BIT_R_WMAC_NDP_FILTER_1_8822C BIT(5)
  18245. #define BIT_R_WMAC_RXLEN_SEL_1_8822C BIT(4)
  18246. #define BIT_R_WMAC_RXLEN_SEL1_1_8822C BIT(3)
  18247. #define BIT_R_OFDM_FILTER_1_8822C BIT(2)
  18248. #define BIT_R_WMAC_CHK_OFDM_LEN_1_8822C BIT(1)
  18249. #define BIT_R_WMAC_CHK_CCK_LEN_1_8822C BIT(0)
  18250. /* 2 REG_WMAC_OPTION_FUNCTION_2_8822C */
  18251. #define BIT_SHIFT_R_WMAC_RX_FIL_LEN_2_8822C 0
  18252. #define BIT_MASK_R_WMAC_RX_FIL_LEN_2_8822C 0xffff
  18253. #define BIT_R_WMAC_RX_FIL_LEN_2_8822C(x) \
  18254. (((x) & BIT_MASK_R_WMAC_RX_FIL_LEN_2_8822C) \
  18255. << BIT_SHIFT_R_WMAC_RX_FIL_LEN_2_8822C)
  18256. #define BITS_R_WMAC_RX_FIL_LEN_2_8822C \
  18257. (BIT_MASK_R_WMAC_RX_FIL_LEN_2_8822C \
  18258. << BIT_SHIFT_R_WMAC_RX_FIL_LEN_2_8822C)
  18259. #define BIT_CLEAR_R_WMAC_RX_FIL_LEN_2_8822C(x) \
  18260. ((x) & (~BITS_R_WMAC_RX_FIL_LEN_2_8822C))
  18261. #define BIT_GET_R_WMAC_RX_FIL_LEN_2_8822C(x) \
  18262. (((x) >> BIT_SHIFT_R_WMAC_RX_FIL_LEN_2_8822C) & \
  18263. BIT_MASK_R_WMAC_RX_FIL_LEN_2_8822C)
  18264. #define BIT_SET_R_WMAC_RX_FIL_LEN_2_8822C(x, v) \
  18265. (BIT_CLEAR_R_WMAC_RX_FIL_LEN_2_8822C(x) | \
  18266. BIT_R_WMAC_RX_FIL_LEN_2_8822C(v))
  18267. /* 2 REG_RX_FILTER_FUNCTION_8822C */
  18268. #define BIT_RXHANG_EN_8822C BIT(15)
  18269. #define BIT_R_WMAC_MHRDDY_LATCH_8822C BIT(14)
  18270. #define BIT_R_WMAC_MHRDDY_CLR_8822C BIT(13)
  18271. #define BIT_R_RXPKTCTL_FSM_BASED_MPDURDY1_8822C BIT(12)
  18272. #define BIT_WMAC_DIS_VHT_PLCP_CHK_MU_8822C BIT(11)
  18273. #define BIT_R_CHK_DELIMIT_LEN_8822C BIT(10)
  18274. #define BIT_R_REAPTER_ADDR_MATCH_8822C BIT(9)
  18275. #define BIT_R_RXPKTCTL_FSM_BASED_MPDURDY_8822C BIT(8)
  18276. #define BIT_R_LATCH_MACHRDY_8822C BIT(7)
  18277. #define BIT_R_WMAC_RXFIL_REND_8822C BIT(6)
  18278. #define BIT_R_WMAC_MPDURDY_CLR_8822C BIT(5)
  18279. #define BIT_R_WMAC_CLRRXSEC_8822C BIT(4)
  18280. #define BIT_R_WMAC_RXFIL_RDEL_8822C BIT(3)
  18281. #define BIT_R_WMAC_RXFIL_FCSE_8822C BIT(2)
  18282. #define BIT_R_WMAC_RXFIL_MESH_DEL_8822C BIT(1)
  18283. #define BIT_R_WMAC_RXFIL_MASKM_8822C BIT(0)
  18284. /* 2 REG_NDP_SIG_8822C */
  18285. #define BIT_SHIFT_R_WMAC_TXNDP_SIGB_8822C 0
  18286. #define BIT_MASK_R_WMAC_TXNDP_SIGB_8822C 0x1fffff
  18287. #define BIT_R_WMAC_TXNDP_SIGB_8822C(x) \
  18288. (((x) & BIT_MASK_R_WMAC_TXNDP_SIGB_8822C) \
  18289. << BIT_SHIFT_R_WMAC_TXNDP_SIGB_8822C)
  18290. #define BITS_R_WMAC_TXNDP_SIGB_8822C \
  18291. (BIT_MASK_R_WMAC_TXNDP_SIGB_8822C << BIT_SHIFT_R_WMAC_TXNDP_SIGB_8822C)
  18292. #define BIT_CLEAR_R_WMAC_TXNDP_SIGB_8822C(x) \
  18293. ((x) & (~BITS_R_WMAC_TXNDP_SIGB_8822C))
  18294. #define BIT_GET_R_WMAC_TXNDP_SIGB_8822C(x) \
  18295. (((x) >> BIT_SHIFT_R_WMAC_TXNDP_SIGB_8822C) & \
  18296. BIT_MASK_R_WMAC_TXNDP_SIGB_8822C)
  18297. #define BIT_SET_R_WMAC_TXNDP_SIGB_8822C(x, v) \
  18298. (BIT_CLEAR_R_WMAC_TXNDP_SIGB_8822C(x) | BIT_R_WMAC_TXNDP_SIGB_8822C(v))
  18299. /* 2 REG_TXCMD_INFO_FOR_RSP_PKT_8822C */
  18300. #define BIT_SHIFT_R_MAC_DBG_SHIFT_8822C 8
  18301. #define BIT_MASK_R_MAC_DBG_SHIFT_8822C 0x7
  18302. #define BIT_R_MAC_DBG_SHIFT_8822C(x) \
  18303. (((x) & BIT_MASK_R_MAC_DBG_SHIFT_8822C) \
  18304. << BIT_SHIFT_R_MAC_DBG_SHIFT_8822C)
  18305. #define BITS_R_MAC_DBG_SHIFT_8822C \
  18306. (BIT_MASK_R_MAC_DBG_SHIFT_8822C << BIT_SHIFT_R_MAC_DBG_SHIFT_8822C)
  18307. #define BIT_CLEAR_R_MAC_DBG_SHIFT_8822C(x) ((x) & (~BITS_R_MAC_DBG_SHIFT_8822C))
  18308. #define BIT_GET_R_MAC_DBG_SHIFT_8822C(x) \
  18309. (((x) >> BIT_SHIFT_R_MAC_DBG_SHIFT_8822C) & \
  18310. BIT_MASK_R_MAC_DBG_SHIFT_8822C)
  18311. #define BIT_SET_R_MAC_DBG_SHIFT_8822C(x, v) \
  18312. (BIT_CLEAR_R_MAC_DBG_SHIFT_8822C(x) | BIT_R_MAC_DBG_SHIFT_8822C(v))
  18313. #define BIT_SHIFT_R_MAC_DBG_SEL_8822C 0
  18314. #define BIT_MASK_R_MAC_DBG_SEL_8822C 0x3
  18315. #define BIT_R_MAC_DBG_SEL_8822C(x) \
  18316. (((x) & BIT_MASK_R_MAC_DBG_SEL_8822C) << BIT_SHIFT_R_MAC_DBG_SEL_8822C)
  18317. #define BITS_R_MAC_DBG_SEL_8822C \
  18318. (BIT_MASK_R_MAC_DBG_SEL_8822C << BIT_SHIFT_R_MAC_DBG_SEL_8822C)
  18319. #define BIT_CLEAR_R_MAC_DBG_SEL_8822C(x) ((x) & (~BITS_R_MAC_DBG_SEL_8822C))
  18320. #define BIT_GET_R_MAC_DBG_SEL_8822C(x) \
  18321. (((x) >> BIT_SHIFT_R_MAC_DBG_SEL_8822C) & BIT_MASK_R_MAC_DBG_SEL_8822C)
  18322. #define BIT_SET_R_MAC_DBG_SEL_8822C(x, v) \
  18323. (BIT_CLEAR_R_MAC_DBG_SEL_8822C(x) | BIT_R_MAC_DBG_SEL_8822C(v))
  18324. /* 2 REG_TXCMD_INFO_FOR_RSP_PKT_1_8822C */
  18325. #define BIT_SHIFT_R_MAC_DEBUG_1_8822C 0
  18326. #define BIT_MASK_R_MAC_DEBUG_1_8822C 0xffffffffL
  18327. #define BIT_R_MAC_DEBUG_1_8822C(x) \
  18328. (((x) & BIT_MASK_R_MAC_DEBUG_1_8822C) << BIT_SHIFT_R_MAC_DEBUG_1_8822C)
  18329. #define BITS_R_MAC_DEBUG_1_8822C \
  18330. (BIT_MASK_R_MAC_DEBUG_1_8822C << BIT_SHIFT_R_MAC_DEBUG_1_8822C)
  18331. #define BIT_CLEAR_R_MAC_DEBUG_1_8822C(x) ((x) & (~BITS_R_MAC_DEBUG_1_8822C))
  18332. #define BIT_GET_R_MAC_DEBUG_1_8822C(x) \
  18333. (((x) >> BIT_SHIFT_R_MAC_DEBUG_1_8822C) & BIT_MASK_R_MAC_DEBUG_1_8822C)
  18334. #define BIT_SET_R_MAC_DEBUG_1_8822C(x, v) \
  18335. (BIT_CLEAR_R_MAC_DEBUG_1_8822C(x) | BIT_R_MAC_DEBUG_1_8822C(v))
  18336. /* 2 REG_WSEC_OPTION_8822C */
  18337. #define BIT_RXDEC_BM_MGNT_8822C BIT(22)
  18338. #define BIT_TXENC_BM_MGNT_8822C BIT(21)
  18339. #define BIT_RXDEC_UNI_MGNT_8822C BIT(20)
  18340. #define BIT_TXENC_UNI_MGNT_8822C BIT(19)
  18341. #define BIT_WMAC_SEC_MASKIV_8822C BIT(18)
  18342. #define BIT_SHIFT_WMAC_SEC_PN_SEL_8822C 16
  18343. #define BIT_MASK_WMAC_SEC_PN_SEL_8822C 0x3
  18344. #define BIT_WMAC_SEC_PN_SEL_8822C(x) \
  18345. (((x) & BIT_MASK_WMAC_SEC_PN_SEL_8822C) \
  18346. << BIT_SHIFT_WMAC_SEC_PN_SEL_8822C)
  18347. #define BITS_WMAC_SEC_PN_SEL_8822C \
  18348. (BIT_MASK_WMAC_SEC_PN_SEL_8822C << BIT_SHIFT_WMAC_SEC_PN_SEL_8822C)
  18349. #define BIT_CLEAR_WMAC_SEC_PN_SEL_8822C(x) ((x) & (~BITS_WMAC_SEC_PN_SEL_8822C))
  18350. #define BIT_GET_WMAC_SEC_PN_SEL_8822C(x) \
  18351. (((x) >> BIT_SHIFT_WMAC_SEC_PN_SEL_8822C) & \
  18352. BIT_MASK_WMAC_SEC_PN_SEL_8822C)
  18353. #define BIT_SET_WMAC_SEC_PN_SEL_8822C(x, v) \
  18354. (BIT_CLEAR_WMAC_SEC_PN_SEL_8822C(x) | BIT_WMAC_SEC_PN_SEL_8822C(v))
  18355. #define BIT_SHIFT_BT_TIME_CNT_8822C 0
  18356. #define BIT_MASK_BT_TIME_CNT_8822C 0xff
  18357. #define BIT_BT_TIME_CNT_8822C(x) \
  18358. (((x) & BIT_MASK_BT_TIME_CNT_8822C) << BIT_SHIFT_BT_TIME_CNT_8822C)
  18359. #define BITS_BT_TIME_CNT_8822C \
  18360. (BIT_MASK_BT_TIME_CNT_8822C << BIT_SHIFT_BT_TIME_CNT_8822C)
  18361. #define BIT_CLEAR_BT_TIME_CNT_8822C(x) ((x) & (~BITS_BT_TIME_CNT_8822C))
  18362. #define BIT_GET_BT_TIME_CNT_8822C(x) \
  18363. (((x) >> BIT_SHIFT_BT_TIME_CNT_8822C) & BIT_MASK_BT_TIME_CNT_8822C)
  18364. #define BIT_SET_BT_TIME_CNT_8822C(x, v) \
  18365. (BIT_CLEAR_BT_TIME_CNT_8822C(x) | BIT_BT_TIME_CNT_8822C(v))
  18366. /* 2 REG_RTS_ADDRESS_0_8822C */
  18367. /* 2 REG_RTS_ADDRESS_0_1_8822C */
  18368. /* 2 REG_RTS_ADDRESS_1_8822C */
  18369. /* 2 REG_RTS_ADDRESS_1_1_8822C */
  18370. /* 2 REG_WL2LTECOEX_INDIRECT_ACCESS_CTRL_V1_8822C */
  18371. #define BIT_LTECOEX_ACCESS_START_V1_8822C BIT(31)
  18372. #define BIT_LTECOEX_WRITE_MODE_V1_8822C BIT(30)
  18373. #define BIT_LTECOEX_READY_BIT_V1_8822C BIT(29)
  18374. #define BIT_SHIFT_WRITE_BYTE_EN_V1_8822C 16
  18375. #define BIT_MASK_WRITE_BYTE_EN_V1_8822C 0xf
  18376. #define BIT_WRITE_BYTE_EN_V1_8822C(x) \
  18377. (((x) & BIT_MASK_WRITE_BYTE_EN_V1_8822C) \
  18378. << BIT_SHIFT_WRITE_BYTE_EN_V1_8822C)
  18379. #define BITS_WRITE_BYTE_EN_V1_8822C \
  18380. (BIT_MASK_WRITE_BYTE_EN_V1_8822C << BIT_SHIFT_WRITE_BYTE_EN_V1_8822C)
  18381. #define BIT_CLEAR_WRITE_BYTE_EN_V1_8822C(x) \
  18382. ((x) & (~BITS_WRITE_BYTE_EN_V1_8822C))
  18383. #define BIT_GET_WRITE_BYTE_EN_V1_8822C(x) \
  18384. (((x) >> BIT_SHIFT_WRITE_BYTE_EN_V1_8822C) & \
  18385. BIT_MASK_WRITE_BYTE_EN_V1_8822C)
  18386. #define BIT_SET_WRITE_BYTE_EN_V1_8822C(x, v) \
  18387. (BIT_CLEAR_WRITE_BYTE_EN_V1_8822C(x) | BIT_WRITE_BYTE_EN_V1_8822C(v))
  18388. #define BIT_SHIFT_LTECOEX_REG_ADDR_V1_8822C 0
  18389. #define BIT_MASK_LTECOEX_REG_ADDR_V1_8822C 0xffff
  18390. #define BIT_LTECOEX_REG_ADDR_V1_8822C(x) \
  18391. (((x) & BIT_MASK_LTECOEX_REG_ADDR_V1_8822C) \
  18392. << BIT_SHIFT_LTECOEX_REG_ADDR_V1_8822C)
  18393. #define BITS_LTECOEX_REG_ADDR_V1_8822C \
  18394. (BIT_MASK_LTECOEX_REG_ADDR_V1_8822C \
  18395. << BIT_SHIFT_LTECOEX_REG_ADDR_V1_8822C)
  18396. #define BIT_CLEAR_LTECOEX_REG_ADDR_V1_8822C(x) \
  18397. ((x) & (~BITS_LTECOEX_REG_ADDR_V1_8822C))
  18398. #define BIT_GET_LTECOEX_REG_ADDR_V1_8822C(x) \
  18399. (((x) >> BIT_SHIFT_LTECOEX_REG_ADDR_V1_8822C) & \
  18400. BIT_MASK_LTECOEX_REG_ADDR_V1_8822C)
  18401. #define BIT_SET_LTECOEX_REG_ADDR_V1_8822C(x, v) \
  18402. (BIT_CLEAR_LTECOEX_REG_ADDR_V1_8822C(x) | \
  18403. BIT_LTECOEX_REG_ADDR_V1_8822C(v))
  18404. /* 2 REG_WL2LTECOEX_INDIRECT_ACCESS_WRITE_DATA_V1_8822C */
  18405. #define BIT_SHIFT_LTECOEX_W_DATA_V1_8822C 0
  18406. #define BIT_MASK_LTECOEX_W_DATA_V1_8822C 0xffffffffL
  18407. #define BIT_LTECOEX_W_DATA_V1_8822C(x) \
  18408. (((x) & BIT_MASK_LTECOEX_W_DATA_V1_8822C) \
  18409. << BIT_SHIFT_LTECOEX_W_DATA_V1_8822C)
  18410. #define BITS_LTECOEX_W_DATA_V1_8822C \
  18411. (BIT_MASK_LTECOEX_W_DATA_V1_8822C << BIT_SHIFT_LTECOEX_W_DATA_V1_8822C)
  18412. #define BIT_CLEAR_LTECOEX_W_DATA_V1_8822C(x) \
  18413. ((x) & (~BITS_LTECOEX_W_DATA_V1_8822C))
  18414. #define BIT_GET_LTECOEX_W_DATA_V1_8822C(x) \
  18415. (((x) >> BIT_SHIFT_LTECOEX_W_DATA_V1_8822C) & \
  18416. BIT_MASK_LTECOEX_W_DATA_V1_8822C)
  18417. #define BIT_SET_LTECOEX_W_DATA_V1_8822C(x, v) \
  18418. (BIT_CLEAR_LTECOEX_W_DATA_V1_8822C(x) | BIT_LTECOEX_W_DATA_V1_8822C(v))
  18419. /* 2 REG_WL2LTECOEX_INDIRECT_ACCESS_READ_DATA_V1_8822C */
  18420. #define BIT_SHIFT_LTECOEX_R_DATA_V1_8822C 0
  18421. #define BIT_MASK_LTECOEX_R_DATA_V1_8822C 0xffffffffL
  18422. #define BIT_LTECOEX_R_DATA_V1_8822C(x) \
  18423. (((x) & BIT_MASK_LTECOEX_R_DATA_V1_8822C) \
  18424. << BIT_SHIFT_LTECOEX_R_DATA_V1_8822C)
  18425. #define BITS_LTECOEX_R_DATA_V1_8822C \
  18426. (BIT_MASK_LTECOEX_R_DATA_V1_8822C << BIT_SHIFT_LTECOEX_R_DATA_V1_8822C)
  18427. #define BIT_CLEAR_LTECOEX_R_DATA_V1_8822C(x) \
  18428. ((x) & (~BITS_LTECOEX_R_DATA_V1_8822C))
  18429. #define BIT_GET_LTECOEX_R_DATA_V1_8822C(x) \
  18430. (((x) >> BIT_SHIFT_LTECOEX_R_DATA_V1_8822C) & \
  18431. BIT_MASK_LTECOEX_R_DATA_V1_8822C)
  18432. #define BIT_SET_LTECOEX_R_DATA_V1_8822C(x, v) \
  18433. (BIT_CLEAR_LTECOEX_R_DATA_V1_8822C(x) | BIT_LTECOEX_R_DATA_V1_8822C(v))
  18434. /* 2 REG_NOT_VALID_8822C */
  18435. /* 2 REG_NOT_VALID_8822C */
  18436. /* 2 REG_NOT_VALID_8822C */
  18437. /* 2 REG_NOT_VALID_8822C */
  18438. /* 2 REG_NOT_VALID_8822C */
  18439. /* 2 REG_NOT_VALID_8822C */
  18440. /* 2 REG_NOT_VALID_8822C */
  18441. /* 2 REG_NOT_VALID_8822C */
  18442. /* 2 REG_NOT_VALID_8822C */
  18443. /* 2 REG_NOT_VALID_8822C */
  18444. /* 2 REG_NOT_VALID_8822C */
  18445. /* 2 REG_NOT_VALID_8822C */
  18446. /* 2 REG_NOT_VALID_8822C */
  18447. /* 2 REG_NOT_VALID_8822C */
  18448. /* 2 REG_NOT_VALID_8822C */
  18449. /* 2 REG_NOT_VALID_8822C */
  18450. /* 2 REG_NOT_VALID_8822C */
  18451. /* 2 REG_NOT_VALID_8822C */
  18452. /* 2 REG_NOT_VALID_8822C */
  18453. /* 2 REG_NOT_VALID_8822C */
  18454. /* 2 REG_NOT_VALID_8822C */
  18455. /* 2 REG_NOT_VALID_8822C */
  18456. /* 2 REG_NOT_VALID_8822C */
  18457. /* 2 REG_NOT_VALID_8822C */
  18458. /* 2 REG_NOT_VALID_8822C */
  18459. /* 2 REG_NOT_VALID_8822C */
  18460. /* 2 REG_NOT_VALID_8822C */
  18461. /* 2 REG_NOT_VALID_8822C */
  18462. /* 2 REG_NOT_VALID_8822C */
  18463. /* 2 REG_NOT_VALID_8822C */
  18464. /* 2 REG_NOT_VALID_8822C */
  18465. /* 2 REG_NOT_VALID_8822C */
  18466. /* 2 REG_NOT_VALID_8822C */
  18467. /* 2 REG_NOT_VALID_8822C */
  18468. /* 2 REG_NOT_VALID_8822C */
  18469. /* 2 REG_NOT_VALID_8822C */
  18470. /* 2 REG_NOT_VALID_8822C */
  18471. /* 2 REG_NOT_VALID_8822C */
  18472. /* 2 REG_NOT_VALID_8822C */
  18473. /* 2 REG_NOT_VALID_8822C */
  18474. /* 2 REG_NOT_VALID_8822C */
  18475. /* 2 REG_NOT_VALID_8822C */
  18476. /* 2 REG_NOT_VALID_8822C */
  18477. /* 2 REG_NOT_VALID_8822C */
  18478. /* 2 REG_NOT_VALID_8822C */
  18479. /* 2 REG_NOT_VALID_8822C */
  18480. /* 2 REG_NOT_VALID_8822C */
  18481. /* 2 REG_NOT_VALID_8822C */
  18482. /* 2 REG_NOT_VALID_8822C */
  18483. /* 2 REG_NOT_VALID_8822C */
  18484. /* 2 REG_NOT_VALID_8822C */
  18485. /* 2 REG_NOT_VALID_8822C */
  18486. /* 2 REG_NOT_VALID_8822C */
  18487. /* 2 REG_NOT_VALID_8822C */
  18488. /* 2 REG_NOT_VALID_8822C */
  18489. /* 2 REG_NOT_VALID_8822C */
  18490. /* 2 REG_NOT_VALID_8822C */
  18491. /* 2 REG_NOT_VALID_8822C */
  18492. /* 2 REG_NOT_VALID_8822C */
  18493. /* 2 REG_NOT_VALID_8822C */
  18494. /* 2 REG_NOT_VALID_8822C */
  18495. /* 2 REG_SDIO_TX_CTRL_8822C */
  18496. #define BIT_SHIFT_SDIO_INT_TIMEOUT_8822C 16
  18497. #define BIT_MASK_SDIO_INT_TIMEOUT_8822C 0xffff
  18498. #define BIT_SDIO_INT_TIMEOUT_8822C(x) \
  18499. (((x) & BIT_MASK_SDIO_INT_TIMEOUT_8822C) \
  18500. << BIT_SHIFT_SDIO_INT_TIMEOUT_8822C)
  18501. #define BITS_SDIO_INT_TIMEOUT_8822C \
  18502. (BIT_MASK_SDIO_INT_TIMEOUT_8822C << BIT_SHIFT_SDIO_INT_TIMEOUT_8822C)
  18503. #define BIT_CLEAR_SDIO_INT_TIMEOUT_8822C(x) \
  18504. ((x) & (~BITS_SDIO_INT_TIMEOUT_8822C))
  18505. #define BIT_GET_SDIO_INT_TIMEOUT_8822C(x) \
  18506. (((x) >> BIT_SHIFT_SDIO_INT_TIMEOUT_8822C) & \
  18507. BIT_MASK_SDIO_INT_TIMEOUT_8822C)
  18508. #define BIT_SET_SDIO_INT_TIMEOUT_8822C(x, v) \
  18509. (BIT_CLEAR_SDIO_INT_TIMEOUT_8822C(x) | BIT_SDIO_INT_TIMEOUT_8822C(v))
  18510. #define BIT_IO_ERR_STATUS_8822C BIT(15)
  18511. #define BIT_CMD53_W_MIX_8822C BIT(14)
  18512. #define BIT_CMD53_TX_FORMAT_8822C BIT(13)
  18513. #define BIT_CMD53_R_TIMEOUT_MASK_8822C BIT(12)
  18514. #define BIT_SHIFT_CMD53_R_TIMEOUT_UNIT_8822C 10
  18515. #define BIT_MASK_CMD53_R_TIMEOUT_UNIT_8822C 0x3
  18516. #define BIT_CMD53_R_TIMEOUT_UNIT_8822C(x) \
  18517. (((x) & BIT_MASK_CMD53_R_TIMEOUT_UNIT_8822C) \
  18518. << BIT_SHIFT_CMD53_R_TIMEOUT_UNIT_8822C)
  18519. #define BITS_CMD53_R_TIMEOUT_UNIT_8822C \
  18520. (BIT_MASK_CMD53_R_TIMEOUT_UNIT_8822C \
  18521. << BIT_SHIFT_CMD53_R_TIMEOUT_UNIT_8822C)
  18522. #define BIT_CLEAR_CMD53_R_TIMEOUT_UNIT_8822C(x) \
  18523. ((x) & (~BITS_CMD53_R_TIMEOUT_UNIT_8822C))
  18524. #define BIT_GET_CMD53_R_TIMEOUT_UNIT_8822C(x) \
  18525. (((x) >> BIT_SHIFT_CMD53_R_TIMEOUT_UNIT_8822C) & \
  18526. BIT_MASK_CMD53_R_TIMEOUT_UNIT_8822C)
  18527. #define BIT_SET_CMD53_R_TIMEOUT_UNIT_8822C(x, v) \
  18528. (BIT_CLEAR_CMD53_R_TIMEOUT_UNIT_8822C(x) | \
  18529. BIT_CMD53_R_TIMEOUT_UNIT_8822C(v))
  18530. #define BIT_REPLY_ERRCRC_IN_DATA_8822C BIT(9)
  18531. #define BIT_EN_CMD53_OVERLAP_8822C BIT(8)
  18532. #define BIT_REPLY_ERR_IN_R5_8822C BIT(7)
  18533. #define BIT_R18A_EN_8822C BIT(6)
  18534. #define BIT_SDIO_CMD_FORCE_VLD_8822C BIT(5)
  18535. #define BIT_INIT_CMD_EN_8822C BIT(4)
  18536. #define BIT_RXINT_READ_MASK_DIS_8822C BIT(3)
  18537. #define BIT_EN_RXDMA_MASK_INT_8822C BIT(2)
  18538. #define BIT_EN_MASK_TIMER_8822C BIT(1)
  18539. #define BIT_CMD_ERR_STOP_INT_EN_8822C BIT(0)
  18540. /* 2 REG_SDIO_CMD11_VOL_SWITCH_8822C */
  18541. #define BIT_SHIFT_CMD11_SEQ_END_DELAY_8822C 4
  18542. #define BIT_MASK_CMD11_SEQ_END_DELAY_8822C 0xf
  18543. #define BIT_CMD11_SEQ_END_DELAY_8822C(x) \
  18544. (((x) & BIT_MASK_CMD11_SEQ_END_DELAY_8822C) \
  18545. << BIT_SHIFT_CMD11_SEQ_END_DELAY_8822C)
  18546. #define BITS_CMD11_SEQ_END_DELAY_8822C \
  18547. (BIT_MASK_CMD11_SEQ_END_DELAY_8822C \
  18548. << BIT_SHIFT_CMD11_SEQ_END_DELAY_8822C)
  18549. #define BIT_CLEAR_CMD11_SEQ_END_DELAY_8822C(x) \
  18550. ((x) & (~BITS_CMD11_SEQ_END_DELAY_8822C))
  18551. #define BIT_GET_CMD11_SEQ_END_DELAY_8822C(x) \
  18552. (((x) >> BIT_SHIFT_CMD11_SEQ_END_DELAY_8822C) & \
  18553. BIT_MASK_CMD11_SEQ_END_DELAY_8822C)
  18554. #define BIT_SET_CMD11_SEQ_END_DELAY_8822C(x, v) \
  18555. (BIT_CLEAR_CMD11_SEQ_END_DELAY_8822C(x) | \
  18556. BIT_CMD11_SEQ_END_DELAY_8822C(v))
  18557. #define BIT_SHIFT_CMD11_SEQ_SAMPLE_INTERVAL_8822C 1
  18558. #define BIT_MASK_CMD11_SEQ_SAMPLE_INTERVAL_8822C 0x7
  18559. #define BIT_CMD11_SEQ_SAMPLE_INTERVAL_8822C(x) \
  18560. (((x) & BIT_MASK_CMD11_SEQ_SAMPLE_INTERVAL_8822C) \
  18561. << BIT_SHIFT_CMD11_SEQ_SAMPLE_INTERVAL_8822C)
  18562. #define BITS_CMD11_SEQ_SAMPLE_INTERVAL_8822C \
  18563. (BIT_MASK_CMD11_SEQ_SAMPLE_INTERVAL_8822C \
  18564. << BIT_SHIFT_CMD11_SEQ_SAMPLE_INTERVAL_8822C)
  18565. #define BIT_CLEAR_CMD11_SEQ_SAMPLE_INTERVAL_8822C(x) \
  18566. ((x) & (~BITS_CMD11_SEQ_SAMPLE_INTERVAL_8822C))
  18567. #define BIT_GET_CMD11_SEQ_SAMPLE_INTERVAL_8822C(x) \
  18568. (((x) >> BIT_SHIFT_CMD11_SEQ_SAMPLE_INTERVAL_8822C) & \
  18569. BIT_MASK_CMD11_SEQ_SAMPLE_INTERVAL_8822C)
  18570. #define BIT_SET_CMD11_SEQ_SAMPLE_INTERVAL_8822C(x, v) \
  18571. (BIT_CLEAR_CMD11_SEQ_SAMPLE_INTERVAL_8822C(x) | \
  18572. BIT_CMD11_SEQ_SAMPLE_INTERVAL_8822C(v))
  18573. #define BIT_CMD11_SEQ_EN_8822C BIT(0)
  18574. /* 2 REG_SDIO_CTRL_8822C */
  18575. #define BIT_SIG_OUT_PH_8822C BIT(0)
  18576. /* 2 REG_SDIO_DRIVING_8822C */
  18577. #define BIT_SHIFT_SDIO_DRV_TYPE_D_8822C 12
  18578. #define BIT_MASK_SDIO_DRV_TYPE_D_8822C 0xf
  18579. #define BIT_SDIO_DRV_TYPE_D_8822C(x) \
  18580. (((x) & BIT_MASK_SDIO_DRV_TYPE_D_8822C) \
  18581. << BIT_SHIFT_SDIO_DRV_TYPE_D_8822C)
  18582. #define BITS_SDIO_DRV_TYPE_D_8822C \
  18583. (BIT_MASK_SDIO_DRV_TYPE_D_8822C << BIT_SHIFT_SDIO_DRV_TYPE_D_8822C)
  18584. #define BIT_CLEAR_SDIO_DRV_TYPE_D_8822C(x) ((x) & (~BITS_SDIO_DRV_TYPE_D_8822C))
  18585. #define BIT_GET_SDIO_DRV_TYPE_D_8822C(x) \
  18586. (((x) >> BIT_SHIFT_SDIO_DRV_TYPE_D_8822C) & \
  18587. BIT_MASK_SDIO_DRV_TYPE_D_8822C)
  18588. #define BIT_SET_SDIO_DRV_TYPE_D_8822C(x, v) \
  18589. (BIT_CLEAR_SDIO_DRV_TYPE_D_8822C(x) | BIT_SDIO_DRV_TYPE_D_8822C(v))
  18590. #define BIT_SHIFT_SDIO_DRV_TYPE_C_8822C 8
  18591. #define BIT_MASK_SDIO_DRV_TYPE_C_8822C 0xf
  18592. #define BIT_SDIO_DRV_TYPE_C_8822C(x) \
  18593. (((x) & BIT_MASK_SDIO_DRV_TYPE_C_8822C) \
  18594. << BIT_SHIFT_SDIO_DRV_TYPE_C_8822C)
  18595. #define BITS_SDIO_DRV_TYPE_C_8822C \
  18596. (BIT_MASK_SDIO_DRV_TYPE_C_8822C << BIT_SHIFT_SDIO_DRV_TYPE_C_8822C)
  18597. #define BIT_CLEAR_SDIO_DRV_TYPE_C_8822C(x) ((x) & (~BITS_SDIO_DRV_TYPE_C_8822C))
  18598. #define BIT_GET_SDIO_DRV_TYPE_C_8822C(x) \
  18599. (((x) >> BIT_SHIFT_SDIO_DRV_TYPE_C_8822C) & \
  18600. BIT_MASK_SDIO_DRV_TYPE_C_8822C)
  18601. #define BIT_SET_SDIO_DRV_TYPE_C_8822C(x, v) \
  18602. (BIT_CLEAR_SDIO_DRV_TYPE_C_8822C(x) | BIT_SDIO_DRV_TYPE_C_8822C(v))
  18603. #define BIT_SHIFT_SDIO_DRV_TYPE_B_8822C 4
  18604. #define BIT_MASK_SDIO_DRV_TYPE_B_8822C 0xf
  18605. #define BIT_SDIO_DRV_TYPE_B_8822C(x) \
  18606. (((x) & BIT_MASK_SDIO_DRV_TYPE_B_8822C) \
  18607. << BIT_SHIFT_SDIO_DRV_TYPE_B_8822C)
  18608. #define BITS_SDIO_DRV_TYPE_B_8822C \
  18609. (BIT_MASK_SDIO_DRV_TYPE_B_8822C << BIT_SHIFT_SDIO_DRV_TYPE_B_8822C)
  18610. #define BIT_CLEAR_SDIO_DRV_TYPE_B_8822C(x) ((x) & (~BITS_SDIO_DRV_TYPE_B_8822C))
  18611. #define BIT_GET_SDIO_DRV_TYPE_B_8822C(x) \
  18612. (((x) >> BIT_SHIFT_SDIO_DRV_TYPE_B_8822C) & \
  18613. BIT_MASK_SDIO_DRV_TYPE_B_8822C)
  18614. #define BIT_SET_SDIO_DRV_TYPE_B_8822C(x, v) \
  18615. (BIT_CLEAR_SDIO_DRV_TYPE_B_8822C(x) | BIT_SDIO_DRV_TYPE_B_8822C(v))
  18616. #define BIT_SHIFT_SDIO_DRV_TYPE_A_8822C 0
  18617. #define BIT_MASK_SDIO_DRV_TYPE_A_8822C 0xf
  18618. #define BIT_SDIO_DRV_TYPE_A_8822C(x) \
  18619. (((x) & BIT_MASK_SDIO_DRV_TYPE_A_8822C) \
  18620. << BIT_SHIFT_SDIO_DRV_TYPE_A_8822C)
  18621. #define BITS_SDIO_DRV_TYPE_A_8822C \
  18622. (BIT_MASK_SDIO_DRV_TYPE_A_8822C << BIT_SHIFT_SDIO_DRV_TYPE_A_8822C)
  18623. #define BIT_CLEAR_SDIO_DRV_TYPE_A_8822C(x) ((x) & (~BITS_SDIO_DRV_TYPE_A_8822C))
  18624. #define BIT_GET_SDIO_DRV_TYPE_A_8822C(x) \
  18625. (((x) >> BIT_SHIFT_SDIO_DRV_TYPE_A_8822C) & \
  18626. BIT_MASK_SDIO_DRV_TYPE_A_8822C)
  18627. #define BIT_SET_SDIO_DRV_TYPE_A_8822C(x, v) \
  18628. (BIT_CLEAR_SDIO_DRV_TYPE_A_8822C(x) | BIT_SDIO_DRV_TYPE_A_8822C(v))
  18629. /* 2 REG_SDIO_MONITOR_8822C */
  18630. #define BIT_SHIFT_SDIO_INT_START_8822C 0
  18631. #define BIT_MASK_SDIO_INT_START_8822C 0xffffffffL
  18632. #define BIT_SDIO_INT_START_8822C(x) \
  18633. (((x) & BIT_MASK_SDIO_INT_START_8822C) \
  18634. << BIT_SHIFT_SDIO_INT_START_8822C)
  18635. #define BITS_SDIO_INT_START_8822C \
  18636. (BIT_MASK_SDIO_INT_START_8822C << BIT_SHIFT_SDIO_INT_START_8822C)
  18637. #define BIT_CLEAR_SDIO_INT_START_8822C(x) ((x) & (~BITS_SDIO_INT_START_8822C))
  18638. #define BIT_GET_SDIO_INT_START_8822C(x) \
  18639. (((x) >> BIT_SHIFT_SDIO_INT_START_8822C) & \
  18640. BIT_MASK_SDIO_INT_START_8822C)
  18641. #define BIT_SET_SDIO_INT_START_8822C(x, v) \
  18642. (BIT_CLEAR_SDIO_INT_START_8822C(x) | BIT_SDIO_INT_START_8822C(v))
  18643. /* 2 REG_SDIO_MONITOR_2_8822C */
  18644. #define BIT_CMD53_WT_EN_8822C BIT(23)
  18645. #define BIT_SHIFT_SDIO_CLK_MONITOR_8822C 21
  18646. #define BIT_MASK_SDIO_CLK_MONITOR_8822C 0x3
  18647. #define BIT_SDIO_CLK_MONITOR_8822C(x) \
  18648. (((x) & BIT_MASK_SDIO_CLK_MONITOR_8822C) \
  18649. << BIT_SHIFT_SDIO_CLK_MONITOR_8822C)
  18650. #define BITS_SDIO_CLK_MONITOR_8822C \
  18651. (BIT_MASK_SDIO_CLK_MONITOR_8822C << BIT_SHIFT_SDIO_CLK_MONITOR_8822C)
  18652. #define BIT_CLEAR_SDIO_CLK_MONITOR_8822C(x) \
  18653. ((x) & (~BITS_SDIO_CLK_MONITOR_8822C))
  18654. #define BIT_GET_SDIO_CLK_MONITOR_8822C(x) \
  18655. (((x) >> BIT_SHIFT_SDIO_CLK_MONITOR_8822C) & \
  18656. BIT_MASK_SDIO_CLK_MONITOR_8822C)
  18657. #define BIT_SET_SDIO_CLK_MONITOR_8822C(x, v) \
  18658. (BIT_CLEAR_SDIO_CLK_MONITOR_8822C(x) | BIT_SDIO_CLK_MONITOR_8822C(v))
  18659. #define BIT_SHIFT_SDIO_CLK_CNT_8822C 0
  18660. #define BIT_MASK_SDIO_CLK_CNT_8822C 0x1fffff
  18661. #define BIT_SDIO_CLK_CNT_8822C(x) \
  18662. (((x) & BIT_MASK_SDIO_CLK_CNT_8822C) << BIT_SHIFT_SDIO_CLK_CNT_8822C)
  18663. #define BITS_SDIO_CLK_CNT_8822C \
  18664. (BIT_MASK_SDIO_CLK_CNT_8822C << BIT_SHIFT_SDIO_CLK_CNT_8822C)
  18665. #define BIT_CLEAR_SDIO_CLK_CNT_8822C(x) ((x) & (~BITS_SDIO_CLK_CNT_8822C))
  18666. #define BIT_GET_SDIO_CLK_CNT_8822C(x) \
  18667. (((x) >> BIT_SHIFT_SDIO_CLK_CNT_8822C) & BIT_MASK_SDIO_CLK_CNT_8822C)
  18668. #define BIT_SET_SDIO_CLK_CNT_8822C(x, v) \
  18669. (BIT_CLEAR_SDIO_CLK_CNT_8822C(x) | BIT_SDIO_CLK_CNT_8822C(v))
  18670. /* 2 REG_SDIO_HIMR_8822C */
  18671. #define BIT_SDIO_CRCERR_MSK_8822C BIT(31)
  18672. #define BIT_SDIO_HSISR3_IND_MSK_8822C BIT(30)
  18673. #define BIT_SDIO_HSISR2_IND_MSK_8822C BIT(29)
  18674. #define BIT_SDIO_HEISR_IND_MSK_8822C BIT(28)
  18675. #define BIT_SDIO_CTWEND_MSK_8822C BIT(27)
  18676. #define BIT_SDIO_ATIMEND_E_MSK_8822C BIT(26)
  18677. #define BIT_SDIIO_ATIMEND_MSK_8822C BIT(25)
  18678. #define BIT_SDIO_OCPINT_MSK_8822C BIT(24)
  18679. #define BIT_SDIO_PSTIMEOUT_MSK_8822C BIT(23)
  18680. #define BIT_SDIO_GTINT4_MSK_8822C BIT(22)
  18681. #define BIT_SDIO_GTINT3_MSK_8822C BIT(21)
  18682. #define BIT_SDIO_HSISR_IND_MSK_8822C BIT(20)
  18683. #define BIT_SDIO_CPWM2_MSK_8822C BIT(19)
  18684. #define BIT_SDIO_CPWM1_MSK_8822C BIT(18)
  18685. #define BIT_SDIO_C2HCMD_INT_MSK_8822C BIT(17)
  18686. #define BIT_SDIO_BCNERLY_INT_MSK_8822C BIT(16)
  18687. #define BIT_SDIO_TXBCNERR_MSK_8822C BIT(7)
  18688. #define BIT_SDIO_TXBCNOK_MSK_8822C BIT(6)
  18689. #define BIT_SDIO_RXFOVW_MSK_8822C BIT(5)
  18690. #define BIT_SDIO_TXFOVW_MSK_8822C BIT(4)
  18691. #define BIT_SDIO_RXERR_MSK_8822C BIT(3)
  18692. #define BIT_SDIO_TXERR_MSK_8822C BIT(2)
  18693. #define BIT_SDIO_AVAL_MSK_8822C BIT(1)
  18694. #define BIT_RX_REQUEST_MSK_8822C BIT(0)
  18695. /* 2 REG_SDIO_HISR_8822C */
  18696. #define BIT_SDIO_CRCERR_8822C BIT(31)
  18697. #define BIT_SDIO_HSISR3_IND_8822C BIT(30)
  18698. #define BIT_SDIO_HSISR2_IND_8822C BIT(29)
  18699. #define BIT_SDIO_HEISR_IND_8822C BIT(28)
  18700. #define BIT_SDIO_CTWEND_8822C BIT(27)
  18701. #define BIT_SDIO_ATIMEND_E_8822C BIT(26)
  18702. #define BIT_SDIO_ATIMEND_8822C BIT(25)
  18703. #define BIT_SDIO_OCPINT_8822C BIT(24)
  18704. #define BIT_SDIO_PSTIMEOUT_8822C BIT(23)
  18705. #define BIT_SDIO_GTINT4_8822C BIT(22)
  18706. #define BIT_SDIO_GTINT3_8822C BIT(21)
  18707. #define BIT_SDIO_HSISR_IND_8822C BIT(20)
  18708. #define BIT_SDIO_CPWM2_8822C BIT(19)
  18709. #define BIT_SDIO_CPWM1_8822C BIT(18)
  18710. #define BIT_SDIO_C2HCMD_INT_8822C BIT(17)
  18711. #define BIT_SDIO_BCNERLY_INT_8822C BIT(16)
  18712. #define BIT_SDIO_TXBCNERR_8822C BIT(7)
  18713. #define BIT_SDIO_TXBCNOK_8822C BIT(6)
  18714. #define BIT_SDIO_RXFOVW_8822C BIT(5)
  18715. #define BIT_SDIO_TXFOVW_8822C BIT(4)
  18716. #define BIT_SDIO_RXERR_8822C BIT(3)
  18717. #define BIT_SDIO_TXERR_8822C BIT(2)
  18718. #define BIT_SDIO_AVAL_8822C BIT(1)
  18719. #define BIT_RX_REQUEST_8822C BIT(0)
  18720. /* 2 REG_SDIO_RX_REQ_LEN_8822C */
  18721. #define BIT_SHIFT_RX_REQ_LEN_V1_8822C 0
  18722. #define BIT_MASK_RX_REQ_LEN_V1_8822C 0x3ffff
  18723. #define BIT_RX_REQ_LEN_V1_8822C(x) \
  18724. (((x) & BIT_MASK_RX_REQ_LEN_V1_8822C) << BIT_SHIFT_RX_REQ_LEN_V1_8822C)
  18725. #define BITS_RX_REQ_LEN_V1_8822C \
  18726. (BIT_MASK_RX_REQ_LEN_V1_8822C << BIT_SHIFT_RX_REQ_LEN_V1_8822C)
  18727. #define BIT_CLEAR_RX_REQ_LEN_V1_8822C(x) ((x) & (~BITS_RX_REQ_LEN_V1_8822C))
  18728. #define BIT_GET_RX_REQ_LEN_V1_8822C(x) \
  18729. (((x) >> BIT_SHIFT_RX_REQ_LEN_V1_8822C) & BIT_MASK_RX_REQ_LEN_V1_8822C)
  18730. #define BIT_SET_RX_REQ_LEN_V1_8822C(x, v) \
  18731. (BIT_CLEAR_RX_REQ_LEN_V1_8822C(x) | BIT_RX_REQ_LEN_V1_8822C(v))
  18732. /* 2 REG_SDIO_FREE_TXPG_SEQ_V1_8822C */
  18733. #define BIT_SHIFT_FREE_TXPG_SEQ_8822C 0
  18734. #define BIT_MASK_FREE_TXPG_SEQ_8822C 0xff
  18735. #define BIT_FREE_TXPG_SEQ_8822C(x) \
  18736. (((x) & BIT_MASK_FREE_TXPG_SEQ_8822C) << BIT_SHIFT_FREE_TXPG_SEQ_8822C)
  18737. #define BITS_FREE_TXPG_SEQ_8822C \
  18738. (BIT_MASK_FREE_TXPG_SEQ_8822C << BIT_SHIFT_FREE_TXPG_SEQ_8822C)
  18739. #define BIT_CLEAR_FREE_TXPG_SEQ_8822C(x) ((x) & (~BITS_FREE_TXPG_SEQ_8822C))
  18740. #define BIT_GET_FREE_TXPG_SEQ_8822C(x) \
  18741. (((x) >> BIT_SHIFT_FREE_TXPG_SEQ_8822C) & BIT_MASK_FREE_TXPG_SEQ_8822C)
  18742. #define BIT_SET_FREE_TXPG_SEQ_8822C(x, v) \
  18743. (BIT_CLEAR_FREE_TXPG_SEQ_8822C(x) | BIT_FREE_TXPG_SEQ_8822C(v))
  18744. /* 2 REG_SDIO_FREE_TXPG_8822C */
  18745. #define BIT_SHIFT_MID_FREEPG_V1_8822C 16
  18746. #define BIT_MASK_MID_FREEPG_V1_8822C 0xfff
  18747. #define BIT_MID_FREEPG_V1_8822C(x) \
  18748. (((x) & BIT_MASK_MID_FREEPG_V1_8822C) << BIT_SHIFT_MID_FREEPG_V1_8822C)
  18749. #define BITS_MID_FREEPG_V1_8822C \
  18750. (BIT_MASK_MID_FREEPG_V1_8822C << BIT_SHIFT_MID_FREEPG_V1_8822C)
  18751. #define BIT_CLEAR_MID_FREEPG_V1_8822C(x) ((x) & (~BITS_MID_FREEPG_V1_8822C))
  18752. #define BIT_GET_MID_FREEPG_V1_8822C(x) \
  18753. (((x) >> BIT_SHIFT_MID_FREEPG_V1_8822C) & BIT_MASK_MID_FREEPG_V1_8822C)
  18754. #define BIT_SET_MID_FREEPG_V1_8822C(x, v) \
  18755. (BIT_CLEAR_MID_FREEPG_V1_8822C(x) | BIT_MID_FREEPG_V1_8822C(v))
  18756. #define BIT_SHIFT_HIQ_FREEPG_V1_8822C 0
  18757. #define BIT_MASK_HIQ_FREEPG_V1_8822C 0xfff
  18758. #define BIT_HIQ_FREEPG_V1_8822C(x) \
  18759. (((x) & BIT_MASK_HIQ_FREEPG_V1_8822C) << BIT_SHIFT_HIQ_FREEPG_V1_8822C)
  18760. #define BITS_HIQ_FREEPG_V1_8822C \
  18761. (BIT_MASK_HIQ_FREEPG_V1_8822C << BIT_SHIFT_HIQ_FREEPG_V1_8822C)
  18762. #define BIT_CLEAR_HIQ_FREEPG_V1_8822C(x) ((x) & (~BITS_HIQ_FREEPG_V1_8822C))
  18763. #define BIT_GET_HIQ_FREEPG_V1_8822C(x) \
  18764. (((x) >> BIT_SHIFT_HIQ_FREEPG_V1_8822C) & BIT_MASK_HIQ_FREEPG_V1_8822C)
  18765. #define BIT_SET_HIQ_FREEPG_V1_8822C(x, v) \
  18766. (BIT_CLEAR_HIQ_FREEPG_V1_8822C(x) | BIT_HIQ_FREEPG_V1_8822C(v))
  18767. /* 2 REG_SDIO_FREE_TXPG2_8822C */
  18768. #define BIT_SHIFT_PUB_FREEPG_V1_8822C 16
  18769. #define BIT_MASK_PUB_FREEPG_V1_8822C 0xfff
  18770. #define BIT_PUB_FREEPG_V1_8822C(x) \
  18771. (((x) & BIT_MASK_PUB_FREEPG_V1_8822C) << BIT_SHIFT_PUB_FREEPG_V1_8822C)
  18772. #define BITS_PUB_FREEPG_V1_8822C \
  18773. (BIT_MASK_PUB_FREEPG_V1_8822C << BIT_SHIFT_PUB_FREEPG_V1_8822C)
  18774. #define BIT_CLEAR_PUB_FREEPG_V1_8822C(x) ((x) & (~BITS_PUB_FREEPG_V1_8822C))
  18775. #define BIT_GET_PUB_FREEPG_V1_8822C(x) \
  18776. (((x) >> BIT_SHIFT_PUB_FREEPG_V1_8822C) & BIT_MASK_PUB_FREEPG_V1_8822C)
  18777. #define BIT_SET_PUB_FREEPG_V1_8822C(x, v) \
  18778. (BIT_CLEAR_PUB_FREEPG_V1_8822C(x) | BIT_PUB_FREEPG_V1_8822C(v))
  18779. #define BIT_SHIFT_LOW_FREEPG_V1_8822C 0
  18780. #define BIT_MASK_LOW_FREEPG_V1_8822C 0xfff
  18781. #define BIT_LOW_FREEPG_V1_8822C(x) \
  18782. (((x) & BIT_MASK_LOW_FREEPG_V1_8822C) << BIT_SHIFT_LOW_FREEPG_V1_8822C)
  18783. #define BITS_LOW_FREEPG_V1_8822C \
  18784. (BIT_MASK_LOW_FREEPG_V1_8822C << BIT_SHIFT_LOW_FREEPG_V1_8822C)
  18785. #define BIT_CLEAR_LOW_FREEPG_V1_8822C(x) ((x) & (~BITS_LOW_FREEPG_V1_8822C))
  18786. #define BIT_GET_LOW_FREEPG_V1_8822C(x) \
  18787. (((x) >> BIT_SHIFT_LOW_FREEPG_V1_8822C) & BIT_MASK_LOW_FREEPG_V1_8822C)
  18788. #define BIT_SET_LOW_FREEPG_V1_8822C(x, v) \
  18789. (BIT_CLEAR_LOW_FREEPG_V1_8822C(x) | BIT_LOW_FREEPG_V1_8822C(v))
  18790. /* 2 REG_SDIO_OQT_FREE_TXPG_V1_8822C */
  18791. #define BIT_SHIFT_NOAC_OQT_FREEPG_V1_8822C 24
  18792. #define BIT_MASK_NOAC_OQT_FREEPG_V1_8822C 0xff
  18793. #define BIT_NOAC_OQT_FREEPG_V1_8822C(x) \
  18794. (((x) & BIT_MASK_NOAC_OQT_FREEPG_V1_8822C) \
  18795. << BIT_SHIFT_NOAC_OQT_FREEPG_V1_8822C)
  18796. #define BITS_NOAC_OQT_FREEPG_V1_8822C \
  18797. (BIT_MASK_NOAC_OQT_FREEPG_V1_8822C \
  18798. << BIT_SHIFT_NOAC_OQT_FREEPG_V1_8822C)
  18799. #define BIT_CLEAR_NOAC_OQT_FREEPG_V1_8822C(x) \
  18800. ((x) & (~BITS_NOAC_OQT_FREEPG_V1_8822C))
  18801. #define BIT_GET_NOAC_OQT_FREEPG_V1_8822C(x) \
  18802. (((x) >> BIT_SHIFT_NOAC_OQT_FREEPG_V1_8822C) & \
  18803. BIT_MASK_NOAC_OQT_FREEPG_V1_8822C)
  18804. #define BIT_SET_NOAC_OQT_FREEPG_V1_8822C(x, v) \
  18805. (BIT_CLEAR_NOAC_OQT_FREEPG_V1_8822C(x) | \
  18806. BIT_NOAC_OQT_FREEPG_V1_8822C(v))
  18807. #define BIT_SHIFT_AC_OQT_FREEPG_V1_8822C 16
  18808. #define BIT_MASK_AC_OQT_FREEPG_V1_8822C 0xff
  18809. #define BIT_AC_OQT_FREEPG_V1_8822C(x) \
  18810. (((x) & BIT_MASK_AC_OQT_FREEPG_V1_8822C) \
  18811. << BIT_SHIFT_AC_OQT_FREEPG_V1_8822C)
  18812. #define BITS_AC_OQT_FREEPG_V1_8822C \
  18813. (BIT_MASK_AC_OQT_FREEPG_V1_8822C << BIT_SHIFT_AC_OQT_FREEPG_V1_8822C)
  18814. #define BIT_CLEAR_AC_OQT_FREEPG_V1_8822C(x) \
  18815. ((x) & (~BITS_AC_OQT_FREEPG_V1_8822C))
  18816. #define BIT_GET_AC_OQT_FREEPG_V1_8822C(x) \
  18817. (((x) >> BIT_SHIFT_AC_OQT_FREEPG_V1_8822C) & \
  18818. BIT_MASK_AC_OQT_FREEPG_V1_8822C)
  18819. #define BIT_SET_AC_OQT_FREEPG_V1_8822C(x, v) \
  18820. (BIT_CLEAR_AC_OQT_FREEPG_V1_8822C(x) | BIT_AC_OQT_FREEPG_V1_8822C(v))
  18821. #define BIT_SHIFT_EXQ_FREEPG_V1_8822C 0
  18822. #define BIT_MASK_EXQ_FREEPG_V1_8822C 0xfff
  18823. #define BIT_EXQ_FREEPG_V1_8822C(x) \
  18824. (((x) & BIT_MASK_EXQ_FREEPG_V1_8822C) << BIT_SHIFT_EXQ_FREEPG_V1_8822C)
  18825. #define BITS_EXQ_FREEPG_V1_8822C \
  18826. (BIT_MASK_EXQ_FREEPG_V1_8822C << BIT_SHIFT_EXQ_FREEPG_V1_8822C)
  18827. #define BIT_CLEAR_EXQ_FREEPG_V1_8822C(x) ((x) & (~BITS_EXQ_FREEPG_V1_8822C))
  18828. #define BIT_GET_EXQ_FREEPG_V1_8822C(x) \
  18829. (((x) >> BIT_SHIFT_EXQ_FREEPG_V1_8822C) & BIT_MASK_EXQ_FREEPG_V1_8822C)
  18830. #define BIT_SET_EXQ_FREEPG_V1_8822C(x, v) \
  18831. (BIT_CLEAR_EXQ_FREEPG_V1_8822C(x) | BIT_EXQ_FREEPG_V1_8822C(v))
  18832. /* 2 REG_SDIO_TXPKT_EMPTY_8822C */
  18833. #define BIT_SDIO_BCNQ_EMPTY_8822C BIT(11)
  18834. #define BIT_SDIO_HQQ_EMPTY_8822C BIT(10)
  18835. #define BIT_SDIO_MQQ_EMPTY_8822C BIT(9)
  18836. #define BIT_SDIO_MGQ_CPU_EMPTY_8822C BIT(8)
  18837. #define BIT_SDIO_AC7Q_EMPTY_8822C BIT(7)
  18838. #define BIT_SDIO_AC6Q_EMPTY_8822C BIT(6)
  18839. #define BIT_SDIO_AC5Q_EMPTY_8822C BIT(5)
  18840. #define BIT_SDIO_AC4Q_EMPTY_8822C BIT(4)
  18841. #define BIT_SDIO_AC3Q_EMPTY_8822C BIT(3)
  18842. #define BIT_SDIO_AC2Q_EMPTY_8822C BIT(2)
  18843. #define BIT_SDIO_AC1Q_EMPTY_8822C BIT(1)
  18844. #define BIT_SDIO_AC0Q_EMPTY_8822C BIT(0)
  18845. /* 2 REG_SDIO_HTSFR_INFO_8822C */
  18846. #define BIT_SHIFT_HTSFR1_8822C 16
  18847. #define BIT_MASK_HTSFR1_8822C 0xffff
  18848. #define BIT_HTSFR1_8822C(x) \
  18849. (((x) & BIT_MASK_HTSFR1_8822C) << BIT_SHIFT_HTSFR1_8822C)
  18850. #define BITS_HTSFR1_8822C (BIT_MASK_HTSFR1_8822C << BIT_SHIFT_HTSFR1_8822C)
  18851. #define BIT_CLEAR_HTSFR1_8822C(x) ((x) & (~BITS_HTSFR1_8822C))
  18852. #define BIT_GET_HTSFR1_8822C(x) \
  18853. (((x) >> BIT_SHIFT_HTSFR1_8822C) & BIT_MASK_HTSFR1_8822C)
  18854. #define BIT_SET_HTSFR1_8822C(x, v) \
  18855. (BIT_CLEAR_HTSFR1_8822C(x) | BIT_HTSFR1_8822C(v))
  18856. #define BIT_SHIFT_HTSFR0_8822C 0
  18857. #define BIT_MASK_HTSFR0_8822C 0xffff
  18858. #define BIT_HTSFR0_8822C(x) \
  18859. (((x) & BIT_MASK_HTSFR0_8822C) << BIT_SHIFT_HTSFR0_8822C)
  18860. #define BITS_HTSFR0_8822C (BIT_MASK_HTSFR0_8822C << BIT_SHIFT_HTSFR0_8822C)
  18861. #define BIT_CLEAR_HTSFR0_8822C(x) ((x) & (~BITS_HTSFR0_8822C))
  18862. #define BIT_GET_HTSFR0_8822C(x) \
  18863. (((x) >> BIT_SHIFT_HTSFR0_8822C) & BIT_MASK_HTSFR0_8822C)
  18864. #define BIT_SET_HTSFR0_8822C(x, v) \
  18865. (BIT_CLEAR_HTSFR0_8822C(x) | BIT_HTSFR0_8822C(v))
  18866. /* 2 REG_SDIO_HCPWM1_V2_8822C */
  18867. #define BIT_TOGGLE_8822C BIT(7)
  18868. #define BIT_CUR_PS_8822C BIT(0)
  18869. /* 2 REG_SDIO_HCPWM2_V2_8822C */
  18870. /* 2 REG_SDIO_INDIRECT_REG_CFG_8822C */
  18871. #define BIT_INDIRECT_REG_RDY_8822C BIT(20)
  18872. #define BIT_INDIRECT_REG_R_8822C BIT(19)
  18873. #define BIT_INDIRECT_REG_W_8822C BIT(18)
  18874. #define BIT_SHIFT_INDIRECT_REG_SIZE_8822C 16
  18875. #define BIT_MASK_INDIRECT_REG_SIZE_8822C 0x3
  18876. #define BIT_INDIRECT_REG_SIZE_8822C(x) \
  18877. (((x) & BIT_MASK_INDIRECT_REG_SIZE_8822C) \
  18878. << BIT_SHIFT_INDIRECT_REG_SIZE_8822C)
  18879. #define BITS_INDIRECT_REG_SIZE_8822C \
  18880. (BIT_MASK_INDIRECT_REG_SIZE_8822C << BIT_SHIFT_INDIRECT_REG_SIZE_8822C)
  18881. #define BIT_CLEAR_INDIRECT_REG_SIZE_8822C(x) \
  18882. ((x) & (~BITS_INDIRECT_REG_SIZE_8822C))
  18883. #define BIT_GET_INDIRECT_REG_SIZE_8822C(x) \
  18884. (((x) >> BIT_SHIFT_INDIRECT_REG_SIZE_8822C) & \
  18885. BIT_MASK_INDIRECT_REG_SIZE_8822C)
  18886. #define BIT_SET_INDIRECT_REG_SIZE_8822C(x, v) \
  18887. (BIT_CLEAR_INDIRECT_REG_SIZE_8822C(x) | BIT_INDIRECT_REG_SIZE_8822C(v))
  18888. #define BIT_SHIFT_INDIRECT_REG_ADDR_8822C 0
  18889. #define BIT_MASK_INDIRECT_REG_ADDR_8822C 0xffff
  18890. #define BIT_INDIRECT_REG_ADDR_8822C(x) \
  18891. (((x) & BIT_MASK_INDIRECT_REG_ADDR_8822C) \
  18892. << BIT_SHIFT_INDIRECT_REG_ADDR_8822C)
  18893. #define BITS_INDIRECT_REG_ADDR_8822C \
  18894. (BIT_MASK_INDIRECT_REG_ADDR_8822C << BIT_SHIFT_INDIRECT_REG_ADDR_8822C)
  18895. #define BIT_CLEAR_INDIRECT_REG_ADDR_8822C(x) \
  18896. ((x) & (~BITS_INDIRECT_REG_ADDR_8822C))
  18897. #define BIT_GET_INDIRECT_REG_ADDR_8822C(x) \
  18898. (((x) >> BIT_SHIFT_INDIRECT_REG_ADDR_8822C) & \
  18899. BIT_MASK_INDIRECT_REG_ADDR_8822C)
  18900. #define BIT_SET_INDIRECT_REG_ADDR_8822C(x, v) \
  18901. (BIT_CLEAR_INDIRECT_REG_ADDR_8822C(x) | BIT_INDIRECT_REG_ADDR_8822C(v))
  18902. /* 2 REG_SDIO_INDIRECT_REG_DATA_8822C */
  18903. #define BIT_SHIFT_INDIRECT_REG_DATA_8822C 0
  18904. #define BIT_MASK_INDIRECT_REG_DATA_8822C 0xffffffffL
  18905. #define BIT_INDIRECT_REG_DATA_8822C(x) \
  18906. (((x) & BIT_MASK_INDIRECT_REG_DATA_8822C) \
  18907. << BIT_SHIFT_INDIRECT_REG_DATA_8822C)
  18908. #define BITS_INDIRECT_REG_DATA_8822C \
  18909. (BIT_MASK_INDIRECT_REG_DATA_8822C << BIT_SHIFT_INDIRECT_REG_DATA_8822C)
  18910. #define BIT_CLEAR_INDIRECT_REG_DATA_8822C(x) \
  18911. ((x) & (~BITS_INDIRECT_REG_DATA_8822C))
  18912. #define BIT_GET_INDIRECT_REG_DATA_8822C(x) \
  18913. (((x) >> BIT_SHIFT_INDIRECT_REG_DATA_8822C) & \
  18914. BIT_MASK_INDIRECT_REG_DATA_8822C)
  18915. #define BIT_SET_INDIRECT_REG_DATA_8822C(x, v) \
  18916. (BIT_CLEAR_INDIRECT_REG_DATA_8822C(x) | BIT_INDIRECT_REG_DATA_8822C(v))
  18917. /* 2 REG_SDIO_H2C_8822C */
  18918. #define BIT_SHIFT_SDIO_H2C_MSG_8822C 0
  18919. #define BIT_MASK_SDIO_H2C_MSG_8822C 0xffffffffL
  18920. #define BIT_SDIO_H2C_MSG_8822C(x) \
  18921. (((x) & BIT_MASK_SDIO_H2C_MSG_8822C) << BIT_SHIFT_SDIO_H2C_MSG_8822C)
  18922. #define BITS_SDIO_H2C_MSG_8822C \
  18923. (BIT_MASK_SDIO_H2C_MSG_8822C << BIT_SHIFT_SDIO_H2C_MSG_8822C)
  18924. #define BIT_CLEAR_SDIO_H2C_MSG_8822C(x) ((x) & (~BITS_SDIO_H2C_MSG_8822C))
  18925. #define BIT_GET_SDIO_H2C_MSG_8822C(x) \
  18926. (((x) >> BIT_SHIFT_SDIO_H2C_MSG_8822C) & BIT_MASK_SDIO_H2C_MSG_8822C)
  18927. #define BIT_SET_SDIO_H2C_MSG_8822C(x, v) \
  18928. (BIT_CLEAR_SDIO_H2C_MSG_8822C(x) | BIT_SDIO_H2C_MSG_8822C(v))
  18929. /* 2 REG_SDIO_C2H_8822C */
  18930. #define BIT_SHIFT_SDIO_C2H_MSG_8822C 0
  18931. #define BIT_MASK_SDIO_C2H_MSG_8822C 0xffffffffL
  18932. #define BIT_SDIO_C2H_MSG_8822C(x) \
  18933. (((x) & BIT_MASK_SDIO_C2H_MSG_8822C) << BIT_SHIFT_SDIO_C2H_MSG_8822C)
  18934. #define BITS_SDIO_C2H_MSG_8822C \
  18935. (BIT_MASK_SDIO_C2H_MSG_8822C << BIT_SHIFT_SDIO_C2H_MSG_8822C)
  18936. #define BIT_CLEAR_SDIO_C2H_MSG_8822C(x) ((x) & (~BITS_SDIO_C2H_MSG_8822C))
  18937. #define BIT_GET_SDIO_C2H_MSG_8822C(x) \
  18938. (((x) >> BIT_SHIFT_SDIO_C2H_MSG_8822C) & BIT_MASK_SDIO_C2H_MSG_8822C)
  18939. #define BIT_SET_SDIO_C2H_MSG_8822C(x, v) \
  18940. (BIT_CLEAR_SDIO_C2H_MSG_8822C(x) | BIT_SDIO_C2H_MSG_8822C(v))
  18941. /* 2 REG_SDIO_HRPWM1_8822C */
  18942. #define BIT_TOGGLE_8822C BIT(7)
  18943. #define BIT_ACK_8822C BIT(6)
  18944. #define BIT_REQ_PS_8822C BIT(0)
  18945. /* 2 REG_SDIO_HRPWM2_8822C */
  18946. /* 2 REG_SDIO_HPS_CLKR_8822C */
  18947. /* 2 REG_SDIO_BUS_CTRL_8822C */
  18948. #define BIT_INT_MASK_DIS_8822C BIT(4)
  18949. #define BIT_PAD_CLK_XHGE_EN_8822C BIT(3)
  18950. #define BIT_INTER_CLK_EN_8822C BIT(2)
  18951. #define BIT_EN_RPT_TXCRC_8822C BIT(1)
  18952. #define BIT_DIS_RXDMA_STS_8822C BIT(0)
  18953. /* 2 REG_SDIO_HSUS_CTRL_8822C */
  18954. #define BIT_INTR_CTRL_8822C BIT(4)
  18955. #define BIT_SDIO_VOLTAGE_8822C BIT(3)
  18956. #define BIT_BYPASS_INIT_8822C BIT(2)
  18957. #define BIT_HCI_RESUME_RDY_8822C BIT(1)
  18958. #define BIT_HCI_SUS_REQ_8822C BIT(0)
  18959. /* 2 REG_SDIO_RESPONSE_TIMER_8822C */
  18960. #define BIT_SHIFT_CMDIN_2RESP_TIMER_8822C 0
  18961. #define BIT_MASK_CMDIN_2RESP_TIMER_8822C 0xffff
  18962. #define BIT_CMDIN_2RESP_TIMER_8822C(x) \
  18963. (((x) & BIT_MASK_CMDIN_2RESP_TIMER_8822C) \
  18964. << BIT_SHIFT_CMDIN_2RESP_TIMER_8822C)
  18965. #define BITS_CMDIN_2RESP_TIMER_8822C \
  18966. (BIT_MASK_CMDIN_2RESP_TIMER_8822C << BIT_SHIFT_CMDIN_2RESP_TIMER_8822C)
  18967. #define BIT_CLEAR_CMDIN_2RESP_TIMER_8822C(x) \
  18968. ((x) & (~BITS_CMDIN_2RESP_TIMER_8822C))
  18969. #define BIT_GET_CMDIN_2RESP_TIMER_8822C(x) \
  18970. (((x) >> BIT_SHIFT_CMDIN_2RESP_TIMER_8822C) & \
  18971. BIT_MASK_CMDIN_2RESP_TIMER_8822C)
  18972. #define BIT_SET_CMDIN_2RESP_TIMER_8822C(x, v) \
  18973. (BIT_CLEAR_CMDIN_2RESP_TIMER_8822C(x) | BIT_CMDIN_2RESP_TIMER_8822C(v))
  18974. /* 2 REG_SDIO_CMD_CRC_8822C */
  18975. #define BIT_SHIFT_SDIO_CMD_CRC_V1_8822C 0
  18976. #define BIT_MASK_SDIO_CMD_CRC_V1_8822C 0xff
  18977. #define BIT_SDIO_CMD_CRC_V1_8822C(x) \
  18978. (((x) & BIT_MASK_SDIO_CMD_CRC_V1_8822C) \
  18979. << BIT_SHIFT_SDIO_CMD_CRC_V1_8822C)
  18980. #define BITS_SDIO_CMD_CRC_V1_8822C \
  18981. (BIT_MASK_SDIO_CMD_CRC_V1_8822C << BIT_SHIFT_SDIO_CMD_CRC_V1_8822C)
  18982. #define BIT_CLEAR_SDIO_CMD_CRC_V1_8822C(x) ((x) & (~BITS_SDIO_CMD_CRC_V1_8822C))
  18983. #define BIT_GET_SDIO_CMD_CRC_V1_8822C(x) \
  18984. (((x) >> BIT_SHIFT_SDIO_CMD_CRC_V1_8822C) & \
  18985. BIT_MASK_SDIO_CMD_CRC_V1_8822C)
  18986. #define BIT_SET_SDIO_CMD_CRC_V1_8822C(x, v) \
  18987. (BIT_CLEAR_SDIO_CMD_CRC_V1_8822C(x) | BIT_SDIO_CMD_CRC_V1_8822C(v))
  18988. /* 2 REG_SDIO_HSISR_8822C */
  18989. #define BIT_DRV_WLAN_INT_CLR_8822C BIT(1)
  18990. #define BIT_DRV_WLAN_INT_8822C BIT(0)
  18991. /* 2 REG_SDIO_HSIMR_8822C */
  18992. #define BIT_HISR_MASK_8822C BIT(0)
  18993. /* 2 REG_SDIO_DIOERR_RPT_8822C */
  18994. #define BIT_SDIO_PAGE_ERR_8822C BIT(0)
  18995. /* 2 REG_SDIO_CMD_ERRCNT_8822C */
  18996. #define BIT_SHIFT_CMD_CRC_ERR_CNT_8822C 0
  18997. #define BIT_MASK_CMD_CRC_ERR_CNT_8822C 0xff
  18998. #define BIT_CMD_CRC_ERR_CNT_8822C(x) \
  18999. (((x) & BIT_MASK_CMD_CRC_ERR_CNT_8822C) \
  19000. << BIT_SHIFT_CMD_CRC_ERR_CNT_8822C)
  19001. #define BITS_CMD_CRC_ERR_CNT_8822C \
  19002. (BIT_MASK_CMD_CRC_ERR_CNT_8822C << BIT_SHIFT_CMD_CRC_ERR_CNT_8822C)
  19003. #define BIT_CLEAR_CMD_CRC_ERR_CNT_8822C(x) ((x) & (~BITS_CMD_CRC_ERR_CNT_8822C))
  19004. #define BIT_GET_CMD_CRC_ERR_CNT_8822C(x) \
  19005. (((x) >> BIT_SHIFT_CMD_CRC_ERR_CNT_8822C) & \
  19006. BIT_MASK_CMD_CRC_ERR_CNT_8822C)
  19007. #define BIT_SET_CMD_CRC_ERR_CNT_8822C(x, v) \
  19008. (BIT_CLEAR_CMD_CRC_ERR_CNT_8822C(x) | BIT_CMD_CRC_ERR_CNT_8822C(v))
  19009. /* 2 REG_SDIO_DATA_ERRCNT_8822C */
  19010. #define BIT_SHIFT_DATA_CRC_ERR_CNT_8822C 0
  19011. #define BIT_MASK_DATA_CRC_ERR_CNT_8822C 0xff
  19012. #define BIT_DATA_CRC_ERR_CNT_8822C(x) \
  19013. (((x) & BIT_MASK_DATA_CRC_ERR_CNT_8822C) \
  19014. << BIT_SHIFT_DATA_CRC_ERR_CNT_8822C)
  19015. #define BITS_DATA_CRC_ERR_CNT_8822C \
  19016. (BIT_MASK_DATA_CRC_ERR_CNT_8822C << BIT_SHIFT_DATA_CRC_ERR_CNT_8822C)
  19017. #define BIT_CLEAR_DATA_CRC_ERR_CNT_8822C(x) \
  19018. ((x) & (~BITS_DATA_CRC_ERR_CNT_8822C))
  19019. #define BIT_GET_DATA_CRC_ERR_CNT_8822C(x) \
  19020. (((x) >> BIT_SHIFT_DATA_CRC_ERR_CNT_8822C) & \
  19021. BIT_MASK_DATA_CRC_ERR_CNT_8822C)
  19022. #define BIT_SET_DATA_CRC_ERR_CNT_8822C(x, v) \
  19023. (BIT_CLEAR_DATA_CRC_ERR_CNT_8822C(x) | BIT_DATA_CRC_ERR_CNT_8822C(v))
  19024. /* 2 REG_SDIO_CMD_ERR_CONTENT_8822C */
  19025. #define BIT_SHIFT_SDIO_CMD_ERR_CONTENT_8822C 0
  19026. #define BIT_MASK_SDIO_CMD_ERR_CONTENT_8822C 0xffffffffffL
  19027. #define BIT_SDIO_CMD_ERR_CONTENT_8822C(x) \
  19028. (((x) & BIT_MASK_SDIO_CMD_ERR_CONTENT_8822C) \
  19029. << BIT_SHIFT_SDIO_CMD_ERR_CONTENT_8822C)
  19030. #define BITS_SDIO_CMD_ERR_CONTENT_8822C \
  19031. (BIT_MASK_SDIO_CMD_ERR_CONTENT_8822C \
  19032. << BIT_SHIFT_SDIO_CMD_ERR_CONTENT_8822C)
  19033. #define BIT_CLEAR_SDIO_CMD_ERR_CONTENT_8822C(x) \
  19034. ((x) & (~BITS_SDIO_CMD_ERR_CONTENT_8822C))
  19035. #define BIT_GET_SDIO_CMD_ERR_CONTENT_8822C(x) \
  19036. (((x) >> BIT_SHIFT_SDIO_CMD_ERR_CONTENT_8822C) & \
  19037. BIT_MASK_SDIO_CMD_ERR_CONTENT_8822C)
  19038. #define BIT_SET_SDIO_CMD_ERR_CONTENT_8822C(x, v) \
  19039. (BIT_CLEAR_SDIO_CMD_ERR_CONTENT_8822C(x) | \
  19040. BIT_SDIO_CMD_ERR_CONTENT_8822C(v))
  19041. /* 2 REG_SDIO_CRC_ERR_IDX_8822C */
  19042. #define BIT_D3_CRC_ERR_8822C BIT(4)
  19043. #define BIT_D2_CRC_ERR_8822C BIT(3)
  19044. #define BIT_D1_CRC_ERR_8822C BIT(2)
  19045. #define BIT_D0_CRC_ERR_8822C BIT(1)
  19046. #define BIT_CMD_CRC_ERR_8822C BIT(0)
  19047. /* 2 REG_SDIO_DATA_CRC_8822C */
  19048. #define BIT_SHIFT_SDIO_DATA_CRC_8822C 0
  19049. #define BIT_MASK_SDIO_DATA_CRC_8822C 0xffff
  19050. #define BIT_SDIO_DATA_CRC_8822C(x) \
  19051. (((x) & BIT_MASK_SDIO_DATA_CRC_8822C) << BIT_SHIFT_SDIO_DATA_CRC_8822C)
  19052. #define BITS_SDIO_DATA_CRC_8822C \
  19053. (BIT_MASK_SDIO_DATA_CRC_8822C << BIT_SHIFT_SDIO_DATA_CRC_8822C)
  19054. #define BIT_CLEAR_SDIO_DATA_CRC_8822C(x) ((x) & (~BITS_SDIO_DATA_CRC_8822C))
  19055. #define BIT_GET_SDIO_DATA_CRC_8822C(x) \
  19056. (((x) >> BIT_SHIFT_SDIO_DATA_CRC_8822C) & BIT_MASK_SDIO_DATA_CRC_8822C)
  19057. #define BIT_SET_SDIO_DATA_CRC_8822C(x, v) \
  19058. (BIT_CLEAR_SDIO_DATA_CRC_8822C(x) | BIT_SDIO_DATA_CRC_8822C(v))
  19059. /* 2 REG_SDIO_TRANS_FIFO_STATUS_8822C */
  19060. #define BIT_TRANS_FIFO_UNDERFLOW_8822C BIT(1)
  19061. #define BIT_TRANS_FIFO_OVERFLOW_8822C BIT(0)
  19062. #endif